// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002o14cles2_eulve289_220
// SystemVerilog created on Thu Oct 22 21:57:46 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002o14cles2_eulve289_220 (
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    output wire [0:0] out_c2_exi17_0_tpl,
    output wire [0:0] out_c2_exi17_1_tpl,
    output wire [0:0] out_c2_exi17_2_tpl,
    output wire [0:0] out_c2_exi17_3_tpl,
    output wire [0:0] out_c2_exi17_4_tpl,
    output wire [0:0] out_c2_exi17_5_tpl,
    output wire [0:0] out_c2_exi17_6_tpl,
    output wire [0:0] out_c2_exi17_7_tpl,
    output wire [0:0] out_c2_exi17_8_tpl,
    output wire [0:0] out_c2_exi17_9_tpl,
    output wire [0:0] out_c2_exi17_10_tpl,
    output wire [0:0] out_c2_exi17_11_tpl,
    output wire [0:0] out_c2_exi17_12_tpl,
    output wire [0:0] out_c2_exi17_13_tpl,
    output wire [0:0] out_c2_exi17_14_tpl,
    output wire [0:0] out_c2_exi17_15_tpl,
    output wire [31:0] out_c2_exi17_16_tpl,
    output wire [31:0] out_c2_exi17_17_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_2215,
    input wire [0:0] in_c2_eni15_0_tpl,
    input wire [0:0] in_c2_eni15_1_tpl,
    input wire [0:0] in_c2_eni15_2_tpl,
    input wire [0:0] in_c2_eni15_3_tpl,
    input wire [0:0] in_c2_eni15_4_tpl,
    input wire [0:0] in_c2_eni15_5_tpl,
    input wire [0:0] in_c2_eni15_6_tpl,
    input wire [0:0] in_c2_eni15_7_tpl,
    input wire [0:0] in_c2_eni15_8_tpl,
    input wire [0:0] in_c2_eni15_9_tpl,
    input wire [32:0] in_c2_eni15_10_tpl,
    input wire [0:0] in_c2_eni15_11_tpl,
    input wire [0:0] in_c2_eni15_12_tpl,
    input wire [0:0] in_c2_eni15_13_tpl,
    input wire [31:0] in_c2_eni15_14_tpl,
    input wire [31:0] in_c2_eni15_15_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [1:0] c_i2_177_q;
    wire [32:0] c_i33_180_q;
    wire [1:0] i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_join_q;
    wire [0:0] i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_select_1_b;
    wire [0:0] i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q;
    wire [33:0] i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_a;
    wire [33:0] i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_b;
    logic [33:0] i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_o;
    wire [33:0] i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_q;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_order_parent_loop_i1_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2243_out_o_exit_outer_loop;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_feedback_stall_out_32;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_feedback_stall_out_33;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_feedback_stall_out_22;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_feedback_stall_out_23;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_feedback_stall_out_34;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_feedback_stall_out_25;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_feedback_stall_out_24;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_feedback_stall_out_31;
    wire [0:0] i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_feedback_stall_out_28;
    wire [0:0] i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_feedback_stall_out_29;
    wire [0:0] i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_feedback_stall_out_30;
    wire [1:0] i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_feedback_stall_out_21;
    wire [32:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_feedback_stall_out_13;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_out_1;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_valid_out_1;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_out_feedback_out_32;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_out_feedback_valid_out_32;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_feedback_out_33;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_feedback_valid_out_33;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_out_feedback_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_out_feedback_valid_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_out_feedback_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_out_feedback_valid_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_feedback_out_34;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_feedback_valid_out_34;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_valid_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_feedback_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_feedback_valid_out_24;
    wire [0:0] i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242_out_feedback_out_31;
    wire [0:0] i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242_out_feedback_valid_out_31;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233_out_feedback_out_28;
    wire [0:0] i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233_out_feedback_valid_out_28;
    wire [0:0] i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_out_feedback_out_29;
    wire [0:0] i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_out_feedback_valid_out_29;
    wire [0:0] i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245_out_feedback_out_30;
    wire [0:0] i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245_out_feedback_valid_out_30;
    wire [7:0] i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239_out_feedback_out_21;
    wire [0:0] i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239_out_feedback_valid_out_21;
    wire [63:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_feedback_out_13;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_feedback_valid_out_13;
    wire [0:0] i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q;
    wire [0:0] i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_s;
    reg [1:0] i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q;
    wire [0:0] i_notcmp_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2235_q;
    wire [0:0] i_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2237_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_15_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q;
    wire [32:0] bgTrunc_i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b;
    wire [0:0] i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    wire [0:0] i_exitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_cmp_nsign_q;
    wire [0:0] leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_in;
    wire [0:0] leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_b;
    wire [1:0] leftShiftStage0Idx1_uid128_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q;
    wire [0:0] leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_s;
    reg [1:0] leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q;
    reg [0:0] redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_q;
    reg [0:0] redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_q;
    reg [0:0] redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_0;
    reg [0:0] redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_1;
    reg [0:0] redist3_sync_together113_aunroll_x_in_c2_eni15_2_tpl_1_q;
    reg [0:0] redist4_sync_together113_aunroll_x_in_c2_eni15_3_tpl_1_q;
    reg [0:0] redist5_sync_together113_aunroll_x_in_c2_eni15_4_tpl_1_q;
    reg [0:0] redist6_sync_together113_aunroll_x_in_c2_eni15_5_tpl_1_q;
    reg [0:0] redist7_sync_together113_aunroll_x_in_c2_eni15_6_tpl_1_q;
    reg [0:0] redist8_sync_together113_aunroll_x_in_c2_eni15_7_tpl_1_q;
    reg [0:0] redist9_sync_together113_aunroll_x_in_c2_eni15_8_tpl_1_q;
    reg [0:0] redist10_sync_together113_aunroll_x_in_c2_eni15_9_tpl_1_q;
    reg [0:0] redist11_sync_together113_aunroll_x_in_c2_eni15_12_tpl_1_q;
    reg [0:0] redist12_sync_together113_aunroll_x_in_c2_eni15_13_tpl_1_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_q;
    reg [0:0] redist16_sync_together113_aunroll_x_in_i_valid_1113_q;
    reg [0:0] redist17_sync_together113_aunroll_x_in_i_valid_1115_q;
    reg [0:0] redist17_sync_together113_aunroll_x_in_i_valid_1115_delay_0;
    reg [0:0] redist18_sync_together113_aunroll_x_in_i_valid_1116_q;
    reg [0:0] redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_q;
    reg [0:0] redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_0;
    reg [0:0] redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_1;
    reg [0:0] redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_q;
    reg [0:0] redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_0;
    reg [0:0] redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_1;
    reg [1:0] redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_q;
    reg [1:0] redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_delay_0;
    reg [0:0] redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_q;
    reg [0:0] redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_0;
    reg [0:0] redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_1;
    reg [32:0] redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_q;
    reg [32:0] redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_delay_0;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_q;
    reg [0:0] redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_q;
    reg [0:0] redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_0;
    reg [0:0] redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_1;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_q;
    reg [0:0] redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_q;
    reg [0:0] redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_0;
    reg [0:0] redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_1;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_q;
    reg [0:0] redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_q;
    reg [0:0] redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_0;
    reg [0:0] redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_1;
    reg [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_inputreg0_q;
    wire redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_reset0;
    wire [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_ia;
    wire [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_aa;
    wire [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_ab;
    wire [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_iq;
    wire [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_q;
    wire [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_q;
    (* preserve *) reg [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i;
    (* preserve *) reg redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_eq;
    reg [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_wraddr_q;
    wire [10:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_last_q;
    wire [10:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp_b;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp_q;
    reg [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmpReg_q;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_notEnable_q;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_nor_q;
    reg [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_sticky_ena_q;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_enaAnd_q;
    reg [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_inputreg0_q;
    wire redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_reset0;
    wire [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_ia;
    wire [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_aa;
    wire [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_ab;
    wire [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_iq;
    wire [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_q;
    wire [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_q;
    (* preserve *) reg [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i;
    (* preserve *) reg redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_eq;
    reg [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_wraddr_q;
    wire [10:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_last_q;
    wire [10:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp_b;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp_q;
    reg [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmpReg_q;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_notEnable_q;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_nor_q;
    reg [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_sticky_ena_q;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_enaAnd_q;
    reg [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_inputreg0_q;
    reg [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_outputreg0_q;
    wire redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_reset0;
    wire [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_ia;
    wire [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_aa;
    wire [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_ab;
    wire [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_iq;
    wire [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_q;
    wire [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_q;
    (* preserve *) reg [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i;
    (* preserve *) reg redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_eq;
    reg [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_wraddr_q;
    wire [10:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_last_q;
    wire [10:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp_b;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp_q;
    reg [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmpReg_q;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_notEnable_q;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_nor_q;
    reg [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_sticky_ena_q;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_enaAnd_q;
    reg [32:0] redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_q;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i;
    (* preserve *) reg redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_eq;
    reg [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_wraddr_q;
    wire [5:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_last_q;
    wire [5:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_b;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_q;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i;
    (* preserve *) reg redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_eq;
    reg [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    wire [5:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_last_q;
    wire [5:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_b;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_inputreg0_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_outputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_enaAnd_q;
    reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_inputreg0_q;
    wire redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_reset0;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_ia;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_aa;
    wire [4:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_ab;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_iq;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_cmpReg_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_nor_q;
    (* dont_merge *) reg [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_sticky_ena_q;
    wire [0:0] redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_enaAnd_q;
    reg [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_outputreg0_q;
    wire redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_reset0;
    wire [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_ia;
    wire [8:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_aa;
    wire [8:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_ab;
    wire [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_iq;
    wire [31:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_q;
    wire [8:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_q;
    (* preserve *) reg [8:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i;
    (* preserve *) reg redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_eq;
    reg [8:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_wraddr_q;
    wire [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_last_q;
    wire [9:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp_b;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp_q;
    reg [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmpReg_q;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_nor_q;
    reg [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_sticky_ena_q;
    wire [0:0] redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_enaAnd_q;
    reg [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_outputreg0_q;
    wire redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_reset0;
    wire [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_ia;
    wire [8:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_aa;
    wire [8:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_ab;
    wire [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_iq;
    wire [31:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_q;
    wire [8:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_q;
    (* preserve *) reg [8:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i;
    (* preserve *) reg redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_eq;
    reg [8:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_wraddr_q;
    wire [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_last_q;
    wire [9:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp_b;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp_q;
    reg [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmpReg_q;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_nor_q;
    reg [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_sticky_ena_q;
    wire [0:0] redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_q;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i;
    (* preserve *) reg redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_eq;
    reg [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_wraddr_q;
    wire [5:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_last_q;
    wire [5:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_b;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_q;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i;
    (* preserve *) reg redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_eq;
    reg [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    wire [5:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_last_q;
    wire [5:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_b;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_inputreg0_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_outputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_enaAnd_q;
    reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_inputreg0_q;
    wire redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_reset0;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_ia;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_aa;
    wire [4:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_ab;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_iq;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_cmpReg_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_sticky_ena_q;
    wire [0:0] redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_enaAnd_q;
    reg [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_inputreg0_q;
    reg [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_outputreg0_q;
    wire redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_reset0;
    wire [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_ia;
    wire [8:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_aa;
    wire [8:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_ab;
    wire [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_iq;
    wire [32:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_q;
    wire [8:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_q;
    (* preserve *) reg [8:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i;
    (* preserve *) reg redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_eq;
    reg [8:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_wraddr_q;
    wire [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_last_q;
    wire [9:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp_b;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp_q;
    reg [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmpReg_q;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_nor_q;
    reg [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_sticky_ena_q;
    wire [0:0] redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_outputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_inputreg0_q;
    wire redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_outputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_inputreg0_q;
    wire redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_q;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i;
    (* preserve *) reg redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_eq;
    reg [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_wraddr_q;
    wire [5:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_last_q;
    wire [5:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_b;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_q;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i;
    (* preserve *) reg redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_eq;
    reg [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    wire [5:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_last_q;
    wire [5:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_b;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_inputreg0_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_outputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_enaAnd_q;
    reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_inputreg0_q;
    wire redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_reset0;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_ia;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_aa;
    wire [4:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_ab;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_iq;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_cmpReg_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_nor_q;
    (* dont_merge *) reg [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_sticky_ena_q;
    wire [0:0] redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_q;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i;
    (* preserve *) reg redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_eq;
    reg [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_wraddr_q;
    wire [5:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_last_q;
    wire [5:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_b;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_q;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i;
    (* preserve *) reg redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_eq;
    reg [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    wire [5:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_last_q;
    wire [5:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_b;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_inputreg0_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_outputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_enaAnd_q;
    reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_inputreg0_q;
    wire redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_reset0;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_ia;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_aa;
    wire [4:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_ab;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_iq;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_cmpReg_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_nor_q;
    (* dont_merge *) reg [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_sticky_ena_q;
    wire [0:0] redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_outputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_inputreg0_q;
    wire redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_outputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_inputreg0_q;
    wire redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_outputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_inputreg0_q;
    wire redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_outputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_inputreg0_q;
    wire redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_outputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_inputreg0_q;
    wire redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_outputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_inputreg0_q;
    wire redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_q;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i;
    (* preserve *) reg redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_eq;
    reg [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_wraddr_q;
    wire [5:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_last_q;
    wire [5:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_b;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_q;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    (* preserve *) reg [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i;
    (* preserve *) reg redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_eq;
    reg [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    wire [5:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_last_q;
    wire [5:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_b;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_inputreg0_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_outputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_enaAnd_q;
    reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_inputreg0_q;
    wire redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_reset0;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_ia;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_aa;
    wire [4:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_ab;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_iq;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_cmpReg_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_nor_q;
    (* dont_merge *) reg [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_sticky_ena_q;
    wire [0:0] redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable(LOGICAL,972)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_nor(LOGICAL,1344)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_last(CONSTANT,969)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_last_q = $unsigned(6'b011101);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp(LOGICAL,970)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_b = {1'b0, redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_q};
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_q = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_last_q == redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_cmpReg(REG,1342)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_sticky_ena(REG,1345)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_enaAnd(LOGICAL,1346)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt(COUNTER,967)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i <= 5'd0;
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i == 5'd29)
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_eq == 1'b1)
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_i[4:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_nor(LOGICAL,1333)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_last(CONSTANT,981)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_last_q = $unsigned(6'b011100);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp(LOGICAL,982)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_b = {1'b0, redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q};
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_last_q == redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_cmpReg(REG,1331)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_sticky_ena(REG,1334)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_enaAnd(LOGICAL,1335)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt(COUNTER,979)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i <= 5'd0;
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i == 5'd28)
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_eq == 1'b1)
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_i[4:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_nor(LOGICAL,1321)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_cmpReg(REG,1319)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_sticky_ena(REG,1322)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_enaAnd(LOGICAL,1323)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_nor(LOGICAL,1309)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_cmpReg(REG,1307)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_sticky_ena(REG,1310)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_enaAnd(LOGICAL,1311)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_nor(LOGICAL,1297)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_cmpReg(REG,1295)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_sticky_ena(REG,1298)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_enaAnd(LOGICAL,1299)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_nor(LOGICAL,1285)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_cmpReg(REG,1283)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_sticky_ena(REG,1286)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_enaAnd(LOGICAL,1287)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_nor(LOGICAL,1273)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_cmpReg(REG,1271)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_sticky_ena(REG,1274)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_enaAnd(LOGICAL,1275)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_nor(LOGICAL,1261)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_cmpReg(REG,1259)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_sticky_ena(REG,1262)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_enaAnd(LOGICAL,1263)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_nor(LOGICAL,1249)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_cmpReg(REG,1247)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_sticky_ena(REG,1250)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_enaAnd(LOGICAL,1251)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_nor(LOGICAL,1237)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_cmpReg(REG,1235)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_sticky_ena(REG,1238)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_enaAnd(LOGICAL,1239)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_nor(LOGICAL,1225)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_cmpReg(REG,1223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_sticky_ena(REG,1226)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_enaAnd(LOGICAL,1227)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_nor(LOGICAL,1213)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_cmpReg(REG,1211)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_sticky_ena(REG,1214)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_enaAnd(LOGICAL,1215)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_nor(LOGICAL,1201)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_cmpReg(REG,1199)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_sticky_ena(REG,1202)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_enaAnd(LOGICAL,1203)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_nor(LOGICAL,1189)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_cmpReg(REG,1187)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_sticky_ena(REG,1190)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_enaAnd(LOGICAL,1191)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_nor(LOGICAL,1177)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_cmpReg(REG,1175)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_sticky_ena(REG,1178)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_enaAnd(LOGICAL,1179)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_nor(LOGICAL,1165)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_cmpReg(REG,1163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_sticky_ena(REG,1166)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_enaAnd(LOGICAL,1167)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_nor(LOGICAL,1153)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_cmpReg(REG,1151)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_sticky_ena(REG,1154)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_enaAnd(LOGICAL,1155)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_nor(LOGICAL,1141)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_cmpReg(REG,1139)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_sticky_ena(REG,1142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_enaAnd(LOGICAL,1143)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_nor(LOGICAL,1129)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_cmpReg(REG,1127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_sticky_ena(REG,1130)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_enaAnd(LOGICAL,1131)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_nor(LOGICAL,1117)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_cmpReg(REG,1115)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_sticky_ena(REG,1118)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_enaAnd(LOGICAL,1119)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_nor(LOGICAL,1105)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_cmpReg(REG,1103)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_sticky_ena(REG,1106)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_enaAnd(LOGICAL,1107)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_nor(LOGICAL,1093)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_cmpReg(REG,1091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_sticky_ena(REG,1094)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_enaAnd(LOGICAL,1095)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_nor(LOGICAL,1081)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_cmpReg(REG,1079)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_sticky_ena(REG,1082)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_enaAnd(LOGICAL,1083)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_nor(LOGICAL,1069)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_cmpReg(REG,1067)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_sticky_ena(REG,1070)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_enaAnd(LOGICAL,1071)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_nor(LOGICAL,1057)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_cmpReg(REG,1055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_sticky_ena(REG,1058)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_enaAnd(LOGICAL,1059)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_nor(LOGICAL,1045)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_cmpReg(REG,1043)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_sticky_ena(REG,1046)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_enaAnd(LOGICAL,1047)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_nor(LOGICAL,1033)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_cmpReg(REG,1031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_sticky_ena(REG,1034)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_enaAnd(LOGICAL,1035)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_nor(LOGICAL,1021)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_cmpReg(REG,1019)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_sticky_ena(REG,1022)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_enaAnd(LOGICAL,1023)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_nor(LOGICAL,1009)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_cmpReg(REG,1007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_sticky_ena(REG,1010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_enaAnd(LOGICAL,1011)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_nor(LOGICAL,997)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_cmpReg(REG,995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_sticky_ena(REG,998)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_enaAnd(LOGICAL,999)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_nor(LOGICAL,985)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmpReg(REG,983)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_sticky_ena(REG,986)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_enaAnd(LOGICAL,987)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_nor(LOGICAL,973)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_nor_q = ~ (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_notEnable_q | redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_sticky_ena_q);

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmpReg(REG,971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmpReg_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmp_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_sticky_ena(REG,974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_nor_q == 1'b1)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_sticky_ena_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_cmpReg_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_enaAnd(LOGICAL,975)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_enaAnd_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_sticky_ena_q & VCC_q;

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem(DUALMEM,966)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_ia = $unsigned(in_i_valid);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_outputreg0(DELAY,965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_inputreg0(DELAY,976)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem(DUALMEM,978)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_outputreg0(DELAY,977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_inputreg0(DELAY,988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem(DUALMEM,990)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_outputreg0(DELAY,989)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_inputreg0(DELAY,1000)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_2_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem(DUALMEM,1002)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_outputreg0(DELAY,1001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_inputreg0(DELAY,1012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_3_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem(DUALMEM,1014)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_outputreg0(DELAY,1013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_inputreg0(DELAY,1024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_4_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem(DUALMEM,1026)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_outputreg0(DELAY,1025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_inputreg0(DELAY,1036)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_5_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem(DUALMEM,1038)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_outputreg0(DELAY,1037)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_inputreg0(DELAY,1048)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_6_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem(DUALMEM,1050)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_outputreg0(DELAY,1049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_inputreg0(DELAY,1060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_7_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem(DUALMEM,1062)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_outputreg0(DELAY,1061)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_inputreg0(DELAY,1072)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_8_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem(DUALMEM,1074)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_outputreg0(DELAY,1073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_inputreg0(DELAY,1084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_9_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem(DUALMEM,1086)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_outputreg0(DELAY,1085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_inputreg0(DELAY,1096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_10_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem(DUALMEM,1098)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_outputreg0(DELAY,1097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_inputreg0(DELAY,1108)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_11_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem(DUALMEM,1110)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_outputreg0(DELAY,1109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_inputreg0(DELAY,1120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_12_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem(DUALMEM,1122)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_outputreg0(DELAY,1121)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_inputreg0(DELAY,1132)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_13_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem(DUALMEM,1134)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_outputreg0(DELAY,1133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_inputreg0(DELAY,1144)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_14_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem(DUALMEM,1146)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_outputreg0(DELAY,1145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_inputreg0(DELAY,1156)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_15_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem(DUALMEM,1158)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_outputreg0(DELAY,1157)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_inputreg0(DELAY,1168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_16_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem(DUALMEM,1170)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_outputreg0(DELAY,1169)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_inputreg0(DELAY,1180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_17_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem(DUALMEM,1182)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_outputreg0(DELAY,1181)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_inputreg0(DELAY,1192)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_18_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem(DUALMEM,1194)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_outputreg0(DELAY,1193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_inputreg0(DELAY,1204)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_19_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem(DUALMEM,1206)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_outputreg0(DELAY,1205)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_inputreg0(DELAY,1216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_20_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem(DUALMEM,1218)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_outputreg0(DELAY,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_inputreg0(DELAY,1228)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_21_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem(DUALMEM,1230)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_outputreg0(DELAY,1229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_inputreg0(DELAY,1240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_22_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem(DUALMEM,1242)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_outputreg0(DELAY,1241)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_inputreg0(DELAY,1252)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_23_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem(DUALMEM,1254)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_outputreg0(DELAY,1253)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_inputreg0(DELAY,1264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_24_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem(DUALMEM,1266)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_outputreg0(DELAY,1265)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_inputreg0(DELAY,1276)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_25_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem(DUALMEM,1278)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_outputreg0(DELAY,1277)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_inputreg0(DELAY,1288)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_26_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem(DUALMEM,1290)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_outputreg0(DELAY,1289)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_inputreg0(DELAY,1300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_27_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem(DUALMEM,1302)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_outputreg0(DELAY,1301)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_inputreg0(DELAY,1312)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_28_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem(DUALMEM,1314)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_outputreg0(DELAY,1313)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_inputreg0(DELAY,1324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_29_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr(REG,980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem(DUALMEM,1326)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_1_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_outputreg0(DELAY,1325)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_outputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_outputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_mem_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_inputreg0(DELAY,1336)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_inputreg0_q <= '0;
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_inputreg0_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_30_outputreg0_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_wraddr(REG,968)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_wraddr_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_q);
        end
    end

    // redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem(DUALMEM,1337)
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_ia = $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_inputreg0_q);
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_aa = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_wraddr_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_ab = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_0_rdcnt_q;
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_dmem (
        .clocken1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_aa),
        .data_a(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_ab),
        .q_b(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_q = redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_iq[0:0];

    // redist15_sync_together113_aunroll_x_in_i_valid_1112(DELAY,146)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist15_sync_together113_aunroll_x_in_i_valid_1112 ( .xin(redist15_sync_together113_aunroll_x_in_i_valid_1112_split_31_mem_q), .xout(redist15_sync_together113_aunroll_x_in_i_valid_1112_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist16_sync_together113_aunroll_x_in_i_valid_1113(DELAY,147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together113_aunroll_x_in_i_valid_1113_q <= '0;
        end
        else
        begin
            redist16_sync_together113_aunroll_x_in_i_valid_1113_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_q);
        end
    end

    // redist17_sync_together113_aunroll_x_in_i_valid_1115(DELAY,148)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together113_aunroll_x_in_i_valid_1115_delay_0 <= '0;
            redist17_sync_together113_aunroll_x_in_i_valid_1115_q <= '0;
        end
        else
        begin
            redist17_sync_together113_aunroll_x_in_i_valid_1115_delay_0 <= $unsigned(redist16_sync_together113_aunroll_x_in_i_valid_1113_q);
            redist17_sync_together113_aunroll_x_in_i_valid_1115_q <= redist17_sync_together113_aunroll_x_in_i_valid_1115_delay_0;
        end
    end

    // redist18_sync_together113_aunroll_x_in_i_valid_1116(DELAY,149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together113_aunroll_x_in_i_valid_1116_q <= '0;
        end
        else
        begin
            redist18_sync_together113_aunroll_x_in_i_valid_1116_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x(BITSELECT,126)@1114
    assign leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_in = i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out[0:0];
    assign leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_b = leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_in[0:0];

    // leftShiftStage0Idx1_uid128_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x(BITJOIN,127)@1114
    assign leftShiftStage0Idx1_uid128_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q = {leftShiftStage0Idx1Rng1_uid127_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_b, GND_q};

    // leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x(MUX,129)@1114
    assign leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_s or i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out or leftShiftStage0Idx1_uid128_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q)
    begin
        unique case (leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_s)
            1'b0 : leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q = i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out;
            1'b1 : leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q = leftShiftStage0Idx1_uid128_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q;
            default : leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q = 2'b0;
        endcase
    end

    // i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_select_1(BITSELECT,39)@1114
    assign i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_select_1_b = leftShiftStage0_uid130_i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_x_q[1:1];

    // i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_join(BITJOIN,38)@1114
    assign i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_join_q = {i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_select_1_b, GND_q};

    // i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224(LOGICAL,42)@1114
    assign i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q = i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b ^ VCC_q;

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_notEnable(LOGICAL,556)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_notEnable_q = $unsigned(~ (VCC_q));

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_nor(LOGICAL,557)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_nor_q = ~ (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_notEnable_q | redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_sticky_ena_q);

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_last(CONSTANT,553)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_last_q = $unsigned(11'b01001010011);

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp(LOGICAL,554)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp_b = {1'b0, redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_q};
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp_q = $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_last_q == redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp_b ? 1'b1 : 1'b0);

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmpReg(REG,555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmpReg_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmp_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_sticky_ena(REG,558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_nor_q == 1'b1)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_sticky_ena_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_cmpReg_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_enaAnd(LOGICAL,559)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_enaAnd_q = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_sticky_ena_q & VCC_q;

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt(COUNTER,551)
    // low=0, high=596, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i <= 10'd0;
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i == 10'd595)
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_eq <= 1'b0;
            end
            if (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_eq == 1'b1)
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i) + $unsigned(10'd428);
            end
            else
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i) + $unsigned(10'd1);
            end
        end
    end
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_q = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_i[9:0];

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_nor(LOGICAL,1356)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_nor_q = ~ (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_notEnable_q | redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_sticky_ena_q);

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_last(CONSTANT,1352)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_last_q = $unsigned(10'b0111111100);

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp(LOGICAL,1353)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp_b = {1'b0, redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_q};
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp_q = $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_last_q == redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmpReg(REG,1354)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmpReg_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmp_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_sticky_ena(REG,1357)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_nor_q == 1'b1)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_sticky_ena_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_cmpReg_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_enaAnd(LOGICAL,1358)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_enaAnd_q = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_sticky_ena_q & VCC_q;

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt(COUNTER,1350)
    // low=0, high=509, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i <= 9'd0;
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i == 9'd508)
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_eq == 1'b1)
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i) + $unsigned(9'd3);
            end
            else
            begin
                redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i) + $unsigned(9'd1);
            end
        end
    end
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_q = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_i[8:0];

    // c_i33_180(CONSTANT,35)
    assign c_i33_180_q = $unsigned(33'b111111111111111111111111111111111);

    // redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_inputreg0(DELAY,560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_inputreg0_q <= '0;
        end
        else
        begin
            redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_inputreg0_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_outputreg0_q);
        end
    end

    // redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116(DELAY,155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_delay_0 <= '0;
            redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_q <= '0;
        end
        else
        begin
            redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_delay_0 <= $unsigned(redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_inputreg0_q);
            redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_q <= redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_delay_0;
        end
    end

    // i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230(ADD,43)@1117
    assign i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_a = {1'b0, redist24_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1116_q};
    assign i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_b = {1'b0, c_i33_180_q};
    assign i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_o = $unsigned(i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_a) + $unsigned(i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_b);
    assign i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_q = i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_o[33:0];

    // bgTrunc_i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x(BITSELECT,86)@1117
    assign bgTrunc_i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b = i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_q[32:0];

    // i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231(BLACKBOX,73)@1117
    // out out_feedback_out_13@20000000
    // out out_feedback_valid_out_13@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003i14cles2_eulve289_220 thei_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_sel_x_b),
        .in_feedback_stall_in_13(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_feedback_stall_out_13),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(redist18_sync_together113_aunroll_x_in_i_valid_1116_q),
        .out_data_out(),
        .out_feedback_out_13(i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_feedback_out_13),
        .out_feedback_valid_out_13(i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_feedback_valid_out_13),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227(BLACKBOX,58)@1
    // out out_feedback_stall_out_13@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003314cles2_eulve289_220 thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227 (
        .in_data_in(in_c2_eni15_10_tpl),
        .in_dir(in_c2_eni15_1_tpl),
        .in_feedback_in_13(i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_feedback_out_13),
        .in_feedback_valid_in_13(i_llvm_fpga_push_i33_fpga_indvars_iv_push13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_feedback_valid_out_13),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out),
        .out_feedback_stall_out_13(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_feedback_stall_out_13),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_inputreg0(DELAY,1347)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_wraddr(REG,1351)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_wraddr_q <= $unsigned(9'b111111101);
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_wraddr_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem(DUALMEM,1349)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_ia = $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_inputreg0_q);
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_aa = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_wraddr_q;
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_ab = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_rdcnt_q;
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(33),
        .widthad_a(9),
        .numwords_a(510),
        .width_b(33),
        .widthad_b(9),
        .numwords_b(510),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_dmem (
        .clocken1(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_aa),
        .data_a(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_ab),
        .q_b(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_q = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_iq[32:0];

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_outputreg0(DELAY,1348)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_outputreg0_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_mem_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_inputreg0(DELAY,548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_inputreg0_q <= '0;
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_inputreg0_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_split_0_outputreg0_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_wraddr(REG,552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_wraddr_q <= $unsigned(10'b1001010100);
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_wraddr_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_q);
        end
    end

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem(DUALMEM,550)
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_ia = $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_inputreg0_q);
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_aa = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_wraddr_q;
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_ab = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_rdcnt_q;
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(33),
        .widthad_a(10),
        .numwords_a(597),
        .width_b(33),
        .widthad_b(10),
        .numwords_b(597),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_dmem (
        .clocken1(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_reset0),
        .clock1(clock),
        .address_a(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_aa),
        .data_a(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_ab),
        .q_b(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_q = redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_iq[32:0];

    // redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_outputreg0(DELAY,549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_outputreg0_q <= '0;
        end
        else
        begin
            redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_outputreg0_q <= $unsigned(redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_mem_q);
        end
    end

    // i_exitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_cmp_nsign(LOGICAL,122)@1114
    assign i_exitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_cmp_nsign_q = $unsigned(~ (redist23_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop13_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_data_out_1113_outputreg0_q[32:32]));

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable(LOGICAL,1962)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_nor(LOGICAL,2334)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_last(CONSTANT,1959)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_last_q = $unsigned(6'b011101);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp(LOGICAL,1960)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_b = {1'b0, redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_q};
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_q = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_last_q == redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_cmpReg(REG,2332)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_sticky_ena(REG,2335)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_enaAnd(LOGICAL,2336)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt(COUNTER,1957)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i <= 5'd0;
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i == 5'd29)
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_eq == 1'b1)
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_i[4:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_nor(LOGICAL,2323)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_last(CONSTANT,1971)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_last_q = $unsigned(6'b011100);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp(LOGICAL,1972)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_b = {1'b0, redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q};
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_last_q == redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_cmpReg(REG,2321)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_sticky_ena(REG,2324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_enaAnd(LOGICAL,2325)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt(COUNTER,1969)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i <= 5'd0;
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i == 5'd28)
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_eq == 1'b1)
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_i[4:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_nor(LOGICAL,2311)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_cmpReg(REG,2309)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_sticky_ena(REG,2312)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_enaAnd(LOGICAL,2313)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_nor(LOGICAL,2299)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_cmpReg(REG,2297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_sticky_ena(REG,2300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_enaAnd(LOGICAL,2301)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_nor(LOGICAL,2287)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_cmpReg(REG,2285)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_sticky_ena(REG,2288)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_enaAnd(LOGICAL,2289)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_nor(LOGICAL,2275)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_cmpReg(REG,2273)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_sticky_ena(REG,2276)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_enaAnd(LOGICAL,2277)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_nor(LOGICAL,2263)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_cmpReg(REG,2261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_sticky_ena(REG,2264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_enaAnd(LOGICAL,2265)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_nor(LOGICAL,2251)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_cmpReg(REG,2249)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_sticky_ena(REG,2252)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_enaAnd(LOGICAL,2253)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_nor(LOGICAL,2239)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_cmpReg(REG,2237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_sticky_ena(REG,2240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_enaAnd(LOGICAL,2241)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_nor(LOGICAL,2227)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_cmpReg(REG,2225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_sticky_ena(REG,2228)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_enaAnd(LOGICAL,2229)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_nor(LOGICAL,2215)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_cmpReg(REG,2213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_sticky_ena(REG,2216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_enaAnd(LOGICAL,2217)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_nor(LOGICAL,2203)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_cmpReg(REG,2201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_sticky_ena(REG,2204)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_enaAnd(LOGICAL,2205)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_nor(LOGICAL,2191)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_cmpReg(REG,2189)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_sticky_ena(REG,2192)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_enaAnd(LOGICAL,2193)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_nor(LOGICAL,2179)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_cmpReg(REG,2177)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_sticky_ena(REG,2180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_enaAnd(LOGICAL,2181)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_nor(LOGICAL,2167)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_cmpReg(REG,2165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_sticky_ena(REG,2168)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_enaAnd(LOGICAL,2169)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_nor(LOGICAL,2155)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_cmpReg(REG,2153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_sticky_ena(REG,2156)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_enaAnd(LOGICAL,2157)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_nor(LOGICAL,2143)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_cmpReg(REG,2141)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_sticky_ena(REG,2144)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_enaAnd(LOGICAL,2145)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_nor(LOGICAL,2131)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_cmpReg(REG,2129)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_sticky_ena(REG,2132)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_enaAnd(LOGICAL,2133)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_nor(LOGICAL,2119)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_cmpReg(REG,2117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_sticky_ena(REG,2120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_enaAnd(LOGICAL,2121)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_nor(LOGICAL,2107)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_cmpReg(REG,2105)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_sticky_ena(REG,2108)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_enaAnd(LOGICAL,2109)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_nor(LOGICAL,2095)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_cmpReg(REG,2093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_sticky_ena(REG,2096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_enaAnd(LOGICAL,2097)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_nor(LOGICAL,2083)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_cmpReg(REG,2081)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_sticky_ena(REG,2084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_enaAnd(LOGICAL,2085)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_nor(LOGICAL,2071)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_cmpReg(REG,2069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_sticky_ena(REG,2072)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_enaAnd(LOGICAL,2073)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_nor(LOGICAL,2059)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_cmpReg(REG,2057)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_sticky_ena(REG,2060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_enaAnd(LOGICAL,2061)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_nor(LOGICAL,2047)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_cmpReg(REG,2045)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_sticky_ena(REG,2048)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_enaAnd(LOGICAL,2049)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_nor(LOGICAL,2035)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_cmpReg(REG,2033)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_sticky_ena(REG,2036)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_enaAnd(LOGICAL,2037)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_nor(LOGICAL,2023)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_cmpReg(REG,2021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_sticky_ena(REG,2024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_enaAnd(LOGICAL,2025)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_nor(LOGICAL,2011)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_cmpReg(REG,2009)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_sticky_ena(REG,2012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_enaAnd(LOGICAL,2013)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_nor(LOGICAL,1999)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_cmpReg(REG,1997)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_sticky_ena(REG,2000)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_enaAnd(LOGICAL,2001)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_nor(LOGICAL,1987)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_cmpReg(REG,1985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_sticky_ena(REG,1988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_enaAnd(LOGICAL,1989)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_nor(LOGICAL,1975)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmpReg(REG,1973)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_sticky_ena(REG,1976)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_enaAnd(LOGICAL,1977)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_sticky_ena_q & VCC_q;

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_nor(LOGICAL,1963)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_nor_q = ~ (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_notEnable_q | redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_sticky_ena_q);

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmpReg(REG,1961)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmpReg_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmp_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_sticky_ena(REG,1964)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_nor_q == 1'b1)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_sticky_ena_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_cmpReg_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_enaAnd(LOGICAL,1965)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_enaAnd_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_sticky_ena_q & VCC_q;

    // redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116(DELAY,159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_0 <= '0;
            redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_1 <= '0;
            redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_q <= '0;
        end
        else
        begin
            redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_0 <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_q);
            redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_1 <= redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_0;
            redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_q <= redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_delay_1;
        end
    end

    // i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233(BLACKBOX,69)@1117
    // out out_feedback_out_28@20000000
    // out out_feedback_valid_out_28@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003e14cles2_eulve289_220 thei_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233 (
        .in_data_in(redist28_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1116_q),
        .in_feedback_stall_in_28(i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_feedback_stall_out_28),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(redist18_sync_together113_aunroll_x_in_i_valid_1116_q),
        .out_data_out(),
        .out_feedback_out_28(i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233_out_feedback_out_28),
        .out_feedback_valid_out_28(i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233_out_feedback_valid_out_28),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232(BLACKBOX,54)@1
    // out out_feedback_stall_out_28@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002z14cles2_eulve289_220 thei_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232 (
        .in_data_in(in_c2_eni15_11_tpl),
        .in_dir(in_c2_eni15_1_tpl),
        .in_feedback_in_28(i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233_out_feedback_out_28),
        .in_feedback_valid_in_28(i_llvm_fpga_push_i1_push28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2233_out_feedback_valid_out_28),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out),
        .out_feedback_stall_out_28(i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_feedback_stall_out_28),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem(DUALMEM,1956)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_outputreg0(DELAY,1955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_inputreg0(DELAY,1966)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem(DUALMEM,1968)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_outputreg0(DELAY,1967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_inputreg0(DELAY,1978)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem(DUALMEM,1980)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_outputreg0(DELAY,1979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_inputreg0(DELAY,1990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_2_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem(DUALMEM,1992)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_outputreg0(DELAY,1991)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_inputreg0(DELAY,2002)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_3_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem(DUALMEM,2004)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_outputreg0(DELAY,2003)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_inputreg0(DELAY,2014)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_4_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem(DUALMEM,2016)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_outputreg0(DELAY,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_inputreg0(DELAY,2026)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_5_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem(DUALMEM,2028)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_outputreg0(DELAY,2027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_inputreg0(DELAY,2038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_6_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem(DUALMEM,2040)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_outputreg0(DELAY,2039)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_inputreg0(DELAY,2050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_7_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem(DUALMEM,2052)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_outputreg0(DELAY,2051)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_inputreg0(DELAY,2062)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_8_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem(DUALMEM,2064)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_outputreg0(DELAY,2063)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_inputreg0(DELAY,2074)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_9_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem(DUALMEM,2076)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_outputreg0(DELAY,2075)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_inputreg0(DELAY,2086)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_10_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem(DUALMEM,2088)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_outputreg0(DELAY,2087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_inputreg0(DELAY,2098)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_11_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem(DUALMEM,2100)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_outputreg0(DELAY,2099)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_inputreg0(DELAY,2110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_12_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem(DUALMEM,2112)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_outputreg0(DELAY,2111)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_inputreg0(DELAY,2122)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_13_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem(DUALMEM,2124)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_outputreg0(DELAY,2123)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_inputreg0(DELAY,2134)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_14_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem(DUALMEM,2136)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_outputreg0(DELAY,2135)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_inputreg0(DELAY,2146)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_15_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem(DUALMEM,2148)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_outputreg0(DELAY,2147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_inputreg0(DELAY,2158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_16_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem(DUALMEM,2160)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_outputreg0(DELAY,2159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_inputreg0(DELAY,2170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_17_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem(DUALMEM,2172)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_outputreg0(DELAY,2171)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_inputreg0(DELAY,2182)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_18_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem(DUALMEM,2184)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_outputreg0(DELAY,2183)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_inputreg0(DELAY,2194)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_19_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem(DUALMEM,2196)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_outputreg0(DELAY,2195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_inputreg0(DELAY,2206)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_20_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem(DUALMEM,2208)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_outputreg0(DELAY,2207)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_inputreg0(DELAY,2218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_21_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem(DUALMEM,2220)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_outputreg0(DELAY,2219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_inputreg0(DELAY,2230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_22_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem(DUALMEM,2232)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_outputreg0(DELAY,2231)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_inputreg0(DELAY,2242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_23_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem(DUALMEM,2244)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_outputreg0(DELAY,2243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_inputreg0(DELAY,2254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_24_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem(DUALMEM,2256)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_outputreg0(DELAY,2255)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_inputreg0(DELAY,2266)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_25_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem(DUALMEM,2268)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_outputreg0(DELAY,2267)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_inputreg0(DELAY,2278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_26_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem(DUALMEM,2280)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_outputreg0(DELAY,2279)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_inputreg0(DELAY,2290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_27_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem(DUALMEM,2292)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_outputreg0(DELAY,2291)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_inputreg0(DELAY,2302)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_28_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem(DUALMEM,2304)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_outputreg0(DELAY,2303)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_inputreg0(DELAY,2314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_29_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr(REG,1970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem(DUALMEM,2316)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_1_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_outputreg0(DELAY,2315)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_outputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_outputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_mem_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_inputreg0(DELAY,2326)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_inputreg0_q <= '0;
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_inputreg0_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_30_outputreg0_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_wraddr(REG,1958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_wraddr_q <= $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_q);
        end
    end

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem(DUALMEM,2327)
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_ia = $unsigned(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_inputreg0_q);
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_aa = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_wraddr_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_ab = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_0_rdcnt_q;
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_dmem (
        .clocken1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_reset0),
        .clock1(clock),
        .address_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_aa),
        .data_a(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_ab),
        .q_b(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_iq[0:0];

    // redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113(DELAY,158)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113 ( .xin(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_split_31_mem_q), .xout(redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234(LOGICAL,81)@1114
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q = redist27_i_llvm_fpga_pop_i1_pop28_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_data_out_1113_q & i_exitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_cmp_nsign_q;

    // i_notcmp_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2235(LOGICAL,76)@1114
    assign i_notcmp_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2235_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q ^ VCC_q;

    // i_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2237(LOGICAL,77)@1114
    assign i_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2237_q = i_notcmp_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2235_q | i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q;

    // i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238(MUX,75)@1114 + 1
    assign i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_s = i_or_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2237_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q <= 2'b0;
        end
        else
        begin
            unique case (i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_s)
                1'b0 : i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q <= i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out;
                1'b1 : i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q <= i_cleanups_shl_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_vt_join_q;
                default : i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q <= 2'b0;
            endcase
        end
    end

    // redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3(DELAY,152)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_delay_0 <= '0;
            redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_q <= '0;
        end
        else
        begin
            redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_delay_0 <= $unsigned(i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q);
            redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_q <= redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_delay_0;
        end
    end

    // i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239(BLACKBOX,72)@1117
    // out out_feedback_out_21@20000000
    // out out_feedback_valid_out_21@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003h14cles2_eulve289_220 thei_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239 (
        .in_data_in(redist21_i_next_cleanups_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2238_q_3_q),
        .in_feedback_stall_in_21(i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_feedback_stall_out_21),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(redist18_sync_together113_aunroll_x_in_i_valid_1116_q),
        .out_data_out(),
        .out_feedback_out_21(i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239_out_feedback_out_21),
        .out_feedback_valid_out_21(i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239_out_feedback_valid_out_21),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable(LOGICAL,568)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_nor(LOGICAL,940)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_last(CONSTANT,565)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_last_q = $unsigned(6'b011101);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp(LOGICAL,566)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_b = {1'b0, redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_q};
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_q = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_last_q == redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_cmpReg(REG,938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_sticky_ena(REG,941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_enaAnd(LOGICAL,942)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt(COUNTER,563)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i <= 5'd0;
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i == 5'd29)
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_eq == 1'b1)
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_i[4:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_nor(LOGICAL,929)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_last(CONSTANT,577)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_last_q = $unsigned(6'b011100);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp(LOGICAL,578)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_b = {1'b0, redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q};
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_last_q == redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_cmpReg(REG,927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_sticky_ena(REG,930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_enaAnd(LOGICAL,931)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt(COUNTER,575)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i <= 5'd0;
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i == 5'd28)
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_eq == 1'b1)
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_i[4:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_nor(LOGICAL,917)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_cmpReg(REG,915)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_sticky_ena(REG,918)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_enaAnd(LOGICAL,919)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_nor(LOGICAL,905)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_cmpReg(REG,903)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_sticky_ena(REG,906)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_enaAnd(LOGICAL,907)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_nor(LOGICAL,893)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_cmpReg(REG,891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_sticky_ena(REG,894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_enaAnd(LOGICAL,895)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_nor(LOGICAL,881)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_cmpReg(REG,879)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_sticky_ena(REG,882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_enaAnd(LOGICAL,883)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_nor(LOGICAL,869)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_cmpReg(REG,867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_sticky_ena(REG,870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_enaAnd(LOGICAL,871)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_nor(LOGICAL,857)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_cmpReg(REG,855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_sticky_ena(REG,858)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_enaAnd(LOGICAL,859)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_nor(LOGICAL,845)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_cmpReg(REG,843)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_sticky_ena(REG,846)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_enaAnd(LOGICAL,847)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_nor(LOGICAL,833)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_cmpReg(REG,831)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_sticky_ena(REG,834)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_enaAnd(LOGICAL,835)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_nor(LOGICAL,821)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_cmpReg(REG,819)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_sticky_ena(REG,822)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_enaAnd(LOGICAL,823)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_nor(LOGICAL,809)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_cmpReg(REG,807)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_sticky_ena(REG,810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_enaAnd(LOGICAL,811)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_nor(LOGICAL,797)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_cmpReg(REG,795)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_sticky_ena(REG,798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_enaAnd(LOGICAL,799)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_nor(LOGICAL,785)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_cmpReg(REG,783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_sticky_ena(REG,786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_enaAnd(LOGICAL,787)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_nor(LOGICAL,773)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_cmpReg(REG,771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_sticky_ena(REG,774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_enaAnd(LOGICAL,775)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_nor(LOGICAL,761)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_cmpReg(REG,759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_sticky_ena(REG,762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_enaAnd(LOGICAL,763)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_nor(LOGICAL,749)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_cmpReg(REG,747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_sticky_ena(REG,750)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_enaAnd(LOGICAL,751)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_nor(LOGICAL,737)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_cmpReg(REG,735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_sticky_ena(REG,738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_enaAnd(LOGICAL,739)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_nor(LOGICAL,725)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_cmpReg(REG,723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_sticky_ena(REG,726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_enaAnd(LOGICAL,727)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_nor(LOGICAL,713)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_cmpReg(REG,711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_sticky_ena(REG,714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_enaAnd(LOGICAL,715)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_nor(LOGICAL,701)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_cmpReg(REG,699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_sticky_ena(REG,702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_enaAnd(LOGICAL,703)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_nor(LOGICAL,689)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_cmpReg(REG,687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_sticky_ena(REG,690)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_enaAnd(LOGICAL,691)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_nor(LOGICAL,677)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_cmpReg(REG,675)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_sticky_ena(REG,678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_enaAnd(LOGICAL,679)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_nor(LOGICAL,665)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_cmpReg(REG,663)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_sticky_ena(REG,666)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_enaAnd(LOGICAL,667)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_nor(LOGICAL,653)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_cmpReg(REG,651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_sticky_ena(REG,654)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_enaAnd(LOGICAL,655)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_nor(LOGICAL,641)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_cmpReg(REG,639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_sticky_ena(REG,642)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_enaAnd(LOGICAL,643)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_nor(LOGICAL,629)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_cmpReg(REG,627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_sticky_ena(REG,630)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_enaAnd(LOGICAL,631)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_nor(LOGICAL,617)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_cmpReg(REG,615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_sticky_ena(REG,618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_enaAnd(LOGICAL,619)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_nor(LOGICAL,605)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_cmpReg(REG,603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_sticky_ena(REG,606)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_enaAnd(LOGICAL,607)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_nor(LOGICAL,593)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_cmpReg(REG,591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_sticky_ena(REG,594)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_enaAnd(LOGICAL,595)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_nor(LOGICAL,581)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmpReg(REG,579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_sticky_ena(REG,582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_enaAnd(LOGICAL,583)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_sticky_ena_q & VCC_q;

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_nor(LOGICAL,569)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_nor_q = ~ (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_notEnable_q | redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_sticky_ena_q);

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmpReg(REG,567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmpReg_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmp_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_sticky_ena(REG,570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_nor_q == 1'b1)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_sticky_ena_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_cmpReg_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_enaAnd(LOGICAL,571)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_enaAnd_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_sticky_ena_q & VCC_q;

    // redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1(DELAY,131)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q <= '0;
        end
        else
        begin
            redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q <= $unsigned(in_c2_eni15_1_tpl);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem(DUALMEM,562)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_ia = $unsigned(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_outputreg0(DELAY,561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_inputreg0(DELAY,572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem(DUALMEM,574)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_outputreg0(DELAY,573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_inputreg0(DELAY,584)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem(DUALMEM,586)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_outputreg0(DELAY,585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_inputreg0(DELAY,596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_2_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem(DUALMEM,598)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_outputreg0(DELAY,597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_inputreg0(DELAY,608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_3_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem(DUALMEM,610)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_outputreg0(DELAY,609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_inputreg0(DELAY,620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_4_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem(DUALMEM,622)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_outputreg0(DELAY,621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_inputreg0(DELAY,632)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_5_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem(DUALMEM,634)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_outputreg0(DELAY,633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_inputreg0(DELAY,644)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_6_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem(DUALMEM,646)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_outputreg0(DELAY,645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_inputreg0(DELAY,656)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_7_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem(DUALMEM,658)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_outputreg0(DELAY,657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_inputreg0(DELAY,668)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_8_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem(DUALMEM,670)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_outputreg0(DELAY,669)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_inputreg0(DELAY,680)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_9_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem(DUALMEM,682)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_outputreg0(DELAY,681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_inputreg0(DELAY,692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_10_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem(DUALMEM,694)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_outputreg0(DELAY,693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_inputreg0(DELAY,704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_11_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem(DUALMEM,706)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_outputreg0(DELAY,705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_inputreg0(DELAY,716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_12_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem(DUALMEM,718)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_outputreg0(DELAY,717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_inputreg0(DELAY,728)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_13_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem(DUALMEM,730)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_outputreg0(DELAY,729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_inputreg0(DELAY,740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_14_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem(DUALMEM,742)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_outputreg0(DELAY,741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_inputreg0(DELAY,752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_15_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem(DUALMEM,754)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_outputreg0(DELAY,753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_inputreg0(DELAY,764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_16_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem(DUALMEM,766)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_outputreg0(DELAY,765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_inputreg0(DELAY,776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_17_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem(DUALMEM,778)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_outputreg0(DELAY,777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_inputreg0(DELAY,788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_18_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem(DUALMEM,790)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_outputreg0(DELAY,789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_inputreg0(DELAY,800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_19_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem(DUALMEM,802)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_outputreg0(DELAY,801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_inputreg0(DELAY,812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_20_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem(DUALMEM,814)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_outputreg0(DELAY,813)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_inputreg0(DELAY,824)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_21_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem(DUALMEM,826)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_outputreg0(DELAY,825)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_inputreg0(DELAY,836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_22_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem(DUALMEM,838)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_outputreg0(DELAY,837)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_inputreg0(DELAY,848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_23_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem(DUALMEM,850)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_outputreg0(DELAY,849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_inputreg0(DELAY,860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_24_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem(DUALMEM,862)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_outputreg0(DELAY,861)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_inputreg0(DELAY,872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_25_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem(DUALMEM,874)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_outputreg0(DELAY,873)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_inputreg0(DELAY,884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_26_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem(DUALMEM,886)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_outputreg0(DELAY,885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_inputreg0(DELAY,896)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_27_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem(DUALMEM,898)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_outputreg0(DELAY,897)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_inputreg0(DELAY,908)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_28_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem(DUALMEM,910)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_outputreg0(DELAY,909)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_inputreg0(DELAY,920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_29_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr(REG,576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem(DUALMEM,922)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_1_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_outputreg0(DELAY,921)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_outputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_outputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_mem_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_inputreg0(DELAY,932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_inputreg0_q <= '0;
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_inputreg0_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_30_outputreg0_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_wraddr(REG,564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_wraddr_q <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_q);
        end
    end

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem(DUALMEM,933)
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_ia = $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_inputreg0_q);
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_aa = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_wraddr_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_ab = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_0_rdcnt_q;
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_dmem (
        .clocken1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_reset0),
        .clock1(clock),
        .address_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_aa),
        .data_a(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_ab),
        .q_b(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_q = redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_iq[0:0];

    // redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113(DELAY,132)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113 ( .xin(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_split_31_mem_q), .xout(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_i2_177(CONSTANT,34)
    assign c_i2_177_q = $unsigned(2'b01);

    // i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222(BLACKBOX,57)@1114
    // out out_feedback_stall_out_21@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003214cles2_eulve289_220 thei_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222 (
        .in_data_in(c_i2_177_q),
        .in_dir(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_q),
        .in_feedback_in_21(i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239_out_feedback_out_21),
        .in_feedback_valid_in_21(i_llvm_fpga_push_i2_cleanups_push21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2239_out_feedback_valid_out_21),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist16_sync_together113_aunroll_x_in_i_valid_1113_q),
        .out_data_out(i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out),
        .out_feedback_stall_out_21(i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_feedback_stall_out_21),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x(BITSELECT,92)@1114
    assign i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b = i_llvm_fpga_pop_i2_cleanups_pop21_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_out_data_out[0:0];

    // redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3(DELAY,150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_0 <= '0;
            redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_1 <= '0;
            redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_q <= '0;
        end
        else
        begin
            redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_0 <= $unsigned(i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b);
            redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_1 <= redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_0;
            redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_q <= redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_delay_1;
        end
    end

    // redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3(DELAY,151)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_0 <= '0;
            redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_1 <= '0;
            redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_q <= '0;
        end
        else
        begin
            redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_0 <= $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q);
            redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_1 <= redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_0;
            redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_q <= redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_delay_1;
        end
    end

    // i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236(BLACKBOX,68)@1117
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003d14cles2_eulve289_220 thei_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236 (
        .in_data_in(redist20_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2234_q_3_q),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_not_exitcond_stall_out),
        .in_first_cleanup(redist19_i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b_3_q),
        .in_stall_in(GND_q),
        .in_valid_in(redist18_sync_together113_aunroll_x_in_i_valid_1116_q),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236_out_feedback_valid_out_2),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg1(REG,96)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(BLACKBOX,59)@1117
    // out out_feedback_out_1@20000000
    // out out_feedback_valid_out_1@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003414cles2_eulve289_220 thei_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227 (
        .in_data_in(GND_q),
        .in_feedback_stall_in_1(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_initeration_stall_out),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_data_out(),
        .out_feedback_out_1(i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_out_1),
        .out_feedback_valid_out_1(i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_valid_out_1),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116(DELAY,133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_0 <= '0;
            redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_1 <= '0;
            redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_q <= '0;
        end
        else
        begin
            redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_0 <= $unsigned(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_q);
            redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_1 <= redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_0;
            redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_q <= redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_delay_1;
        end
    end

    // i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BLACKBOX,44)@1117
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002p14cles2_eulve289_220 thei_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226 (
        .in_data_in(redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_q),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_out_1),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_out_feedback_valid_out_1),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236_out_feedback_out_2),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2236_out_feedback_valid_out_2),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(GND_q),
        .in_valid_in(redist18_sync_together113_aunroll_x_in_i_valid_1116_q),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,36)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,84)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_pipeline_valid_out;

    // valid_fanout_reg0(REG,95)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_notEnable(LOGICAL,544)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_notEnable_q = $unsigned(~ (VCC_q));

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_nor(LOGICAL,545)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_nor_q = ~ (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_notEnable_q | redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_sticky_ena_q);

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_last(CONSTANT,541)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_last_q = $unsigned(11'b01001010111);

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp(LOGICAL,542)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp_b = {1'b0, redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_q};
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp_q = $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_last_q == redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp_b ? 1'b1 : 1'b0);

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmpReg(REG,543)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmpReg_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmp_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_sticky_ena(REG,546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_nor_q == 1'b1)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_sticky_ena_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_cmpReg_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_enaAnd(LOGICAL,547)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_enaAnd_q = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_sticky_ena_q & VCC_q;

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt(COUNTER,539)
    // low=0, high=600, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i <= 10'd0;
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i == 10'd599)
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_eq <= 1'b0;
            end
            if (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_eq == 1'b1)
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i) + $unsigned(10'd424);
            end
            else
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i) + $unsigned(10'd1);
            end
        end
    end
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_q = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_i[9:0];

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_nor(LOGICAL,962)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_nor_q = ~ (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_notEnable_q | redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_sticky_ena_q);

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_last(CONSTANT,958)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_last_q = $unsigned(10'b0111111101);

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp(LOGICAL,959)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp_b = {1'b0, redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_q};
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp_q = $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_last_q == redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmpReg(REG,960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmpReg_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmp_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_sticky_ena(REG,963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_nor_q == 1'b1)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_sticky_ena_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_cmpReg_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_enaAnd(LOGICAL,964)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_enaAnd_q = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_sticky_ena_q & VCC_q;

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt(COUNTER,956)
    // low=0, high=510, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i <= 9'd0;
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i == 9'd509)
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_eq == 1'b1)
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i) + $unsigned(9'd2);
            end
            else
            begin
                redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i) + $unsigned(9'd1);
            end
        end
    end
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_q = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_i[8:0];

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_wraddr(REG,957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_wraddr_q <= $unsigned(9'b111111110);
        end
        else
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_wraddr_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem(DUALMEM,955)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_ia = $unsigned(in_c2_eni15_15_tpl);
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_aa = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_wraddr_q;
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_ab = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_rdcnt_q;
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(511),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(511),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_dmem (
        .clocken1(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_aa),
        .data_a(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_ab),
        .q_b(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_q = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_iq[31:0];

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_outputreg0(DELAY,954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_outputreg0_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_mem_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_inputreg0(DELAY,537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_inputreg0_q <= '0;
        end
        else
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_inputreg0_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_split_0_outputreg0_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_wraddr(REG,540)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_wraddr_q <= $unsigned(10'b1001011000);
        end
        else
        begin
            redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_wraddr_q <= $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_q);
        end
    end

    // redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem(DUALMEM,538)
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_ia = $unsigned(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_inputreg0_q);
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_aa = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_wraddr_q;
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_ab = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_rdcnt_q;
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(601),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(601),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_dmem (
        .clocken1(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_reset0),
        .clock1(clock),
        .address_a(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_aa),
        .data_a(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_ab),
        .q_b(redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_q = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_iq[31:0];

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_notEnable(LOGICAL,533)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_notEnable_q = $unsigned(~ (VCC_q));

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_nor(LOGICAL,534)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_nor_q = ~ (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_notEnable_q | redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_sticky_ena_q);

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_last(CONSTANT,530)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_last_q = $unsigned(11'b01001010111);

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp(LOGICAL,531)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp_b = {1'b0, redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_q};
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp_q = $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_last_q == redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp_b ? 1'b1 : 1'b0);

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmpReg(REG,532)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmpReg_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmp_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_sticky_ena(REG,535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_nor_q == 1'b1)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_sticky_ena_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_cmpReg_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_enaAnd(LOGICAL,536)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_enaAnd_q = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_sticky_ena_q & VCC_q;

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt(COUNTER,528)
    // low=0, high=600, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i <= 10'd0;
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i == 10'd599)
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_eq <= 1'b0;
            end
            if (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_eq == 1'b1)
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i) + $unsigned(10'd424);
            end
            else
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i) + $unsigned(10'd1);
            end
        end
    end
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_q = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_i[9:0];

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_nor(LOGICAL,951)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_nor_q = ~ (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_notEnable_q | redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_sticky_ena_q);

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_last(CONSTANT,947)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_last_q = $unsigned(10'b0111111101);

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp(LOGICAL,948)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp_b = {1'b0, redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_q};
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp_q = $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_last_q == redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmpReg(REG,949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmpReg_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmp_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_sticky_ena(REG,952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_nor_q == 1'b1)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_sticky_ena_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_cmpReg_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_enaAnd(LOGICAL,953)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_enaAnd_q = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_sticky_ena_q & VCC_q;

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt(COUNTER,945)
    // low=0, high=510, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i <= 9'd0;
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i == 9'd509)
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_eq == 1'b1)
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i) + $unsigned(9'd2);
            end
            else
            begin
                redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i) + $unsigned(9'd1);
            end
        end
    end
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_q = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_i[8:0];

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_wraddr(REG,946)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_wraddr_q <= $unsigned(9'b111111110);
        end
        else
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_wraddr_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem(DUALMEM,944)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_ia = $unsigned(in_c2_eni15_14_tpl);
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_aa = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_wraddr_q;
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_ab = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_rdcnt_q;
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(511),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(511),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_dmem (
        .clocken1(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_aa),
        .data_a(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_ab),
        .q_b(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_q = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_iq[31:0];

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_outputreg0(DELAY,943)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_outputreg0_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_mem_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_inputreg0(DELAY,526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_inputreg0_q <= '0;
        end
        else
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_inputreg0_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_split_0_outputreg0_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_wraddr(REG,529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_wraddr_q <= $unsigned(10'b1001011000);
        end
        else
        begin
            redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_wraddr_q <= $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_q);
        end
    end

    // redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem(DUALMEM,527)
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_ia = $unsigned(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_inputreg0_q);
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_aa = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_wraddr_q;
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_ab = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_rdcnt_q;
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(601),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(601),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_dmem (
        .clocken1(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_reset0),
        .clock1(clock),
        .address_a(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_aa),
        .data_a(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_ab),
        .q_b(redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_q = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_iq[31:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable(LOGICAL,1366)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_nor(LOGICAL,1654)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_last(CONSTANT,1363)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp(LOGICAL,1364)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_b = {1'b0, redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_q};
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_q = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_last_q == redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_cmpReg(REG,1652)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_sticky_ena(REG,1655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_enaAnd(LOGICAL,1656)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt(COUNTER,1361)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_nor(LOGICAL,1643)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_last(CONSTANT,1375)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp(LOGICAL,1376)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_b = {1'b0, redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q};
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_last_q == redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_cmpReg(REG,1641)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_sticky_ena(REG,1644)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_enaAnd(LOGICAL,1645)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt(COUNTER,1373)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_nor(LOGICAL,1631)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_cmpReg(REG,1629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_sticky_ena(REG,1632)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_enaAnd(LOGICAL,1633)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_nor(LOGICAL,1619)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_cmpReg(REG,1617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_sticky_ena(REG,1620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_enaAnd(LOGICAL,1621)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_nor(LOGICAL,1607)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_cmpReg(REG,1605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_sticky_ena(REG,1608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_enaAnd(LOGICAL,1609)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_nor(LOGICAL,1595)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_cmpReg(REG,1593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_sticky_ena(REG,1596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_enaAnd(LOGICAL,1597)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_nor(LOGICAL,1583)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_cmpReg(REG,1581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_sticky_ena(REG,1584)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_enaAnd(LOGICAL,1585)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_nor(LOGICAL,1571)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_cmpReg(REG,1569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_sticky_ena(REG,1572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_enaAnd(LOGICAL,1573)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_nor(LOGICAL,1559)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_cmpReg(REG,1557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_sticky_ena(REG,1560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_enaAnd(LOGICAL,1561)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_nor(LOGICAL,1547)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_cmpReg(REG,1545)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_sticky_ena(REG,1548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_enaAnd(LOGICAL,1549)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_nor(LOGICAL,1535)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_cmpReg(REG,1533)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_sticky_ena(REG,1536)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_enaAnd(LOGICAL,1537)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_nor(LOGICAL,1523)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_cmpReg(REG,1521)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_sticky_ena(REG,1524)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_enaAnd(LOGICAL,1525)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_nor(LOGICAL,1511)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_cmpReg(REG,1509)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_sticky_ena(REG,1512)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_enaAnd(LOGICAL,1513)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_nor(LOGICAL,1499)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_cmpReg(REG,1497)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_sticky_ena(REG,1500)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_enaAnd(LOGICAL,1501)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_nor(LOGICAL,1487)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_cmpReg(REG,1485)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_sticky_ena(REG,1488)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_enaAnd(LOGICAL,1489)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_nor(LOGICAL,1475)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_cmpReg(REG,1473)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_sticky_ena(REG,1476)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_enaAnd(LOGICAL,1477)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_nor(LOGICAL,1463)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_cmpReg(REG,1461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_sticky_ena(REG,1464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_enaAnd(LOGICAL,1465)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_nor(LOGICAL,1451)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_cmpReg(REG,1449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_sticky_ena(REG,1452)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_enaAnd(LOGICAL,1453)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_nor(LOGICAL,1439)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_cmpReg(REG,1437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_sticky_ena(REG,1440)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_enaAnd(LOGICAL,1441)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_nor(LOGICAL,1427)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_cmpReg(REG,1425)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_sticky_ena(REG,1428)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_enaAnd(LOGICAL,1429)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_nor(LOGICAL,1415)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_cmpReg(REG,1413)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_sticky_ena(REG,1416)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_enaAnd(LOGICAL,1417)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_nor(LOGICAL,1403)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_cmpReg(REG,1401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_sticky_ena(REG,1404)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_enaAnd(LOGICAL,1405)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_nor(LOGICAL,1391)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_cmpReg(REG,1389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_sticky_ena(REG,1392)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_enaAnd(LOGICAL,1393)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_nor(LOGICAL,1379)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmpReg(REG,1377)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_sticky_ena(REG,1380)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_enaAnd(LOGICAL,1381)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_nor(LOGICAL,1367)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_nor_q = ~ (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_notEnable_q | redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_sticky_ena_q);

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmpReg(REG,1365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_sticky_ena(REG,1368)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_enaAnd(LOGICAL,1369)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_enaAnd_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg21(REG,116)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg22(REG,117)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245(BLACKBOX,71)@1117
    // out out_feedback_out_30@20000000
    // out out_feedback_valid_out_30@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003g14cles2_eulve289_220 thei_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245 (
        .in_data_in(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_q),
        .in_feedback_stall_in_30(i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_feedback_stall_out_30),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg22_q),
        .out_data_out(),
        .out_feedback_out_30(i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245_out_feedback_out_30),
        .out_feedback_valid_out_30(i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245_out_feedback_valid_out_30),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist12_sync_together113_aunroll_x_in_c2_eni15_13_tpl_1(DELAY,143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together113_aunroll_x_in_c2_eni15_13_tpl_1_q <= '0;
        end
        else
        begin
            redist12_sync_together113_aunroll_x_in_c2_eni15_13_tpl_1_q <= $unsigned(in_c2_eni15_13_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244(BLACKBOX,56)@2
    // out out_feedback_stall_out_30@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003114cles2_eulve289_220 thei_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244 (
        .in_data_in(redist12_sync_together113_aunroll_x_in_c2_eni15_13_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_30(i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245_out_feedback_out_30),
        .in_feedback_valid_in_30(i_llvm_fpga_push_i1_push30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2245_out_feedback_valid_out_30),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg21_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out),
        .out_feedback_stall_out_30(i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_feedback_stall_out_30),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem(DUALMEM,1360)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_outputreg0(DELAY,1359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_inputreg0(DELAY,1370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem(DUALMEM,1372)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_outputreg0(DELAY,1371)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_inputreg0(DELAY,1382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem(DUALMEM,1384)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_outputreg0(DELAY,1383)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_inputreg0(DELAY,1394)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem(DUALMEM,1396)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_outputreg0(DELAY,1395)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_inputreg0(DELAY,1406)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem(DUALMEM,1408)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_outputreg0(DELAY,1407)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_inputreg0(DELAY,1418)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem(DUALMEM,1420)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_outputreg0(DELAY,1419)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_inputreg0(DELAY,1430)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem(DUALMEM,1432)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_outputreg0(DELAY,1431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_inputreg0(DELAY,1442)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem(DUALMEM,1444)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_outputreg0(DELAY,1443)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_inputreg0(DELAY,1454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem(DUALMEM,1456)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_outputreg0(DELAY,1455)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_inputreg0(DELAY,1466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem(DUALMEM,1468)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_outputreg0(DELAY,1467)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_inputreg0(DELAY,1478)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem(DUALMEM,1480)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_outputreg0(DELAY,1479)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_inputreg0(DELAY,1490)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem(DUALMEM,1492)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_outputreg0(DELAY,1491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_inputreg0(DELAY,1502)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem(DUALMEM,1504)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_outputreg0(DELAY,1503)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_inputreg0(DELAY,1514)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem(DUALMEM,1516)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_outputreg0(DELAY,1515)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_inputreg0(DELAY,1526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem(DUALMEM,1528)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_outputreg0(DELAY,1527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_inputreg0(DELAY,1538)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem(DUALMEM,1540)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_outputreg0(DELAY,1539)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_inputreg0(DELAY,1550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem(DUALMEM,1552)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_outputreg0(DELAY,1551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_inputreg0(DELAY,1562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem(DUALMEM,1564)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_outputreg0(DELAY,1563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_inputreg0(DELAY,1574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem(DUALMEM,1576)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_outputreg0(DELAY,1575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_inputreg0(DELAY,1586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem(DUALMEM,1588)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_outputreg0(DELAY,1587)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_inputreg0(DELAY,1598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem(DUALMEM,1600)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_outputreg0(DELAY,1599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_inputreg0(DELAY,1610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem(DUALMEM,1612)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_outputreg0(DELAY,1611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_inputreg0(DELAY,1622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem(DUALMEM,1624)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_outputreg0(DELAY,1623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_inputreg0(DELAY,1634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr(REG,1374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem(DUALMEM,1636)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_1_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_outputreg0(DELAY,1635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_inputreg0(DELAY,1646)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_wraddr(REG,1362)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem(DUALMEM,1647)
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_ia = $unsigned(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_inputreg0_q);
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_aa = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_wraddr_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_ab = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_0_rdcnt_q;
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_aa),
        .data_a(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_ab),
        .q_b(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_q = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_iq[0:0];

    // redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115(DELAY,156)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115 ( .xin(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_split_24_mem_q), .xout(redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg20(REG,115)@1113 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist15_sync_together113_aunroll_x_in_i_valid_1112_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable(LOGICAL,2344)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_nor(LOGICAL,2716)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_last(CONSTANT,2341)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_last_q = $unsigned(6'b011101);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp(LOGICAL,2342)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_b = {1'b0, redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_q};
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_q = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_last_q == redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_cmpReg(REG,2714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_sticky_ena(REG,2717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_enaAnd(LOGICAL,2718)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt(COUNTER,2339)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i <= 5'd0;
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i == 5'd29)
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_eq == 1'b1)
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_i[4:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_nor(LOGICAL,2705)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_last(CONSTANT,2353)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_last_q = $unsigned(6'b011100);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp(LOGICAL,2354)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_b = {1'b0, redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q};
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_last_q == redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_cmpReg(REG,2703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_sticky_ena(REG,2706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_enaAnd(LOGICAL,2707)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt(COUNTER,2351)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i <= 5'd0;
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i == 5'd28)
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_eq == 1'b1)
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_i[4:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_nor(LOGICAL,2693)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_cmpReg(REG,2691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_sticky_ena(REG,2694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_enaAnd(LOGICAL,2695)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_nor(LOGICAL,2681)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_cmpReg(REG,2679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_sticky_ena(REG,2682)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_enaAnd(LOGICAL,2683)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_nor(LOGICAL,2669)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_cmpReg(REG,2667)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_sticky_ena(REG,2670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_enaAnd(LOGICAL,2671)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_nor(LOGICAL,2657)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_cmpReg(REG,2655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_sticky_ena(REG,2658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_enaAnd(LOGICAL,2659)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_nor(LOGICAL,2645)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_cmpReg(REG,2643)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_sticky_ena(REG,2646)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_enaAnd(LOGICAL,2647)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_nor(LOGICAL,2633)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_cmpReg(REG,2631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_sticky_ena(REG,2634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_enaAnd(LOGICAL,2635)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_nor(LOGICAL,2621)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_cmpReg(REG,2619)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_sticky_ena(REG,2622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_enaAnd(LOGICAL,2623)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_nor(LOGICAL,2609)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_cmpReg(REG,2607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_sticky_ena(REG,2610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_enaAnd(LOGICAL,2611)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_nor(LOGICAL,2597)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_cmpReg(REG,2595)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_sticky_ena(REG,2598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_enaAnd(LOGICAL,2599)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_nor(LOGICAL,2585)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_cmpReg(REG,2583)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_sticky_ena(REG,2586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_enaAnd(LOGICAL,2587)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_nor(LOGICAL,2573)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_cmpReg(REG,2571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_sticky_ena(REG,2574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_enaAnd(LOGICAL,2575)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_nor(LOGICAL,2561)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_cmpReg(REG,2559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_sticky_ena(REG,2562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_enaAnd(LOGICAL,2563)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_nor(LOGICAL,2549)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_cmpReg(REG,2547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_sticky_ena(REG,2550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_enaAnd(LOGICAL,2551)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_nor(LOGICAL,2537)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_cmpReg(REG,2535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_sticky_ena(REG,2538)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_enaAnd(LOGICAL,2539)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_nor(LOGICAL,2525)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_cmpReg(REG,2523)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_sticky_ena(REG,2526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_enaAnd(LOGICAL,2527)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_nor(LOGICAL,2513)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_cmpReg(REG,2511)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_sticky_ena(REG,2514)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_enaAnd(LOGICAL,2515)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_nor(LOGICAL,2501)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_cmpReg(REG,2499)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_sticky_ena(REG,2502)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_enaAnd(LOGICAL,2503)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_nor(LOGICAL,2489)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_cmpReg(REG,2487)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_sticky_ena(REG,2490)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_enaAnd(LOGICAL,2491)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_nor(LOGICAL,2477)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_cmpReg(REG,2475)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_sticky_ena(REG,2478)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_enaAnd(LOGICAL,2479)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_nor(LOGICAL,2465)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_cmpReg(REG,2463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_sticky_ena(REG,2466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_enaAnd(LOGICAL,2467)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_nor(LOGICAL,2453)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_cmpReg(REG,2451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_sticky_ena(REG,2454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_enaAnd(LOGICAL,2455)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_nor(LOGICAL,2441)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_cmpReg(REG,2439)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_sticky_ena(REG,2442)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_enaAnd(LOGICAL,2443)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_nor(LOGICAL,2429)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_cmpReg(REG,2427)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_sticky_ena(REG,2430)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_enaAnd(LOGICAL,2431)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_nor(LOGICAL,2417)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_cmpReg(REG,2415)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_sticky_ena(REG,2418)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_enaAnd(LOGICAL,2419)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_nor(LOGICAL,2405)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_cmpReg(REG,2403)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_sticky_ena(REG,2406)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_enaAnd(LOGICAL,2407)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_nor(LOGICAL,2393)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_cmpReg(REG,2391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_sticky_ena(REG,2394)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_enaAnd(LOGICAL,2395)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_nor(LOGICAL,2381)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_cmpReg(REG,2379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_sticky_ena(REG,2382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_enaAnd(LOGICAL,2383)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_nor(LOGICAL,2369)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_cmpReg(REG,2367)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_sticky_ena(REG,2370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_enaAnd(LOGICAL,2371)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_nor(LOGICAL,2357)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmpReg(REG,2355)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_sticky_ena(REG,2358)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_enaAnd(LOGICAL,2359)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_sticky_ena_q & VCC_q;

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_nor(LOGICAL,2345)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_nor_q = ~ (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_notEnable_q | redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_sticky_ena_q);

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmpReg(REG,2343)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmpReg_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmp_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_sticky_ena(REG,2346)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_nor_q == 1'b1)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_sticky_ena_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_cmpReg_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_enaAnd(LOGICAL,2347)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_enaAnd_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg18(REG,113)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg19(REG,114)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115(DELAY,161)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_0 <= '0;
            redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_1 <= '0;
            redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_q <= '0;
        end
        else
        begin
            redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_0 <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_q);
            redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_1 <= redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_0;
            redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_q <= redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_delay_1;
        end
    end

    // i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242(BLACKBOX,67)@1117
    // out out_feedback_out_31@20000000
    // out out_feedback_valid_out_31@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003c14cles2_eulve289_220 thei_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242 (
        .in_data_in(redist30_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1115_q),
        .in_feedback_stall_in_31(i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_feedback_stall_out_31),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg19_q),
        .out_data_out(),
        .out_feedback_out_31(i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242_out_feedback_out_31),
        .out_feedback_valid_out_31(i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242_out_feedback_valid_out_31),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist11_sync_together113_aunroll_x_in_c2_eni15_12_tpl_1(DELAY,142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together113_aunroll_x_in_c2_eni15_12_tpl_1_q <= '0;
        end
        else
        begin
            redist11_sync_together113_aunroll_x_in_c2_eni15_12_tpl_1_q <= $unsigned(in_c2_eni15_12_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241(BLACKBOX,53)@2
    // out out_feedback_stall_out_31@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002y14cles2_eulve289_220 thei_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241 (
        .in_data_in(redist11_sync_together113_aunroll_x_in_c2_eni15_12_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_31(i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242_out_feedback_out_31),
        .in_feedback_valid_in_31(i_llvm_fpga_push_i1_notcmp1928_push31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2242_out_feedback_valid_out_31),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg18_q),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out),
        .out_feedback_stall_out_31(i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_feedback_stall_out_31),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem(DUALMEM,2338)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_outputreg0(DELAY,2337)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_inputreg0(DELAY,2348)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem(DUALMEM,2350)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_outputreg0(DELAY,2349)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_inputreg0(DELAY,2360)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem(DUALMEM,2362)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_outputreg0(DELAY,2361)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_inputreg0(DELAY,2372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_2_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem(DUALMEM,2374)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_outputreg0(DELAY,2373)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_inputreg0(DELAY,2384)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_3_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem(DUALMEM,2386)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_outputreg0(DELAY,2385)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_inputreg0(DELAY,2396)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_4_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem(DUALMEM,2398)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_outputreg0(DELAY,2397)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_inputreg0(DELAY,2408)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_5_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem(DUALMEM,2410)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_outputreg0(DELAY,2409)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_inputreg0(DELAY,2420)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_6_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem(DUALMEM,2422)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_outputreg0(DELAY,2421)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_inputreg0(DELAY,2432)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_7_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem(DUALMEM,2434)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_outputreg0(DELAY,2433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_inputreg0(DELAY,2444)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_8_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem(DUALMEM,2446)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_outputreg0(DELAY,2445)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_inputreg0(DELAY,2456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_9_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem(DUALMEM,2458)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_outputreg0(DELAY,2457)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_inputreg0(DELAY,2468)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_10_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem(DUALMEM,2470)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_outputreg0(DELAY,2469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_inputreg0(DELAY,2480)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_11_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem(DUALMEM,2482)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_outputreg0(DELAY,2481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_inputreg0(DELAY,2492)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_12_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem(DUALMEM,2494)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_outputreg0(DELAY,2493)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_inputreg0(DELAY,2504)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_13_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem(DUALMEM,2506)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_outputreg0(DELAY,2505)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_inputreg0(DELAY,2516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_14_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem(DUALMEM,2518)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_outputreg0(DELAY,2517)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_inputreg0(DELAY,2528)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_15_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem(DUALMEM,2530)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_outputreg0(DELAY,2529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_inputreg0(DELAY,2540)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_16_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem(DUALMEM,2542)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_outputreg0(DELAY,2541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_inputreg0(DELAY,2552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_17_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem(DUALMEM,2554)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_outputreg0(DELAY,2553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_inputreg0(DELAY,2564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_18_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem(DUALMEM,2566)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_outputreg0(DELAY,2565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_inputreg0(DELAY,2576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_19_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem(DUALMEM,2578)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_outputreg0(DELAY,2577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_inputreg0(DELAY,2588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_20_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem(DUALMEM,2590)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_outputreg0(DELAY,2589)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_inputreg0(DELAY,2600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_21_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem(DUALMEM,2602)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_outputreg0(DELAY,2601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_inputreg0(DELAY,2612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_22_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem(DUALMEM,2614)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_outputreg0(DELAY,2613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_inputreg0(DELAY,2624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_23_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem(DUALMEM,2626)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_outputreg0(DELAY,2625)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_inputreg0(DELAY,2636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_24_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem(DUALMEM,2638)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_outputreg0(DELAY,2637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_inputreg0(DELAY,2648)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_25_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem(DUALMEM,2650)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_outputreg0(DELAY,2649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_inputreg0(DELAY,2660)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_26_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem(DUALMEM,2662)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_outputreg0(DELAY,2661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_inputreg0(DELAY,2672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_27_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem(DUALMEM,2674)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_outputreg0(DELAY,2673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_inputreg0(DELAY,2684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_28_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem(DUALMEM,2686)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_outputreg0(DELAY,2685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_inputreg0(DELAY,2696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_29_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr(REG,2352)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem(DUALMEM,2698)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_1_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_outputreg0(DELAY,2697)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_outputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_outputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_mem_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_inputreg0(DELAY,2708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_inputreg0_q <= '0;
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_inputreg0_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_30_outputreg0_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_wraddr(REG,2340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_wraddr_q <= $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_q);
        end
    end

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem(DUALMEM,2709)
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_ia = $unsigned(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_inputreg0_q);
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_aa = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_wraddr_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_ab = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_0_rdcnt_q;
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_dmem (
        .clocken1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_reset0),
        .clock1(clock),
        .address_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_aa),
        .data_a(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_ab),
        .q_b(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_q = redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_iq[0:0];

    // redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112(DELAY,160)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112 ( .xin(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_split_31_mem_q), .xout(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240(LOGICAL,74)@1114
    assign i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q = i_notcmp_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2235_q & i_first_cleanup_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_sel_x_b;

    // i_llvm_fpga_pipeline_order_parent_loop_i1_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2243(BLACKBOX,45)@1114
    // out out_o_exit_outer_loop@1117
    // out out_o_stall@1117
    // out out_o_valid@1117
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002q14cles2_eulve289_220 thei_llvm_fpga_pipeline_order_parent_loop_i1_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2243 (
        .in_i_exit_inner_loop(i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q),
        .in_i_exit_outer_loop(redist29_i_llvm_fpga_pop_i1_notcmp1928_pop31_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2241_out_data_out_1112_q),
        .in_i_outer_loop_token(GND_q),
        .in_i_stall(GND_q),
        .in_i_start_inner_loop(redist1_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1113_q),
        .in_i_valid(valid_fanout_reg20_q),
        .out_o_exit_outer_loop(i_llvm_fpga_pipeline_order_parent_loop_i1_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2243_out_o_exit_outer_loop),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3(DELAY,153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_0 <= '0;
            redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_1 <= '0;
            redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_q <= '0;
        end
        else
        begin
            redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_0 <= $unsigned(i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q);
            redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_1 <= redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_0;
            redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_q <= redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_delay_1;
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable(LOGICAL,4216)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_nor(LOGICAL,4504)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_last(CONSTANT,4213)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp(LOGICAL,4214)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_b = {1'b0, redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_q};
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_q = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_last_q == redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_cmpReg(REG,4502)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_sticky_ena(REG,4505)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_enaAnd(LOGICAL,4506)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt(COUNTER,4211)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_nor(LOGICAL,4493)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_last(CONSTANT,4225)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp(LOGICAL,4226)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_b = {1'b0, redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q};
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_last_q == redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_cmpReg(REG,4491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_sticky_ena(REG,4494)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_enaAnd(LOGICAL,4495)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt(COUNTER,4223)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_nor(LOGICAL,4481)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_cmpReg(REG,4479)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_sticky_ena(REG,4482)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_enaAnd(LOGICAL,4483)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_nor(LOGICAL,4469)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_cmpReg(REG,4467)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_sticky_ena(REG,4470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_enaAnd(LOGICAL,4471)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_nor(LOGICAL,4457)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_cmpReg(REG,4455)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_sticky_ena(REG,4458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_enaAnd(LOGICAL,4459)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_nor(LOGICAL,4445)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_cmpReg(REG,4443)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_sticky_ena(REG,4446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_enaAnd(LOGICAL,4447)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_nor(LOGICAL,4433)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_cmpReg(REG,4431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_sticky_ena(REG,4434)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_enaAnd(LOGICAL,4435)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_nor(LOGICAL,4421)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_cmpReg(REG,4419)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_sticky_ena(REG,4422)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_enaAnd(LOGICAL,4423)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_nor(LOGICAL,4409)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_cmpReg(REG,4407)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_sticky_ena(REG,4410)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_enaAnd(LOGICAL,4411)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_nor(LOGICAL,4397)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_cmpReg(REG,4395)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_sticky_ena(REG,4398)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_enaAnd(LOGICAL,4399)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_nor(LOGICAL,4385)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_cmpReg(REG,4383)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_sticky_ena(REG,4386)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_enaAnd(LOGICAL,4387)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_nor(LOGICAL,4373)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_cmpReg(REG,4371)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_sticky_ena(REG,4374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_enaAnd(LOGICAL,4375)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_nor(LOGICAL,4361)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_cmpReg(REG,4359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_sticky_ena(REG,4362)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_enaAnd(LOGICAL,4363)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_nor(LOGICAL,4349)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_cmpReg(REG,4347)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_sticky_ena(REG,4350)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_enaAnd(LOGICAL,4351)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_nor(LOGICAL,4337)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_cmpReg(REG,4335)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_sticky_ena(REG,4338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_enaAnd(LOGICAL,4339)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_nor(LOGICAL,4325)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_cmpReg(REG,4323)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_sticky_ena(REG,4326)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_enaAnd(LOGICAL,4327)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_nor(LOGICAL,4313)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_cmpReg(REG,4311)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_sticky_ena(REG,4314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_enaAnd(LOGICAL,4315)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_nor(LOGICAL,4301)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_cmpReg(REG,4299)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_sticky_ena(REG,4302)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_enaAnd(LOGICAL,4303)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_nor(LOGICAL,4289)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_cmpReg(REG,4287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_sticky_ena(REG,4290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_enaAnd(LOGICAL,4291)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_nor(LOGICAL,4277)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_cmpReg(REG,4275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_sticky_ena(REG,4278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_enaAnd(LOGICAL,4279)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_nor(LOGICAL,4265)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_cmpReg(REG,4263)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_sticky_ena(REG,4266)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_enaAnd(LOGICAL,4267)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_nor(LOGICAL,4253)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_cmpReg(REG,4251)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_sticky_ena(REG,4254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_enaAnd(LOGICAL,4255)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_nor(LOGICAL,4241)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_cmpReg(REG,4239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_sticky_ena(REG,4242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_enaAnd(LOGICAL,4243)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_nor(LOGICAL,4229)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmpReg(REG,4227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_sticky_ena(REG,4230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_enaAnd(LOGICAL,4231)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_nor(LOGICAL,4217)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_nor_q = ~ (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_notEnable_q | redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_sticky_ena_q);

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmpReg(REG,4215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_sticky_ena(REG,4218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_enaAnd(LOGICAL,4219)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_enaAnd_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg16(REG,111)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg17(REG,112)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226(BLACKBOX,61)@1117
    // out out_feedback_out_33@20000000
    // out out_feedback_valid_out_33@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003614cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226 (
        .in_data_in(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_q),
        .in_feedback_stall_in_33(i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_feedback_stall_out_33),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg17_q),
        .out_data_out(),
        .out_feedback_out_33(i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_feedback_out_33),
        .out_feedback_valid_out_33(i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_feedback_valid_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist10_sync_together113_aunroll_x_in_c2_eni15_9_tpl_1(DELAY,141)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together113_aunroll_x_in_c2_eni15_9_tpl_1_q <= '0;
        end
        else
        begin
            redist10_sync_together113_aunroll_x_in_c2_eni15_9_tpl_1_q <= $unsigned(in_c2_eni15_9_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225(BLACKBOX,47)@2
    // out out_feedback_stall_out_33@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002s14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225 (
        .in_data_in(redist10_sync_together113_aunroll_x_in_c2_eni15_9_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_33(i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_feedback_out_33),
        .in_feedback_valid_in_33(i_llvm_fpga_push_i1_memdep_phi38_pop830_push33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_feedback_valid_out_33),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out),
        .out_feedback_stall_out_33(i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_feedback_stall_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem(DUALMEM,4210)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_outputreg0(DELAY,4209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_inputreg0(DELAY,4220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem(DUALMEM,4222)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_outputreg0(DELAY,4221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_inputreg0(DELAY,4232)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem(DUALMEM,4234)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_outputreg0(DELAY,4233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_inputreg0(DELAY,4244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem(DUALMEM,4246)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_outputreg0(DELAY,4245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_inputreg0(DELAY,4256)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem(DUALMEM,4258)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_outputreg0(DELAY,4257)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_inputreg0(DELAY,4268)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem(DUALMEM,4270)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_outputreg0(DELAY,4269)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_inputreg0(DELAY,4280)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem(DUALMEM,4282)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_outputreg0(DELAY,4281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_inputreg0(DELAY,4292)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem(DUALMEM,4294)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_outputreg0(DELAY,4293)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_inputreg0(DELAY,4304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem(DUALMEM,4306)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_outputreg0(DELAY,4305)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_inputreg0(DELAY,4316)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem(DUALMEM,4318)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_outputreg0(DELAY,4317)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_inputreg0(DELAY,4328)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem(DUALMEM,4330)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_outputreg0(DELAY,4329)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_inputreg0(DELAY,4340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem(DUALMEM,4342)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_outputreg0(DELAY,4341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_inputreg0(DELAY,4352)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem(DUALMEM,4354)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_outputreg0(DELAY,4353)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_inputreg0(DELAY,4364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem(DUALMEM,4366)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_outputreg0(DELAY,4365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_inputreg0(DELAY,4376)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem(DUALMEM,4378)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_outputreg0(DELAY,4377)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_inputreg0(DELAY,4388)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem(DUALMEM,4390)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_outputreg0(DELAY,4389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_inputreg0(DELAY,4400)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem(DUALMEM,4402)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_outputreg0(DELAY,4401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_inputreg0(DELAY,4412)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem(DUALMEM,4414)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_outputreg0(DELAY,4413)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_inputreg0(DELAY,4424)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem(DUALMEM,4426)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_outputreg0(DELAY,4425)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_inputreg0(DELAY,4436)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem(DUALMEM,4438)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_outputreg0(DELAY,4437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_inputreg0(DELAY,4448)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem(DUALMEM,4450)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_outputreg0(DELAY,4449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_inputreg0(DELAY,4460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem(DUALMEM,4462)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_outputreg0(DELAY,4461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_inputreg0(DELAY,4472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem(DUALMEM,4474)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_outputreg0(DELAY,4473)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_inputreg0(DELAY,4484)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr(REG,4224)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem(DUALMEM,4486)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_1_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_outputreg0(DELAY,4485)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_inputreg0(DELAY,4496)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_wraddr(REG,4212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem(DUALMEM,4497)
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_ia = $unsigned(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_inputreg0_q);
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_aa = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_wraddr_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_ab = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_0_rdcnt_q;
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_aa),
        .data_a(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_ab),
        .q_b(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_q = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_iq[0:0];

    // redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115(DELAY,167)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115 ( .xin(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_split_24_mem_q), .xout(redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable(LOGICAL,4514)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_nor(LOGICAL,4802)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_last(CONSTANT,4511)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp(LOGICAL,4512)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_b = {1'b0, redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_q};
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_q = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_last_q == redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_cmpReg(REG,4800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_sticky_ena(REG,4803)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_enaAnd(LOGICAL,4804)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt(COUNTER,4509)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_nor(LOGICAL,4791)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_last(CONSTANT,4523)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp(LOGICAL,4524)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_b = {1'b0, redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q};
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_last_q == redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_cmpReg(REG,4789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_sticky_ena(REG,4792)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_enaAnd(LOGICAL,4793)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt(COUNTER,4521)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_nor(LOGICAL,4779)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_cmpReg(REG,4777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_sticky_ena(REG,4780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_enaAnd(LOGICAL,4781)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_nor(LOGICAL,4767)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_cmpReg(REG,4765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_sticky_ena(REG,4768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_enaAnd(LOGICAL,4769)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_nor(LOGICAL,4755)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_cmpReg(REG,4753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_sticky_ena(REG,4756)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_enaAnd(LOGICAL,4757)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_nor(LOGICAL,4743)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_cmpReg(REG,4741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_sticky_ena(REG,4744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_enaAnd(LOGICAL,4745)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_nor(LOGICAL,4731)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_cmpReg(REG,4729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_sticky_ena(REG,4732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_enaAnd(LOGICAL,4733)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_nor(LOGICAL,4719)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_cmpReg(REG,4717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_sticky_ena(REG,4720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_enaAnd(LOGICAL,4721)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_nor(LOGICAL,4707)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_cmpReg(REG,4705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_sticky_ena(REG,4708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_enaAnd(LOGICAL,4709)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_nor(LOGICAL,4695)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_cmpReg(REG,4693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_sticky_ena(REG,4696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_enaAnd(LOGICAL,4697)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_nor(LOGICAL,4683)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_cmpReg(REG,4681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_sticky_ena(REG,4684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_enaAnd(LOGICAL,4685)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_nor(LOGICAL,4671)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_cmpReg(REG,4669)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_sticky_ena(REG,4672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_enaAnd(LOGICAL,4673)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_nor(LOGICAL,4659)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_cmpReg(REG,4657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_sticky_ena(REG,4660)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_enaAnd(LOGICAL,4661)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_nor(LOGICAL,4647)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_cmpReg(REG,4645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_sticky_ena(REG,4648)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_enaAnd(LOGICAL,4649)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_nor(LOGICAL,4635)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_cmpReg(REG,4633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_sticky_ena(REG,4636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_enaAnd(LOGICAL,4637)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_nor(LOGICAL,4623)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_cmpReg(REG,4621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_sticky_ena(REG,4624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_enaAnd(LOGICAL,4625)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_nor(LOGICAL,4611)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_cmpReg(REG,4609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_sticky_ena(REG,4612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_enaAnd(LOGICAL,4613)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_nor(LOGICAL,4599)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_cmpReg(REG,4597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_sticky_ena(REG,4600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_enaAnd(LOGICAL,4601)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_nor(LOGICAL,4587)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_cmpReg(REG,4585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_sticky_ena(REG,4588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_enaAnd(LOGICAL,4589)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_nor(LOGICAL,4575)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_cmpReg(REG,4573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_sticky_ena(REG,4576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_enaAnd(LOGICAL,4577)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_nor(LOGICAL,4563)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_cmpReg(REG,4561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_sticky_ena(REG,4564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_enaAnd(LOGICAL,4565)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_nor(LOGICAL,4551)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_cmpReg(REG,4549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_sticky_ena(REG,4552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_enaAnd(LOGICAL,4553)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_nor(LOGICAL,4539)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_cmpReg(REG,4537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_sticky_ena(REG,4540)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_enaAnd(LOGICAL,4541)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_nor(LOGICAL,4527)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmpReg(REG,4525)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_sticky_ena(REG,4528)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_enaAnd(LOGICAL,4529)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_nor(LOGICAL,4515)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_nor_q = ~ (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_notEnable_q | redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_sticky_ena_q);

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmpReg(REG,4513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_sticky_ena(REG,4516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_enaAnd(LOGICAL,4517)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_enaAnd_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg14(REG,109)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg15(REG,110)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224(BLACKBOX,60)@1117
    // out out_feedback_out_32@20000000
    // out out_feedback_valid_out_32@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003514cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224 (
        .in_data_in(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_q),
        .in_feedback_stall_in_32(i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_feedback_stall_out_32),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg15_q),
        .out_data_out(),
        .out_feedback_out_32(i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_out_feedback_out_32),
        .out_feedback_valid_out_32(i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_out_feedback_valid_out_32),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist9_sync_together113_aunroll_x_in_c2_eni15_8_tpl_1(DELAY,140)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together113_aunroll_x_in_c2_eni15_8_tpl_1_q <= '0;
        end
        else
        begin
            redist9_sync_together113_aunroll_x_in_c2_eni15_8_tpl_1_q <= $unsigned(in_c2_eni15_8_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223(BLACKBOX,46)@2
    // out out_feedback_stall_out_32@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002r14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223 (
        .in_data_in(redist9_sync_together113_aunroll_x_in_c2_eni15_8_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_32(i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_out_feedback_out_32),
        .in_feedback_valid_in_32(i_llvm_fpga_push_i1_memdep_phi34_pop729_push32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_out_feedback_valid_out_32),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg14_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out),
        .out_feedback_stall_out_32(i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_feedback_stall_out_32),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem(DUALMEM,4508)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_outputreg0(DELAY,4507)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_inputreg0(DELAY,4518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem(DUALMEM,4520)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_outputreg0(DELAY,4519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_inputreg0(DELAY,4530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem(DUALMEM,4532)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_outputreg0(DELAY,4531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_inputreg0(DELAY,4542)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem(DUALMEM,4544)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_outputreg0(DELAY,4543)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_inputreg0(DELAY,4554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem(DUALMEM,4556)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_outputreg0(DELAY,4555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_inputreg0(DELAY,4566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem(DUALMEM,4568)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_outputreg0(DELAY,4567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_inputreg0(DELAY,4578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem(DUALMEM,4580)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_outputreg0(DELAY,4579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_inputreg0(DELAY,4590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem(DUALMEM,4592)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_outputreg0(DELAY,4591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_inputreg0(DELAY,4602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem(DUALMEM,4604)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_outputreg0(DELAY,4603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_inputreg0(DELAY,4614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem(DUALMEM,4616)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_outputreg0(DELAY,4615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_inputreg0(DELAY,4626)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem(DUALMEM,4628)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_outputreg0(DELAY,4627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_inputreg0(DELAY,4638)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem(DUALMEM,4640)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_outputreg0(DELAY,4639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_inputreg0(DELAY,4650)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem(DUALMEM,4652)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_outputreg0(DELAY,4651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_inputreg0(DELAY,4662)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem(DUALMEM,4664)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_outputreg0(DELAY,4663)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_inputreg0(DELAY,4674)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem(DUALMEM,4676)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_outputreg0(DELAY,4675)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_inputreg0(DELAY,4686)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem(DUALMEM,4688)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_outputreg0(DELAY,4687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_inputreg0(DELAY,4698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem(DUALMEM,4700)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_outputreg0(DELAY,4699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_inputreg0(DELAY,4710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem(DUALMEM,4712)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_outputreg0(DELAY,4711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_inputreg0(DELAY,4722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem(DUALMEM,4724)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_outputreg0(DELAY,4723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_inputreg0(DELAY,4734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem(DUALMEM,4736)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_outputreg0(DELAY,4735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_inputreg0(DELAY,4746)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem(DUALMEM,4748)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_outputreg0(DELAY,4747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_inputreg0(DELAY,4758)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem(DUALMEM,4760)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_outputreg0(DELAY,4759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_inputreg0(DELAY,4770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem(DUALMEM,4772)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_outputreg0(DELAY,4771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_inputreg0(DELAY,4782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr(REG,4522)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem(DUALMEM,4784)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_1_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_outputreg0(DELAY,4783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_inputreg0(DELAY,4794)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_wraddr(REG,4510)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem(DUALMEM,4795)
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_ia = $unsigned(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_inputreg0_q);
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_aa = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_wraddr_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_ab = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_0_rdcnt_q;
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_aa),
        .data_a(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_ab),
        .q_b(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_q = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_iq[0:0];

    // redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115(DELAY,168)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115 ( .xin(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_split_24_mem_q), .xout(redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable(LOGICAL,3918)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_nor(LOGICAL,4206)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_last(CONSTANT,3915)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp(LOGICAL,3916)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_b = {1'b0, redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_q};
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_q = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_last_q == redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_cmpReg(REG,4204)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_sticky_ena(REG,4207)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_enaAnd(LOGICAL,4208)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt(COUNTER,3913)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_nor(LOGICAL,4195)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_last(CONSTANT,3927)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp(LOGICAL,3928)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_b = {1'b0, redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q};
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_last_q == redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_cmpReg(REG,4193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_sticky_ena(REG,4196)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_enaAnd(LOGICAL,4197)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt(COUNTER,3925)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_nor(LOGICAL,4183)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_cmpReg(REG,4181)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_sticky_ena(REG,4184)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_enaAnd(LOGICAL,4185)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_nor(LOGICAL,4171)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_cmpReg(REG,4169)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_sticky_ena(REG,4172)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_enaAnd(LOGICAL,4173)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_nor(LOGICAL,4159)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_cmpReg(REG,4157)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_sticky_ena(REG,4160)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_enaAnd(LOGICAL,4161)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_nor(LOGICAL,4147)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_cmpReg(REG,4145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_sticky_ena(REG,4148)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_enaAnd(LOGICAL,4149)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_nor(LOGICAL,4135)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_cmpReg(REG,4133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_sticky_ena(REG,4136)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_enaAnd(LOGICAL,4137)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_nor(LOGICAL,4123)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_cmpReg(REG,4121)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_sticky_ena(REG,4124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_enaAnd(LOGICAL,4125)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_nor(LOGICAL,4111)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_cmpReg(REG,4109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_sticky_ena(REG,4112)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_enaAnd(LOGICAL,4113)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_nor(LOGICAL,4099)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_cmpReg(REG,4097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_sticky_ena(REG,4100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_enaAnd(LOGICAL,4101)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_nor(LOGICAL,4087)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_cmpReg(REG,4085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_sticky_ena(REG,4088)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_enaAnd(LOGICAL,4089)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_nor(LOGICAL,4075)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_cmpReg(REG,4073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_sticky_ena(REG,4076)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_enaAnd(LOGICAL,4077)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_nor(LOGICAL,4063)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_cmpReg(REG,4061)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_sticky_ena(REG,4064)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_enaAnd(LOGICAL,4065)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_nor(LOGICAL,4051)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_cmpReg(REG,4049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_sticky_ena(REG,4052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_enaAnd(LOGICAL,4053)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_nor(LOGICAL,4039)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_cmpReg(REG,4037)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_sticky_ena(REG,4040)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_enaAnd(LOGICAL,4041)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_nor(LOGICAL,4027)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_cmpReg(REG,4025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_sticky_ena(REG,4028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_enaAnd(LOGICAL,4029)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_nor(LOGICAL,4015)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_cmpReg(REG,4013)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_sticky_ena(REG,4016)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_enaAnd(LOGICAL,4017)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_nor(LOGICAL,4003)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_cmpReg(REG,4001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_sticky_ena(REG,4004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_enaAnd(LOGICAL,4005)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_nor(LOGICAL,3991)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_cmpReg(REG,3989)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_sticky_ena(REG,3992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_enaAnd(LOGICAL,3993)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_nor(LOGICAL,3979)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_cmpReg(REG,3977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_sticky_ena(REG,3980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_enaAnd(LOGICAL,3981)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_nor(LOGICAL,3967)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_cmpReg(REG,3965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_sticky_ena(REG,3968)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_enaAnd(LOGICAL,3969)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_nor(LOGICAL,3955)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_cmpReg(REG,3953)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_sticky_ena(REG,3956)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_enaAnd(LOGICAL,3957)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_nor(LOGICAL,3943)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_cmpReg(REG,3941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_sticky_ena(REG,3944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_enaAnd(LOGICAL,3945)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_nor(LOGICAL,3931)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmpReg(REG,3929)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_sticky_ena(REG,3932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_enaAnd(LOGICAL,3933)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_nor(LOGICAL,3919)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_nor_q = ~ (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_notEnable_q | redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_sticky_ena_q);

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmpReg(REG,3917)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_sticky_ena(REG,3920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_enaAnd(LOGICAL,3921)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_enaAnd_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg12(REG,107)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg13(REG,108)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222(BLACKBOX,62)@1117
    // out out_feedback_out_22@20000000
    // out out_feedback_valid_out_22@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003714cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222 (
        .in_data_in(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_q),
        .in_feedback_stall_in_22(i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_feedback_stall_out_22),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_data_out(),
        .out_feedback_out_22(i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_out_feedback_out_22),
        .out_feedback_valid_out_22(i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_out_feedback_valid_out_22),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist8_sync_together113_aunroll_x_in_c2_eni15_7_tpl_1(DELAY,139)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together113_aunroll_x_in_c2_eni15_7_tpl_1_q <= '0;
        end
        else
        begin
            redist8_sync_together113_aunroll_x_in_c2_eni15_7_tpl_1_q <= $unsigned(in_c2_eni15_7_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(BLACKBOX,48)@2
    // out out_feedback_stall_out_22@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002t14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221 (
        .in_data_in(redist8_sync_together113_aunroll_x_in_c2_eni15_7_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_22(i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_out_feedback_out_22),
        .in_feedback_valid_in_22(i_llvm_fpga_push_i1_memdep_phi39_pop923_push22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_out_feedback_valid_out_22),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out),
        .out_feedback_stall_out_22(i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_feedback_stall_out_22),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem(DUALMEM,3912)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_outputreg0(DELAY,3911)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_inputreg0(DELAY,3922)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem(DUALMEM,3924)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_outputreg0(DELAY,3923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_inputreg0(DELAY,3934)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem(DUALMEM,3936)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_outputreg0(DELAY,3935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_inputreg0(DELAY,3946)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem(DUALMEM,3948)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_outputreg0(DELAY,3947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_inputreg0(DELAY,3958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem(DUALMEM,3960)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_outputreg0(DELAY,3959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_inputreg0(DELAY,3970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem(DUALMEM,3972)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_outputreg0(DELAY,3971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_inputreg0(DELAY,3982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem(DUALMEM,3984)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_outputreg0(DELAY,3983)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_inputreg0(DELAY,3994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem(DUALMEM,3996)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_outputreg0(DELAY,3995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_inputreg0(DELAY,4006)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem(DUALMEM,4008)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_outputreg0(DELAY,4007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_inputreg0(DELAY,4018)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem(DUALMEM,4020)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_outputreg0(DELAY,4019)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_inputreg0(DELAY,4030)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem(DUALMEM,4032)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_outputreg0(DELAY,4031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_inputreg0(DELAY,4042)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem(DUALMEM,4044)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_outputreg0(DELAY,4043)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_inputreg0(DELAY,4054)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem(DUALMEM,4056)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_outputreg0(DELAY,4055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_inputreg0(DELAY,4066)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem(DUALMEM,4068)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_outputreg0(DELAY,4067)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_inputreg0(DELAY,4078)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem(DUALMEM,4080)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_outputreg0(DELAY,4079)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_inputreg0(DELAY,4090)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem(DUALMEM,4092)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_outputreg0(DELAY,4091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_inputreg0(DELAY,4102)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem(DUALMEM,4104)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_outputreg0(DELAY,4103)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_inputreg0(DELAY,4114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem(DUALMEM,4116)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_outputreg0(DELAY,4115)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_inputreg0(DELAY,4126)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem(DUALMEM,4128)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_outputreg0(DELAY,4127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_inputreg0(DELAY,4138)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem(DUALMEM,4140)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_outputreg0(DELAY,4139)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_inputreg0(DELAY,4150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem(DUALMEM,4152)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_outputreg0(DELAY,4151)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_inputreg0(DELAY,4162)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem(DUALMEM,4164)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_outputreg0(DELAY,4163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_inputreg0(DELAY,4174)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem(DUALMEM,4176)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_outputreg0(DELAY,4175)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_inputreg0(DELAY,4186)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr(REG,3926)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem(DUALMEM,4188)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_1_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_outputreg0(DELAY,4187)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_inputreg0(DELAY,4198)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_wraddr(REG,3914)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem(DUALMEM,4199)
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_ia = $unsigned(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_inputreg0_q);
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_aa = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_wraddr_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_ab = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_0_rdcnt_q;
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_aa),
        .data_a(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_ab),
        .q_b(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_q = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_iq[0:0];

    // redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115(DELAY,166)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115 ( .xin(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_split_24_mem_q), .xout(redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable(LOGICAL,3322)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_nor(LOGICAL,3610)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_last(CONSTANT,3319)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp(LOGICAL,3320)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_b = {1'b0, redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_q};
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_q = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_last_q == redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_cmpReg(REG,3608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_sticky_ena(REG,3611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_enaAnd(LOGICAL,3612)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt(COUNTER,3317)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_nor(LOGICAL,3599)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_last(CONSTANT,3331)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp(LOGICAL,3332)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_b = {1'b0, redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q};
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_last_q == redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_cmpReg(REG,3597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_sticky_ena(REG,3600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_enaAnd(LOGICAL,3601)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt(COUNTER,3329)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_nor(LOGICAL,3587)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_cmpReg(REG,3585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_sticky_ena(REG,3588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_enaAnd(LOGICAL,3589)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_nor(LOGICAL,3575)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_cmpReg(REG,3573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_sticky_ena(REG,3576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_enaAnd(LOGICAL,3577)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_nor(LOGICAL,3563)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_cmpReg(REG,3561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_sticky_ena(REG,3564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_enaAnd(LOGICAL,3565)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_nor(LOGICAL,3551)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_cmpReg(REG,3549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_sticky_ena(REG,3552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_enaAnd(LOGICAL,3553)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_nor(LOGICAL,3539)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_cmpReg(REG,3537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_sticky_ena(REG,3540)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_enaAnd(LOGICAL,3541)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_nor(LOGICAL,3527)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_cmpReg(REG,3525)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_sticky_ena(REG,3528)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_enaAnd(LOGICAL,3529)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_nor(LOGICAL,3515)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_cmpReg(REG,3513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_sticky_ena(REG,3516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_enaAnd(LOGICAL,3517)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_nor(LOGICAL,3503)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_cmpReg(REG,3501)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_sticky_ena(REG,3504)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_enaAnd(LOGICAL,3505)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_nor(LOGICAL,3491)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_cmpReg(REG,3489)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_sticky_ena(REG,3492)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_enaAnd(LOGICAL,3493)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_nor(LOGICAL,3479)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_cmpReg(REG,3477)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_sticky_ena(REG,3480)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_enaAnd(LOGICAL,3481)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_nor(LOGICAL,3467)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_cmpReg(REG,3465)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_sticky_ena(REG,3468)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_enaAnd(LOGICAL,3469)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_nor(LOGICAL,3455)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_cmpReg(REG,3453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_sticky_ena(REG,3456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_enaAnd(LOGICAL,3457)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_nor(LOGICAL,3443)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_cmpReg(REG,3441)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_sticky_ena(REG,3444)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_enaAnd(LOGICAL,3445)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_nor(LOGICAL,3431)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_cmpReg(REG,3429)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_sticky_ena(REG,3432)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_enaAnd(LOGICAL,3433)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_nor(LOGICAL,3419)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_cmpReg(REG,3417)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_sticky_ena(REG,3420)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_enaAnd(LOGICAL,3421)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_nor(LOGICAL,3407)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_cmpReg(REG,3405)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_sticky_ena(REG,3408)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_enaAnd(LOGICAL,3409)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_nor(LOGICAL,3395)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_cmpReg(REG,3393)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_sticky_ena(REG,3396)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_enaAnd(LOGICAL,3397)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_nor(LOGICAL,3383)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_cmpReg(REG,3381)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_sticky_ena(REG,3384)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_enaAnd(LOGICAL,3385)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_nor(LOGICAL,3371)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_cmpReg(REG,3369)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_sticky_ena(REG,3372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_enaAnd(LOGICAL,3373)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_nor(LOGICAL,3359)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_cmpReg(REG,3357)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_sticky_ena(REG,3360)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_enaAnd(LOGICAL,3361)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_nor(LOGICAL,3347)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_cmpReg(REG,3345)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_sticky_ena(REG,3348)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_enaAnd(LOGICAL,3349)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_nor(LOGICAL,3335)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmpReg(REG,3333)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_sticky_ena(REG,3336)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_enaAnd(LOGICAL,3337)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_nor(LOGICAL,3323)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_nor_q = ~ (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_notEnable_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_sticky_ena_q);

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmpReg(REG,3321)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_sticky_ena(REG,3324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_enaAnd(LOGICAL,3325)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_enaAnd_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg8(REG,103)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg9(REG,104)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BLACKBOX,64)@1117
    // out out_feedback_out_34@20000000
    // out out_feedback_valid_out_34@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003914cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215 (
        .in_data_in(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_q),
        .in_feedback_stall_in_34(i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_feedback_stall_out_34),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_data_out(),
        .out_feedback_out_34(i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_feedback_out_34),
        .out_feedback_valid_out_34(i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_feedback_valid_out_34),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist6_sync_together113_aunroll_x_in_c2_eni15_5_tpl_1(DELAY,137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_sync_together113_aunroll_x_in_c2_eni15_5_tpl_1_q <= '0;
        end
        else
        begin
            redist6_sync_together113_aunroll_x_in_c2_eni15_5_tpl_1_q <= $unsigned(in_c2_eni15_5_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214(BLACKBOX,50)@2
    // out out_feedback_stall_out_34@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002v14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214 (
        .in_data_in(redist6_sync_together113_aunroll_x_in_c2_eni15_5_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_34(i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_feedback_out_34),
        .in_feedback_valid_in_34(i_llvm_fpga_push_i1_memdep_phi57_pop1131_push34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_feedback_valid_out_34),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out),
        .out_feedback_stall_out_34(i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_feedback_stall_out_34),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem(DUALMEM,3316)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_outputreg0(DELAY,3315)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_inputreg0(DELAY,3326)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem(DUALMEM,3328)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_outputreg0(DELAY,3327)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_inputreg0(DELAY,3338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem(DUALMEM,3340)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_outputreg0(DELAY,3339)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_inputreg0(DELAY,3350)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem(DUALMEM,3352)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_outputreg0(DELAY,3351)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_inputreg0(DELAY,3362)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem(DUALMEM,3364)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_outputreg0(DELAY,3363)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_inputreg0(DELAY,3374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem(DUALMEM,3376)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_outputreg0(DELAY,3375)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_inputreg0(DELAY,3386)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem(DUALMEM,3388)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_outputreg0(DELAY,3387)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_inputreg0(DELAY,3398)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem(DUALMEM,3400)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_outputreg0(DELAY,3399)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_inputreg0(DELAY,3410)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem(DUALMEM,3412)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_outputreg0(DELAY,3411)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_inputreg0(DELAY,3422)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem(DUALMEM,3424)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_outputreg0(DELAY,3423)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_inputreg0(DELAY,3434)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem(DUALMEM,3436)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_outputreg0(DELAY,3435)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_inputreg0(DELAY,3446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem(DUALMEM,3448)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_outputreg0(DELAY,3447)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_inputreg0(DELAY,3458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem(DUALMEM,3460)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_outputreg0(DELAY,3459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_inputreg0(DELAY,3470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem(DUALMEM,3472)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_outputreg0(DELAY,3471)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_inputreg0(DELAY,3482)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem(DUALMEM,3484)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_outputreg0(DELAY,3483)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_inputreg0(DELAY,3494)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem(DUALMEM,3496)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_outputreg0(DELAY,3495)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_inputreg0(DELAY,3506)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem(DUALMEM,3508)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_outputreg0(DELAY,3507)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_inputreg0(DELAY,3518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem(DUALMEM,3520)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_outputreg0(DELAY,3519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_inputreg0(DELAY,3530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem(DUALMEM,3532)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_outputreg0(DELAY,3531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_inputreg0(DELAY,3542)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem(DUALMEM,3544)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_outputreg0(DELAY,3543)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_inputreg0(DELAY,3554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem(DUALMEM,3556)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_outputreg0(DELAY,3555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_inputreg0(DELAY,3566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem(DUALMEM,3568)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_outputreg0(DELAY,3567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_inputreg0(DELAY,3578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem(DUALMEM,3580)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_outputreg0(DELAY,3579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_inputreg0(DELAY,3590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr(REG,3330)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem(DUALMEM,3592)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_1_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_outputreg0(DELAY,3591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_inputreg0(DELAY,3602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_wraddr(REG,3318)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem(DUALMEM,3603)
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_ia = $unsigned(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_inputreg0_q);
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_aa = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_wraddr_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_ab = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_0_rdcnt_q;
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_aa),
        .data_a(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_ab),
        .q_b(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_iq[0:0];

    // redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115(DELAY,164)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115 ( .xin(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_split_24_mem_q), .xout(redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_15_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220(LOGICAL,80)@1117
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_15_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q = redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216(LOGICAL,78)@1117
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_q | redist33_i_llvm_fpga_pop_i1_memdep_phi57_pop1131_pop34_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_data_out_1115_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219(LOGICAL,79)@1117
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_q | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_10_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable(LOGICAL,2726)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_nor(LOGICAL,3014)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_last(CONSTANT,2723)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp(LOGICAL,2724)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_b = {1'b0, redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_q};
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_q = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_last_q == redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_cmpReg(REG,3012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_sticky_ena(REG,3015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_enaAnd(LOGICAL,3016)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt(COUNTER,2721)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_nor(LOGICAL,3003)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_last(CONSTANT,2735)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp(LOGICAL,2736)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_b = {1'b0, redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q};
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_last_q == redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_cmpReg(REG,3001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_sticky_ena(REG,3004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_enaAnd(LOGICAL,3005)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt(COUNTER,2733)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_nor(LOGICAL,2991)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_cmpReg(REG,2989)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_sticky_ena(REG,2992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_enaAnd(LOGICAL,2993)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_nor(LOGICAL,2979)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_cmpReg(REG,2977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_sticky_ena(REG,2980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_enaAnd(LOGICAL,2981)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_nor(LOGICAL,2967)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_cmpReg(REG,2965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_sticky_ena(REG,2968)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_enaAnd(LOGICAL,2969)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_nor(LOGICAL,2955)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_cmpReg(REG,2953)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_sticky_ena(REG,2956)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_enaAnd(LOGICAL,2957)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_nor(LOGICAL,2943)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_cmpReg(REG,2941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_sticky_ena(REG,2944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_enaAnd(LOGICAL,2945)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_nor(LOGICAL,2931)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_cmpReg(REG,2929)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_sticky_ena(REG,2932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_enaAnd(LOGICAL,2933)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_nor(LOGICAL,2919)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_cmpReg(REG,2917)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_sticky_ena(REG,2920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_enaAnd(LOGICAL,2921)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_nor(LOGICAL,2907)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_cmpReg(REG,2905)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_sticky_ena(REG,2908)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_enaAnd(LOGICAL,2909)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_nor(LOGICAL,2895)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_cmpReg(REG,2893)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_sticky_ena(REG,2896)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_enaAnd(LOGICAL,2897)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_nor(LOGICAL,2883)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_cmpReg(REG,2881)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_sticky_ena(REG,2884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_enaAnd(LOGICAL,2885)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_nor(LOGICAL,2871)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_cmpReg(REG,2869)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_sticky_ena(REG,2872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_enaAnd(LOGICAL,2873)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_nor(LOGICAL,2859)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_cmpReg(REG,2857)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_sticky_ena(REG,2860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_enaAnd(LOGICAL,2861)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_nor(LOGICAL,2847)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_cmpReg(REG,2845)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_sticky_ena(REG,2848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_enaAnd(LOGICAL,2849)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_nor(LOGICAL,2835)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_cmpReg(REG,2833)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_sticky_ena(REG,2836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_enaAnd(LOGICAL,2837)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_nor(LOGICAL,2823)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_cmpReg(REG,2821)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_sticky_ena(REG,2824)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_enaAnd(LOGICAL,2825)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_nor(LOGICAL,2811)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_cmpReg(REG,2809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_sticky_ena(REG,2812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_enaAnd(LOGICAL,2813)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_nor(LOGICAL,2799)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_cmpReg(REG,2797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_sticky_ena(REG,2800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_enaAnd(LOGICAL,2801)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_nor(LOGICAL,2787)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_cmpReg(REG,2785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_sticky_ena(REG,2788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_enaAnd(LOGICAL,2789)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_nor(LOGICAL,2775)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_cmpReg(REG,2773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_sticky_ena(REG,2776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_enaAnd(LOGICAL,2777)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_nor(LOGICAL,2763)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_cmpReg(REG,2761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_sticky_ena(REG,2764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_enaAnd(LOGICAL,2765)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_nor(LOGICAL,2751)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_cmpReg(REG,2749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_sticky_ena(REG,2752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_enaAnd(LOGICAL,2753)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_nor(LOGICAL,2739)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmpReg(REG,2737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_sticky_ena(REG,2740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_enaAnd(LOGICAL,2741)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_nor(LOGICAL,2727)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_nor_q = ~ (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_notEnable_q | redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_sticky_ena_q);

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmpReg(REG,2725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_sticky_ena(REG,2728)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_enaAnd(LOGICAL,2729)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_enaAnd_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg10(REG,105)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg11(REG,106)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218(BLACKBOX,66)@1117
    // out out_feedback_out_24@20000000
    // out out_feedback_valid_out_24@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003b14cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218 (
        .in_data_in(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_q),
        .in_feedback_stall_in_24(i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_feedback_stall_out_24),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_data_out(),
        .out_feedback_out_24(i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_feedback_out_24),
        .out_feedback_valid_out_24(i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_feedback_valid_out_24),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist7_sync_together113_aunroll_x_in_c2_eni15_6_tpl_1(DELAY,138)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together113_aunroll_x_in_c2_eni15_6_tpl_1_q <= '0;
        end
        else
        begin
            redist7_sync_together113_aunroll_x_in_c2_eni15_6_tpl_1_q <= $unsigned(in_c2_eni15_6_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217(BLACKBOX,52)@2
    // out out_feedback_stall_out_24@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002x14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217 (
        .in_data_in(redist7_sync_together113_aunroll_x_in_c2_eni15_6_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_24(i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_feedback_out_24),
        .in_feedback_valid_in_24(i_llvm_fpga_push_i1_memdep_phi61_pop1225_push24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_feedback_valid_out_24),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out),
        .out_feedback_stall_out_24(i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_feedback_stall_out_24),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem(DUALMEM,2720)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_outputreg0(DELAY,2719)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_inputreg0(DELAY,2730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem(DUALMEM,2732)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_outputreg0(DELAY,2731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_inputreg0(DELAY,2742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem(DUALMEM,2744)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_outputreg0(DELAY,2743)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_inputreg0(DELAY,2754)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem(DUALMEM,2756)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_outputreg0(DELAY,2755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_inputreg0(DELAY,2766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem(DUALMEM,2768)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_outputreg0(DELAY,2767)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_inputreg0(DELAY,2778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem(DUALMEM,2780)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_outputreg0(DELAY,2779)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_inputreg0(DELAY,2790)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem(DUALMEM,2792)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_outputreg0(DELAY,2791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_inputreg0(DELAY,2802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem(DUALMEM,2804)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_outputreg0(DELAY,2803)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_inputreg0(DELAY,2814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem(DUALMEM,2816)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_outputreg0(DELAY,2815)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_inputreg0(DELAY,2826)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem(DUALMEM,2828)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_outputreg0(DELAY,2827)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_inputreg0(DELAY,2838)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem(DUALMEM,2840)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_outputreg0(DELAY,2839)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_inputreg0(DELAY,2850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem(DUALMEM,2852)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_outputreg0(DELAY,2851)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_inputreg0(DELAY,2862)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem(DUALMEM,2864)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_outputreg0(DELAY,2863)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_inputreg0(DELAY,2874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem(DUALMEM,2876)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_outputreg0(DELAY,2875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_inputreg0(DELAY,2886)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem(DUALMEM,2888)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_outputreg0(DELAY,2887)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_inputreg0(DELAY,2898)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem(DUALMEM,2900)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_outputreg0(DELAY,2899)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_inputreg0(DELAY,2910)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem(DUALMEM,2912)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_outputreg0(DELAY,2911)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_inputreg0(DELAY,2922)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem(DUALMEM,2924)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_outputreg0(DELAY,2923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_inputreg0(DELAY,2934)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem(DUALMEM,2936)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_outputreg0(DELAY,2935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_inputreg0(DELAY,2946)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem(DUALMEM,2948)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_outputreg0(DELAY,2947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_inputreg0(DELAY,2958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem(DUALMEM,2960)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_outputreg0(DELAY,2959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_inputreg0(DELAY,2970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem(DUALMEM,2972)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_outputreg0(DELAY,2971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_inputreg0(DELAY,2982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem(DUALMEM,2984)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_outputreg0(DELAY,2983)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_inputreg0(DELAY,2994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr(REG,2734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem(DUALMEM,2996)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_1_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_outputreg0(DELAY,2995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_inputreg0(DELAY,3006)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_wraddr(REG,2722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem(DUALMEM,3007)
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_ia = $unsigned(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_inputreg0_q);
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_aa = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_wraddr_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_ab = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_0_rdcnt_q;
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_aa),
        .data_a(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_ab),
        .q_b(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_q = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_iq[0:0];

    // redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115(DELAY,162)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115 ( .xin(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_split_24_mem_q), .xout(redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable(LOGICAL,3620)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_nor(LOGICAL,3908)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_last(CONSTANT,3617)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp(LOGICAL,3618)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_b = {1'b0, redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_q};
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_q = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_last_q == redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_cmpReg(REG,3906)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_sticky_ena(REG,3909)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_enaAnd(LOGICAL,3910)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt(COUNTER,3615)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_nor(LOGICAL,3897)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_last(CONSTANT,3629)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp(LOGICAL,3630)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_b = {1'b0, redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q};
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_last_q == redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_cmpReg(REG,3895)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_sticky_ena(REG,3898)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_enaAnd(LOGICAL,3899)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt(COUNTER,3627)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_nor(LOGICAL,3885)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_cmpReg(REG,3883)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_sticky_ena(REG,3886)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_enaAnd(LOGICAL,3887)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_nor(LOGICAL,3873)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_cmpReg(REG,3871)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_sticky_ena(REG,3874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_enaAnd(LOGICAL,3875)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_nor(LOGICAL,3861)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_cmpReg(REG,3859)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_sticky_ena(REG,3862)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_enaAnd(LOGICAL,3863)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_nor(LOGICAL,3849)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_cmpReg(REG,3847)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_sticky_ena(REG,3850)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_enaAnd(LOGICAL,3851)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_nor(LOGICAL,3837)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_cmpReg(REG,3835)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_sticky_ena(REG,3838)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_enaAnd(LOGICAL,3839)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_nor(LOGICAL,3825)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_cmpReg(REG,3823)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_sticky_ena(REG,3826)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_enaAnd(LOGICAL,3827)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_nor(LOGICAL,3813)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_cmpReg(REG,3811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_sticky_ena(REG,3814)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_enaAnd(LOGICAL,3815)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_nor(LOGICAL,3801)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_cmpReg(REG,3799)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_sticky_ena(REG,3802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_enaAnd(LOGICAL,3803)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_nor(LOGICAL,3789)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_cmpReg(REG,3787)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_sticky_ena(REG,3790)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_enaAnd(LOGICAL,3791)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_nor(LOGICAL,3777)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_cmpReg(REG,3775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_sticky_ena(REG,3778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_enaAnd(LOGICAL,3779)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_nor(LOGICAL,3765)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_cmpReg(REG,3763)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_sticky_ena(REG,3766)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_enaAnd(LOGICAL,3767)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_nor(LOGICAL,3753)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_cmpReg(REG,3751)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_sticky_ena(REG,3754)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_enaAnd(LOGICAL,3755)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_nor(LOGICAL,3741)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_cmpReg(REG,3739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_sticky_ena(REG,3742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_enaAnd(LOGICAL,3743)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_nor(LOGICAL,3729)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_cmpReg(REG,3727)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_sticky_ena(REG,3730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_enaAnd(LOGICAL,3731)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_nor(LOGICAL,3717)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_cmpReg(REG,3715)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_sticky_ena(REG,3718)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_enaAnd(LOGICAL,3719)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_nor(LOGICAL,3705)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_cmpReg(REG,3703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_sticky_ena(REG,3706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_enaAnd(LOGICAL,3707)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_nor(LOGICAL,3693)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_cmpReg(REG,3691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_sticky_ena(REG,3694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_enaAnd(LOGICAL,3695)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_nor(LOGICAL,3681)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_cmpReg(REG,3679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_sticky_ena(REG,3682)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_enaAnd(LOGICAL,3683)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_nor(LOGICAL,3669)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_cmpReg(REG,3667)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_sticky_ena(REG,3670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_enaAnd(LOGICAL,3671)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_nor(LOGICAL,3657)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_cmpReg(REG,3655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_sticky_ena(REG,3658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_enaAnd(LOGICAL,3659)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_nor(LOGICAL,3645)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_cmpReg(REG,3643)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_sticky_ena(REG,3646)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_enaAnd(LOGICAL,3647)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_nor(LOGICAL,3633)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmpReg(REG,3631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_sticky_ena(REG,3634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_enaAnd(LOGICAL,3635)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_nor(LOGICAL,3621)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_nor_q = ~ (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_notEnable_q | redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_sticky_ena_q);

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmpReg(REG,3619)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_sticky_ena(REG,3622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_enaAnd(LOGICAL,3623)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_enaAnd_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg6(REG,101)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg7(REG,102)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213(BLACKBOX,63)@1117
    // out out_feedback_out_23@20000000
    // out out_feedback_valid_out_23@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003814cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213 (
        .in_data_in(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_q),
        .in_feedback_stall_in_23(i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_feedback_stall_out_23),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .out_data_out(),
        .out_feedback_out_23(i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_out_feedback_out_23),
        .out_feedback_valid_out_23(i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_out_feedback_valid_out_23),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist5_sync_together113_aunroll_x_in_c2_eni15_4_tpl_1(DELAY,136)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_sync_together113_aunroll_x_in_c2_eni15_4_tpl_1_q <= '0;
        end
        else
        begin
            redist5_sync_together113_aunroll_x_in_c2_eni15_4_tpl_1_q <= $unsigned(in_c2_eni15_4_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212(BLACKBOX,49)@2
    // out out_feedback_stall_out_23@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002u14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212 (
        .in_data_in(redist5_sync_together113_aunroll_x_in_c2_eni15_4_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_23(i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_out_feedback_out_23),
        .in_feedback_valid_in_23(i_llvm_fpga_push_i1_memdep_phi45_pop1024_push23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_out_feedback_valid_out_23),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out),
        .out_feedback_stall_out_23(i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_feedback_stall_out_23),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem(DUALMEM,3614)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_outputreg0(DELAY,3613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_inputreg0(DELAY,3624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem(DUALMEM,3626)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_outputreg0(DELAY,3625)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_inputreg0(DELAY,3636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem(DUALMEM,3638)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_outputreg0(DELAY,3637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_inputreg0(DELAY,3648)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem(DUALMEM,3650)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_outputreg0(DELAY,3649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_inputreg0(DELAY,3660)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem(DUALMEM,3662)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_outputreg0(DELAY,3661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_inputreg0(DELAY,3672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem(DUALMEM,3674)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_outputreg0(DELAY,3673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_inputreg0(DELAY,3684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem(DUALMEM,3686)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_outputreg0(DELAY,3685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_inputreg0(DELAY,3696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem(DUALMEM,3698)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_outputreg0(DELAY,3697)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_inputreg0(DELAY,3708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem(DUALMEM,3710)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_outputreg0(DELAY,3709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_inputreg0(DELAY,3720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem(DUALMEM,3722)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_outputreg0(DELAY,3721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_inputreg0(DELAY,3732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem(DUALMEM,3734)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_outputreg0(DELAY,3733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_inputreg0(DELAY,3744)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem(DUALMEM,3746)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_outputreg0(DELAY,3745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_inputreg0(DELAY,3756)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem(DUALMEM,3758)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_outputreg0(DELAY,3757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_inputreg0(DELAY,3768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem(DUALMEM,3770)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_outputreg0(DELAY,3769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_inputreg0(DELAY,3780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem(DUALMEM,3782)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_outputreg0(DELAY,3781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_inputreg0(DELAY,3792)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem(DUALMEM,3794)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_outputreg0(DELAY,3793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_inputreg0(DELAY,3804)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem(DUALMEM,3806)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_outputreg0(DELAY,3805)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_inputreg0(DELAY,3816)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem(DUALMEM,3818)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_outputreg0(DELAY,3817)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_inputreg0(DELAY,3828)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem(DUALMEM,3830)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_outputreg0(DELAY,3829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_inputreg0(DELAY,3840)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem(DUALMEM,3842)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_outputreg0(DELAY,3841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_inputreg0(DELAY,3852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem(DUALMEM,3854)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_outputreg0(DELAY,3853)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_inputreg0(DELAY,3864)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem(DUALMEM,3866)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_outputreg0(DELAY,3865)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_inputreg0(DELAY,3876)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem(DUALMEM,3878)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_outputreg0(DELAY,3877)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_inputreg0(DELAY,3888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr(REG,3628)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem(DUALMEM,3890)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_1_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_outputreg0(DELAY,3889)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_inputreg0(DELAY,3900)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_wraddr(REG,3616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem(DUALMEM,3901)
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_ia = $unsigned(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_inputreg0_q);
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_aa = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_wraddr_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_ab = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_0_rdcnt_q;
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_aa),
        .data_a(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_ab),
        .q_b(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_q = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_iq[0:0];

    // redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115(DELAY,165)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115 ( .xin(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_split_24_mem_q), .xout(redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable(LOGICAL,1664)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_nor(LOGICAL,1952)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_last(CONSTANT,1661)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp(LOGICAL,1662)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_b = {1'b0, redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_q};
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_q = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_last_q == redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_cmpReg(REG,1950)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_sticky_ena(REG,1953)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_enaAnd(LOGICAL,1954)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt(COUNTER,1659)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_nor(LOGICAL,1941)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_last(CONSTANT,1673)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp(LOGICAL,1674)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_b = {1'b0, redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q};
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_last_q == redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_cmpReg(REG,1939)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_sticky_ena(REG,1942)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_enaAnd(LOGICAL,1943)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt(COUNTER,1671)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_nor(LOGICAL,1929)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_cmpReg(REG,1927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_sticky_ena(REG,1930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_enaAnd(LOGICAL,1931)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_nor(LOGICAL,1917)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_cmpReg(REG,1915)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_sticky_ena(REG,1918)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_enaAnd(LOGICAL,1919)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_nor(LOGICAL,1905)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_cmpReg(REG,1903)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_sticky_ena(REG,1906)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_enaAnd(LOGICAL,1907)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_nor(LOGICAL,1893)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_cmpReg(REG,1891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_sticky_ena(REG,1894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_enaAnd(LOGICAL,1895)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_nor(LOGICAL,1881)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_cmpReg(REG,1879)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_sticky_ena(REG,1882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_enaAnd(LOGICAL,1883)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_nor(LOGICAL,1869)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_cmpReg(REG,1867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_sticky_ena(REG,1870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_enaAnd(LOGICAL,1871)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_nor(LOGICAL,1857)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_cmpReg(REG,1855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_sticky_ena(REG,1858)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_enaAnd(LOGICAL,1859)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_nor(LOGICAL,1845)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_cmpReg(REG,1843)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_sticky_ena(REG,1846)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_enaAnd(LOGICAL,1847)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_nor(LOGICAL,1833)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_cmpReg(REG,1831)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_sticky_ena(REG,1834)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_enaAnd(LOGICAL,1835)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_nor(LOGICAL,1821)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_cmpReg(REG,1819)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_sticky_ena(REG,1822)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_enaAnd(LOGICAL,1823)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_nor(LOGICAL,1809)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_cmpReg(REG,1807)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_sticky_ena(REG,1810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_enaAnd(LOGICAL,1811)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_nor(LOGICAL,1797)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_cmpReg(REG,1795)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_sticky_ena(REG,1798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_enaAnd(LOGICAL,1799)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_nor(LOGICAL,1785)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_cmpReg(REG,1783)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_sticky_ena(REG,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_enaAnd(LOGICAL,1787)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_nor(LOGICAL,1773)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_cmpReg(REG,1771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_sticky_ena(REG,1774)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_enaAnd(LOGICAL,1775)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_nor(LOGICAL,1761)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_cmpReg(REG,1759)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_sticky_ena(REG,1762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_enaAnd(LOGICAL,1763)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_nor(LOGICAL,1749)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_cmpReg(REG,1747)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_sticky_ena(REG,1750)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_enaAnd(LOGICAL,1751)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_nor(LOGICAL,1737)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_cmpReg(REG,1735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_sticky_ena(REG,1738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_enaAnd(LOGICAL,1739)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_nor(LOGICAL,1725)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_cmpReg(REG,1723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_sticky_ena(REG,1726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_enaAnd(LOGICAL,1727)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_nor(LOGICAL,1713)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_cmpReg(REG,1711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_sticky_ena(REG,1714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_enaAnd(LOGICAL,1715)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_nor(LOGICAL,1701)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_cmpReg(REG,1699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_sticky_ena(REG,1702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_enaAnd(LOGICAL,1703)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_nor(LOGICAL,1689)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_cmpReg(REG,1687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_sticky_ena(REG,1690)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_enaAnd(LOGICAL,1691)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_nor(LOGICAL,1677)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmpReg(REG,1675)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_sticky_ena(REG,1678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_enaAnd(LOGICAL,1679)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_nor(LOGICAL,1665)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_nor_q = ~ (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_notEnable_q | redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_sticky_ena_q);

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmpReg(REG,1663)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_sticky_ena(REG,1666)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_enaAnd(LOGICAL,1667)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_enaAnd_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg4(REG,99)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg5(REG,100)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211(BLACKBOX,70)@1117
    // out out_feedback_out_29@20000000
    // out out_feedback_valid_out_29@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003f14cles2_eulve289_220 thei_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211 (
        .in_data_in(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_q),
        .in_feedback_stall_in_29(i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_feedback_stall_out_29),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_data_out(),
        .out_feedback_out_29(i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_out_feedback_out_29),
        .out_feedback_valid_out_29(i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_out_feedback_valid_out_29),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist4_sync_together113_aunroll_x_in_c2_eni15_3_tpl_1(DELAY,135)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_sync_together113_aunroll_x_in_c2_eni15_3_tpl_1_q <= '0;
        end
        else
        begin
            redist4_sync_together113_aunroll_x_in_c2_eni15_3_tpl_1_q <= $unsigned(in_c2_eni15_3_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210(BLACKBOX,55)@2
    // out out_feedback_stall_out_29@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003014cles2_eulve289_220 thei_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210 (
        .in_data_in(redist4_sync_together113_aunroll_x_in_c2_eni15_3_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_29(i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_out_feedback_out_29),
        .in_feedback_valid_in_29(i_llvm_fpga_push_i1_push29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2211_out_feedback_valid_out_29),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_data_out(i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out),
        .out_feedback_stall_out_29(i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_feedback_stall_out_29),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem(DUALMEM,1658)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_outputreg0(DELAY,1657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_inputreg0(DELAY,1668)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem(DUALMEM,1670)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_outputreg0(DELAY,1669)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_inputreg0(DELAY,1680)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem(DUALMEM,1682)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_outputreg0(DELAY,1681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_inputreg0(DELAY,1692)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem(DUALMEM,1694)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_outputreg0(DELAY,1693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_inputreg0(DELAY,1704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem(DUALMEM,1706)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_outputreg0(DELAY,1705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_inputreg0(DELAY,1716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem(DUALMEM,1718)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_outputreg0(DELAY,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_inputreg0(DELAY,1728)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem(DUALMEM,1730)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_outputreg0(DELAY,1729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_inputreg0(DELAY,1740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem(DUALMEM,1742)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_outputreg0(DELAY,1741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_inputreg0(DELAY,1752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem(DUALMEM,1754)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_outputreg0(DELAY,1753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_inputreg0(DELAY,1764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem(DUALMEM,1766)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_outputreg0(DELAY,1765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_inputreg0(DELAY,1776)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem(DUALMEM,1778)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_outputreg0(DELAY,1777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_inputreg0(DELAY,1788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem(DUALMEM,1790)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_outputreg0(DELAY,1789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_inputreg0(DELAY,1800)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem(DUALMEM,1802)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_outputreg0(DELAY,1801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_inputreg0(DELAY,1812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem(DUALMEM,1814)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_outputreg0(DELAY,1813)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_inputreg0(DELAY,1824)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem(DUALMEM,1826)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_outputreg0(DELAY,1825)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_inputreg0(DELAY,1836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem(DUALMEM,1838)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_outputreg0(DELAY,1837)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_inputreg0(DELAY,1848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem(DUALMEM,1850)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_outputreg0(DELAY,1849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_inputreg0(DELAY,1860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem(DUALMEM,1862)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_outputreg0(DELAY,1861)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_inputreg0(DELAY,1872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem(DUALMEM,1874)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_outputreg0(DELAY,1873)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_inputreg0(DELAY,1884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem(DUALMEM,1886)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_outputreg0(DELAY,1885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_inputreg0(DELAY,1896)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem(DUALMEM,1898)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_outputreg0(DELAY,1897)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_inputreg0(DELAY,1908)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem(DUALMEM,1910)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_outputreg0(DELAY,1909)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_inputreg0(DELAY,1920)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem(DUALMEM,1922)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_outputreg0(DELAY,1921)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_inputreg0(DELAY,1932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr(REG,1672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem(DUALMEM,1934)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_1_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_outputreg0(DELAY,1933)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_inputreg0(DELAY,1944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_wraddr(REG,1660)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem(DUALMEM,1945)
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_ia = $unsigned(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_inputreg0_q);
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_aa = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_wraddr_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_ab = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_0_rdcnt_q;
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_aa),
        .data_a(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_ab),
        .q_b(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_q = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_iq[0:0];

    // redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115(DELAY,157)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115 ( .xin(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_split_24_mem_q), .xout(redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable(LOGICAL,3024)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_nor(LOGICAL,3312)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_last(CONSTANT,3021)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_last_q = $unsigned(6'b011101);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp(LOGICAL,3022)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_b = {1'b0, redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_q};
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_q = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_last_q == redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_cmpReg(REG,3310)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_sticky_ena(REG,3313)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_enaAnd(LOGICAL,3314)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt(COUNTER,3019)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i <= 5'd0;
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i == 5'd29)
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_eq == 1'b1)
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_i[4:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_nor(LOGICAL,3301)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_last(CONSTANT,3033)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_last_q = $unsigned(6'b011100);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp(LOGICAL,3034)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_b = {1'b0, redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q};
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_last_q == redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_b ? 1'b1 : 1'b0);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_cmpReg(REG,3299)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_sticky_ena(REG,3302)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_enaAnd(LOGICAL,3303)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt(COUNTER,3031)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i <= 5'd0;
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i == 5'd28)
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_eq <= 1'b0;
            end
            if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_eq == 1'b1)
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_i[4:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_nor(LOGICAL,3289)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_cmpReg(REG,3287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_sticky_ena(REG,3290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_enaAnd(LOGICAL,3291)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_nor(LOGICAL,3277)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_cmpReg(REG,3275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_sticky_ena(REG,3278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_enaAnd(LOGICAL,3279)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_nor(LOGICAL,3265)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_cmpReg(REG,3263)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_sticky_ena(REG,3266)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_enaAnd(LOGICAL,3267)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_nor(LOGICAL,3253)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_cmpReg(REG,3251)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_sticky_ena(REG,3254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_enaAnd(LOGICAL,3255)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_nor(LOGICAL,3241)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_cmpReg(REG,3239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_sticky_ena(REG,3242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_enaAnd(LOGICAL,3243)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_nor(LOGICAL,3229)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_cmpReg(REG,3227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_sticky_ena(REG,3230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_enaAnd(LOGICAL,3231)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_nor(LOGICAL,3217)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_cmpReg(REG,3215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_sticky_ena(REG,3218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_enaAnd(LOGICAL,3219)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_nor(LOGICAL,3205)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_cmpReg(REG,3203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_sticky_ena(REG,3206)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_enaAnd(LOGICAL,3207)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_nor(LOGICAL,3193)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_cmpReg(REG,3191)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_sticky_ena(REG,3194)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_enaAnd(LOGICAL,3195)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_nor(LOGICAL,3181)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_cmpReg(REG,3179)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_sticky_ena(REG,3182)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_enaAnd(LOGICAL,3183)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_nor(LOGICAL,3169)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_cmpReg(REG,3167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_sticky_ena(REG,3170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_enaAnd(LOGICAL,3171)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_nor(LOGICAL,3157)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_cmpReg(REG,3155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_sticky_ena(REG,3158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_enaAnd(LOGICAL,3159)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_nor(LOGICAL,3145)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_cmpReg(REG,3143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_sticky_ena(REG,3146)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_enaAnd(LOGICAL,3147)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_nor(LOGICAL,3133)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_cmpReg(REG,3131)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_sticky_ena(REG,3134)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_enaAnd(LOGICAL,3135)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_nor(LOGICAL,3121)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_cmpReg(REG,3119)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_sticky_ena(REG,3122)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_enaAnd(LOGICAL,3123)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_nor(LOGICAL,3109)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_cmpReg(REG,3107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_sticky_ena(REG,3110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_enaAnd(LOGICAL,3111)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_nor(LOGICAL,3097)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_cmpReg(REG,3095)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_sticky_ena(REG,3098)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_enaAnd(LOGICAL,3099)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_nor(LOGICAL,3085)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_cmpReg(REG,3083)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_sticky_ena(REG,3086)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_enaAnd(LOGICAL,3087)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_nor(LOGICAL,3073)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_cmpReg(REG,3071)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_sticky_ena(REG,3074)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_enaAnd(LOGICAL,3075)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_nor(LOGICAL,3061)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_cmpReg(REG,3059)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_sticky_ena(REG,3062)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_enaAnd(LOGICAL,3063)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_nor(LOGICAL,3049)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_cmpReg(REG,3047)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_sticky_ena(REG,3050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_enaAnd(LOGICAL,3051)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_nor(LOGICAL,3037)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmpReg(REG,3035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_sticky_ena(REG,3038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_enaAnd(LOGICAL,3039)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_sticky_ena_q & VCC_q;

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_nor(LOGICAL,3025)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_nor_q = ~ (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_notEnable_q | redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_sticky_ena_q);

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmpReg(REG,3023)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmpReg_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmp_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_sticky_ena(REG,3026)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_nor_q == 1'b1)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_sticky_ena_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_cmpReg_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_enaAnd(LOGICAL,3027)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_enaAnd_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_sticky_ena_q & VCC_q;

    // valid_fanout_reg2(REG,97)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg3(REG,98)@1116 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist17_sync_together113_aunroll_x_in_i_valid_1115_q);
        end
    end

    // i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BLACKBOX,65)@1117
    // out out_feedback_out_25@20000000
    // out out_feedback_valid_out_25@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28003a14cles2_eulve289_220 thei_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229 (
        .in_data_in(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_q),
        .in_feedback_stall_in_25(i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_feedback_stall_out_25),
        .in_keep_going(i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_data_out(),
        .out_feedback_out_25(i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_out_25),
        .out_feedback_valid_out_25(i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_valid_out_25),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist3_sync_together113_aunroll_x_in_c2_eni15_2_tpl_1(DELAY,134)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_sync_together113_aunroll_x_in_c2_eni15_2_tpl_1_q <= '0;
        end
        else
        begin
            redist3_sync_together113_aunroll_x_in_c2_eni15_2_tpl_1_q <= $unsigned(in_c2_eni15_2_tpl);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228(BLACKBOX,51)@2
    // out out_feedback_stall_out_25@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28002w14cles2_eulve289_220 thei_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228 (
        .in_data_in(redist3_sync_together113_aunroll_x_in_c2_eni15_2_tpl_1_q),
        .in_dir(redist0_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1_q),
        .in_feedback_in_25(i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_out_25),
        .in_feedback_valid_in_25(i_llvm_fpga_push_i1_memdep_phi61_or26_push25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_feedback_valid_out_25),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out),
        .out_feedback_stall_out_25(i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_feedback_stall_out_25),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem(DUALMEM,3018)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_ia = $unsigned(i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_outputreg0(DELAY,3017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_inputreg0(DELAY,3028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem(DUALMEM,3030)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_outputreg0(DELAY,3029)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_inputreg0(DELAY,3040)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem(DUALMEM,3042)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_outputreg0(DELAY,3041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_inputreg0(DELAY,3052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_2_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem(DUALMEM,3054)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_outputreg0(DELAY,3053)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_inputreg0(DELAY,3064)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_3_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem(DUALMEM,3066)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_outputreg0(DELAY,3065)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_inputreg0(DELAY,3076)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_4_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem(DUALMEM,3078)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_outputreg0(DELAY,3077)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_inputreg0(DELAY,3088)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_5_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem(DUALMEM,3090)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_outputreg0(DELAY,3089)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_inputreg0(DELAY,3100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_6_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem(DUALMEM,3102)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_outputreg0(DELAY,3101)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_inputreg0(DELAY,3112)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_7_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem(DUALMEM,3114)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_outputreg0(DELAY,3113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_inputreg0(DELAY,3124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_8_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem(DUALMEM,3126)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_outputreg0(DELAY,3125)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_inputreg0(DELAY,3136)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_9_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem(DUALMEM,3138)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_outputreg0(DELAY,3137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_inputreg0(DELAY,3148)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_10_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem(DUALMEM,3150)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_outputreg0(DELAY,3149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_inputreg0(DELAY,3160)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_11_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem(DUALMEM,3162)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_outputreg0(DELAY,3161)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_inputreg0(DELAY,3172)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_12_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem(DUALMEM,3174)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_outputreg0(DELAY,3173)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_inputreg0(DELAY,3184)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_13_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem(DUALMEM,3186)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_outputreg0(DELAY,3185)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_inputreg0(DELAY,3196)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_14_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem(DUALMEM,3198)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_outputreg0(DELAY,3197)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_inputreg0(DELAY,3208)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_15_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem(DUALMEM,3210)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_outputreg0(DELAY,3209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_inputreg0(DELAY,3220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_16_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem(DUALMEM,3222)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_outputreg0(DELAY,3221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_inputreg0(DELAY,3232)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_17_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem(DUALMEM,3234)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_outputreg0(DELAY,3233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_inputreg0(DELAY,3244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_18_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem(DUALMEM,3246)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_outputreg0(DELAY,3245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_inputreg0(DELAY,3256)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_19_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem(DUALMEM,3258)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_outputreg0(DELAY,3257)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_inputreg0(DELAY,3268)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_20_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem(DUALMEM,3270)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_outputreg0(DELAY,3269)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_inputreg0(DELAY,3280)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_21_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem(DUALMEM,3282)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_outputreg0(DELAY,3281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_inputreg0(DELAY,3292)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_22_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr(REG,3032)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem(DUALMEM,3294)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_1_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_outputreg0(DELAY,3293)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_outputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_outputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_mem_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_inputreg0(DELAY,3304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_inputreg0_q <= '0;
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_inputreg0_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_23_outputreg0_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_wraddr(REG,3020)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_wraddr_q <= $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_q);
        end
    end

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem(DUALMEM,3305)
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_ia = $unsigned(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_inputreg0_q);
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_aa = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_wraddr_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_ab = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_0_rdcnt_q;
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_dmem (
        .clocken1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_reset0),
        .clock1(clock),
        .address_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_aa),
        .data_a(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_ab),
        .q_b(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_q = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_iq[0:0];

    // redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115(DELAY,163)
    dspba_delay_ver #( .width(1), .depth(290), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115 ( .xin(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_split_24_mem_q), .xout(redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3(DELAY,169)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_0 <= '0;
            redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_1 <= '0;
            redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_q <= '0;
        end
        else
        begin
            redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_0 <= $unsigned(i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q);
            redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_1 <= redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_0;
            redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_q <= redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_delay_1;
        end
    end

    // sync_out_aunroll_x(GPOUT,93)@1117
    assign out_c2_exi17_0_tpl = GND_q;
    assign out_c2_exi17_1_tpl = redist38_i_first_cleanup_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_q_3_q;
    assign out_c2_exi17_2_tpl = i_llvm_fpga_pipeline_keep_going_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_data_out;
    assign out_c2_exi17_3_tpl = redist32_i_llvm_fpga_pop_i1_memdep_phi61_or26_pop25_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_228_out_data_out_1115_q;
    assign out_c2_exi17_4_tpl = redist26_i_llvm_fpga_pop_i1_pop29_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_out_data_out_1115_q;
    assign out_c2_exi17_5_tpl = redist34_i_llvm_fpga_pop_i1_memdep_phi45_pop1024_pop23_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_data_out_1115_q;
    assign out_c2_exi17_6_tpl = redist31_i_llvm_fpga_pop_i1_memdep_phi61_pop1225_pop24_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2217_out_data_out_1115_q;
    assign out_c2_exi17_7_tpl = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_11_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q;
    assign out_c2_exi17_8_tpl = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_22_15_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q;
    assign out_c2_exi17_9_tpl = redist35_i_llvm_fpga_pop_i1_memdep_phi39_pop923_pop22_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_data_out_1115_q;
    assign out_c2_exi17_10_tpl = redist37_i_llvm_fpga_pop_i1_memdep_phi34_pop729_pop32_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_out_data_out_1115_q;
    assign out_c2_exi17_11_tpl = redist36_i_llvm_fpga_pop_i1_memdep_phi38_pop830_pop33_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_data_out_1115_q;
    assign out_c2_exi17_12_tpl = redist22_i_masked_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2240_q_3_q;
    assign out_c2_exi17_13_tpl = i_llvm_fpga_pipeline_order_parent_loop_i1_reorder_parent_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2243_out_o_exit_outer_loop;
    assign out_c2_exi17_14_tpl = redist25_i_llvm_fpga_pop_i1_pop30_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2244_out_data_out_1115_q;
    assign out_c2_exi17_15_tpl = redist2_sync_together113_aunroll_x_in_c2_eni15_1_tpl_1116_q;
    assign out_c2_exi17_16_tpl = redist13_sync_together113_aunroll_x_in_c2_eni15_14_tpl_1116_mem_q;
    assign out_c2_exi17_17_tpl = redist14_sync_together113_aunroll_x_in_c2_eni15_15_tpl_1116_mem_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_2215 = GND_q;

endmodule
