#ifndef _host_h_hrt_
#define _host_h_hrt_

#include <hrt/api.h>
#include "input_system_system_hrtx.h"
#include "master_to_slave_hrt.h"
#include <sp2600_control_cell.h>

#include "workaround_input_syst_syst_cell_support.h"

/* Device properties: */
#define _hrt_device_host_property_NoDefaultResetGate 0x1
#define _hrt_device_host_property_MasterHost 0x1
#define _hrt_device_recorder_property_filename command_file_rec
#define _hrt_device_player_property_filename command_file
#define _hrt_device_input_system_csi3_memories_property_Implementation BlackBox
#define _hrt_device_input_system_csi3_logic_irq_dl_property_length 0x4
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_NrPrios 0x4
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_NrQueues 0x8
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_QueueSize 0x20
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_SidSize 0x6
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_PidSize 0x6
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_GapSize 0x0
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_MsgSize 0x14
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_TimSize 0x10
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_NrBlockQueues 0x0
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_BlockCntrSize 0x0
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_TrTimSize 0x10
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_TraceEntryDepth 0x4
#define _hrt_device_input_system_csi3_logic_evq_dummy_property_TraceDepth 0x10
#define _hrt_device_input_system_csi3_logic_csi_rx_property_PPIF_DW 0x7B
#define _hrt_device_input_system_csi3_logic_csi_rx_property_CIOS_MBS 0x1
#define _hrt_device_input_system_csi3_logic_csi_rx_property_CIOM_MBS 0x1
#define _hrt_device_input_system_csi3_logic_s2m_0_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_0_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_0_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_0_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_0_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_0_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_0_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_0_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_0_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_0_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_0_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_1_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_1_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_1_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_1_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_1_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_1_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_1_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_1_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_1_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_1_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_1_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_2_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_2_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_2_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_2_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_2_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_2_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_2_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_2_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_2_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_2_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_2_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_3_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_3_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_3_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_3_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_3_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_3_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_3_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_3_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_3_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_3_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_3_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_4_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_4_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_4_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_4_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_4_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_4_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_4_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_4_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_4_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_4_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_4_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_5_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_5_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_5_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_5_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_5_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_5_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_5_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_5_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_5_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_5_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_5_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_6_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_6_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_6_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_6_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_6_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_6_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_6_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_6_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_6_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_6_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_6_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_s2m_7_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_7_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_7_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_7_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi3_logic_s2m_7_property_Ppc 0x2
#define _hrt_device_input_system_csi3_logic_s2m_7_property_PixWidth 0x20
#define _hrt_device_input_system_csi3_logic_s2m_7_property_NofSids 0x8
#define _hrt_device_input_system_csi3_logic_s2m_7_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi3_logic_s2m_7_property_ModeSelect 0x3
#define _hrt_device_input_system_csi3_logic_s2m_7_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi3_logic_s2m_7_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_NativeCIOExt2DBlock 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_NativeCIOExtRAccept 0x1
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_NativeCIOExtSRMD 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_nr_sid_procs 0x10
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_nr_feeders 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_nr_irq_check_units 0x8
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_arbiter_resp_fifo_depth 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_str2mmio_has_passive_ack 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_dest_ack_fifo_depth 0x2
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_second_buff_ack_fifo_depth 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_str2mmio_ack_fifo_depth 0x2
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_cmd_fifo_depth 0x4
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_ack_fifo_depth 0x2
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_outstanding_cmds_s2m 0x4
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_units_p_ibuf_bits 0xB
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_units_p_dest_bits 0x15
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_units_p_line_bits 0x8
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_units_p_frame_bits 0x15
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_lines_p_frame_bits 0xE
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_max_lines_p_2dblock_bits 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_default_nr_dests 0x1
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_default_use_2nd_buffer 0x0
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_dma_max_macro_size_bits 0x7
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_eventque_sidpid_bits 0xC
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_eventque_sidpid_lsb 0x14
#define _hrt_device_input_system_csi3_logic_ibuf_ctrl_property_dest_aw 0x20
#define _hrt_device_input_system_csi2_logic_irq_dl_a_property_length 0x4
#define _hrt_device_input_system_csi2_logic_irq_dl_b_property_length 0x4
#define _hrt_device_input_system_csi2_logic_irq_dl_c_property_length 0x4
#define _hrt_device_input_system_csi2_logic_irq_dl_d_property_length 0x4
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_NrPrios 0x4
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_NrQueues 0x8
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_QueueSize 0x20
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_SidSize 0x6
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_PidSize 0x6
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_GapSize 0x0
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_MsgSize 0x14
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_TimSize 0x10
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_NrBlockQueues 0x0
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_BlockCntrSize 0x0
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_TrTimSize 0x10
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_TraceEntryDepth 0x4
#define _hrt_device_input_system_csi2_logic_evq_dummy_property_TraceDepth 0x10
#define _hrt_device_input_system_csi2_logic_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_csi2_logic_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_csi2_logic_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_csi2_logic_eqc_property_NrMaps 0x1
#define _hrt_device_input_system_csi2_logic_eqc_property_FIFODepth 0x4
#define _hrt_device_input_system_csi2_logic_eqc_property_RdTransCntr 0x8
#define _hrt_device_input_system_csi2_logic_eqc_property_TimSize 0x6
#define _hrt_device_input_system_csi2_logic_portconfig_property_NofLanesA 0x4
#define _hrt_device_input_system_csi2_logic_portconfig_property_NofLanesB 0x2
#define _hrt_device_input_system_csi2_logic_portconfig_property_NofLanesC 0x2
#define _hrt_device_input_system_csi2_logic_portconfig_property_NofLanesD 0x1
#define _hrt_device_input_system_csi2_logic_portconfig_property_NofAfeDlanes 0x6
#define _hrt_device_input_system_csi2_logic_portconfig_property_NofAfeClanes 0x4
#define _hrt_device_input_system_csi2_logic_csi_rx_a_property_NofLanes 0x4
#define _hrt_device_input_system_csi2_logic_csi_rx_a_property_ClkXFifoDepth 0x8
#define _hrt_device_input_system_csi2_logic_csi_rx_a_property_IncludeErrorHandling 0x1
#define _hrt_device_input_system_csi2_logic_csi_rx_b_property_NofLanes 0x2
#define _hrt_device_input_system_csi2_logic_csi_rx_b_property_ClkXFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_csi_rx_b_property_IncludeErrorHandling 0x1
#define _hrt_device_input_system_csi2_logic_csi_rx_c_property_NofLanes 0x2
#define _hrt_device_input_system_csi2_logic_csi_rx_c_property_ClkXFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_csi_rx_c_property_IncludeErrorHandling 0x1
#define _hrt_device_input_system_csi2_logic_csi_rx_d_property_NofLanes 0x1
#define _hrt_device_input_system_csi2_logic_csi_rx_d_property_ClkXFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_csi_rx_d_property_IncludeErrorHandling 0x1
#define _hrt_device_input_system_csi2_logic_s2m_a_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_a_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_a_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_a_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_a_property_Ppc 0x2
#define _hrt_device_input_system_csi2_logic_s2m_a_property_PixWidth 0x20
#define _hrt_device_input_system_csi2_logic_s2m_a_property_NofSids 0x8
#define _hrt_device_input_system_csi2_logic_s2m_a_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi2_logic_s2m_a_property_ModeSelect 0x2
#define _hrt_device_input_system_csi2_logic_s2m_a_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi2_logic_s2m_a_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi2_logic_s2m_b_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_b_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_b_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_b_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_b_property_Ppc 0x2
#define _hrt_device_input_system_csi2_logic_s2m_b_property_PixWidth 0x20
#define _hrt_device_input_system_csi2_logic_s2m_b_property_NofSids 0x4
#define _hrt_device_input_system_csi2_logic_s2m_b_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi2_logic_s2m_b_property_ModeSelect 0x2
#define _hrt_device_input_system_csi2_logic_s2m_b_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi2_logic_s2m_b_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi2_logic_s2m_c_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_c_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_c_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_c_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_c_property_Ppc 0x2
#define _hrt_device_input_system_csi2_logic_s2m_c_property_PixWidth 0x20
#define _hrt_device_input_system_csi2_logic_s2m_c_property_NofSids 0x4
#define _hrt_device_input_system_csi2_logic_s2m_c_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi2_logic_s2m_c_property_ModeSelect 0x2
#define _hrt_device_input_system_csi2_logic_s2m_c_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi2_logic_s2m_c_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi2_logic_s2m_d_property_InputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_d_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_d_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_d_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_csi2_logic_s2m_d_property_Ppc 0x2
#define _hrt_device_input_system_csi2_logic_s2m_d_property_PixWidth 0x20
#define _hrt_device_input_system_csi2_logic_s2m_d_property_NofSids 0x4
#define _hrt_device_input_system_csi2_logic_s2m_d_property_OutputVecWidth 0x200
#define _hrt_device_input_system_csi2_logic_s2m_d_property_ModeSelect 0x2
#define _hrt_device_input_system_csi2_logic_s2m_d_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_csi2_logic_s2m_d_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_NativeCIOExt2DBlock 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_NativeCIOExtRAccept 0x1
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_NativeCIOExtSRMD 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_nr_sid_procs 0x10
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_nr_feeders 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_nr_irq_check_units 0x8
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_arbiter_resp_fifo_depth 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_str2mmio_has_passive_ack 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_dest_ack_fifo_depth 0x2
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_second_buff_ack_fifo_depth 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_str2mmio_ack_fifo_depth 0x2
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_cmd_fifo_depth 0x4
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_ack_fifo_depth 0x2
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_outstanding_cmds_s2m 0x4
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_units_p_ibuf_bits 0xB
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_units_p_dest_bits 0x15
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_units_p_line_bits 0x8
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_units_p_frame_bits 0x15
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_lines_p_frame_bits 0xE
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_max_lines_p_2dblock_bits 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_default_nr_dests 0x1
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_default_use_2nd_buffer 0x0
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_dma_max_macro_size_bits 0x7
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_eventque_sidpid_bits 0xC
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_eventque_sidpid_lsb 0x14
#define _hrt_device_input_system_csi2_logic_ibuf_ctrl_property_dest_aw 0x20
#define _hrt_device_input_system_csi2_logic_pipe_sm_a_property_Width 0x3F
#define _hrt_device_input_system_csi2_logic_pipe_sm_b_property_Width 0x3F
#define _hrt_device_input_system_csi2_logic_pipe_sm_c_property_Width 0x3F
#define _hrt_device_input_system_csi2_logic_pipe_sm_d_property_Width 0x3F
#define _hrt_device_input_system_Csi_CIOSchield_logic_irq_dl_a_property_length 0x4
#define _hrt_device_input_system_Csi_CIOSchield_logic_irq_dl_b_property_length 0x4
#define _hrt_device_input_system_Csi_CIOSchield_logic_irq_dl_c_property_length 0x4
#define _hrt_device_input_system_Csi_CIOSchield_logic_irq_dl_d_property_length 0x4
#define _hrt_device_input_system_Csi_CIOSchield_logic_irq_dl_property_length 0x4
#define _hrt_device_input_system_Csi_CIOSchield_logic_t_en_csi2_dl_property_length 0x4
#define _hrt_device_input_system_Csi_CIOSchield_logic_t_en_csi3_dl_property_length 0x4
#define _hrt_device_input_system_is_a_memories_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_irq_dl_property_length 0x1
#define _hrt_device_input_system_is_a_logic_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_is_a_logic_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_is_a_logic_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_is_a_logic_eqc_property_NrMaps 0x4
#define _hrt_device_input_system_is_a_logic_eqc_property_FIFODepth 0x4
#define _hrt_device_input_system_is_a_logic_eqc_property_RdTransCntr 0x8
#define _hrt_device_input_system_is_a_logic_eqc_property_TimSize 0x6
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_NrPrios 0x4
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_NrQueues 0x8
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_QueueSize 0x20
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_SidSize 0x6
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_PidSize 0x6
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_GapSize 0x0
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_MsgSize 0x14
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_TimSize 0x10
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_NrBlockQueues 0x0
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_BlockCntrSize 0x0
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_TrTimSize 0x10
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_TraceEntryDepth 0x4
#define _hrt_device_input_system_is_a_logic_evq_dummy_property_TraceDepth 0x10
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_InputFifoDepth 0x8
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_Ppc 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_PixWidth 0x12
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_NofSids 0x1
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_OutputVecWidth 0x200
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_ModeSelect 0x0
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_is_a_logic_pixel_s2m0_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_InputFifoDepth 0x8
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_Ppc 0x4
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_PixWidth 0x12
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_NofSids 0x1
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_OutputVecWidth 0x200
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_ModeSelect 0x0
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_is_a_logic_pixel_s2m1_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_NativeCIOExt2DBlock 0x0
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_NativeCIOExtRAccept 0x1
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_NativeCIOExtSRMD 0x0
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_nr_sid_procs 0x4
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_nr_feeders 0x4
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_nr_irq_check_units 0x2
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_arbiter_resp_fifo_depth 0x0
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_str2mmio_has_passive_ack 0x0
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_dest_ack_fifo_depth 0x2
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_second_buff_ack_fifo_depth 0x0
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_str2mmio_ack_fifo_depth 0x2
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_cmd_fifo_depth 0x4
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_ack_fifo_depth 0x2
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_outstanding_cmds_s2m 0x4
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_units_p_ibuf_bits 0xB
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_units_p_dest_bits 0x15
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_units_p_line_bits 0x8
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_units_p_frame_bits 0x15
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_lines_p_frame_bits 0xE
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_max_lines_p_2dblock_bits 0x4
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_default_nr_dests 0x1
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_default_use_2nd_buffer 0x0
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_dma_max_macro_size_bits 0x7
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_eventque_sidpid_bits 0xC
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_eventque_sidpid_lsb 0x14
#define _hrt_device_input_system_is_a_logic_ibuf_ctrl_property_dest_aw 0x20
#define _hrt_device_input_system_is_a_logic_strmux0_property_EnableNullInput 0x0
#define _hrt_device_input_system_is_a_logic_strmux0_property_BlockingNullInput 0x0
#define _hrt_device_input_system_is_a_logic_strmux0_property_OutputFifoDepth 0x0
#define _hrt_device_input_system_is_a_logic_strmux1_property_EnableNullInput 0x0
#define _hrt_device_input_system_is_a_logic_strmux1_property_BlockingNullInput 0x0
#define _hrt_device_input_system_is_a_logic_strmux1_property_OutputFifoDepth 0x0
#define _hrt_device_input_system_is_a_logic_strdemux_property_EnableNullOutput 0x0
#define _hrt_device_input_system_is_a_logic_strdemux_property_BlockingNullOutput 0x0
#define _hrt_device_input_system_is_a_logic_strdemux_property_InputFifoDepth 0x0
#define _hrt_device_input_system_is_a_logic_pf_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_is_a_logic_pf_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_is_a_logic_pf_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_is_a_logic_pf_property_pix_width 0x12
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_NofLutEntries 0x1
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_NofSids 0x1
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_PixWidth 0x12
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_Ppc 0x4
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_PixDecPpc 0x2
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_IncludeErrorHandling 0x0
#define _hrt_device_input_system_is_a_logic_mipi_be0_property_ErrInfoWidth 0x0
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_NofLutEntries 0x1
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_NofSids 0x1
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_PixWidth 0x12
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_Ppc 0x4
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_PixDecPpc 0x2
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_IncludeErrorHandling 0x0
#define _hrt_device_input_system_is_a_logic_mipi_be1_property_ErrInfoWidth 0x0
#define _hrt_device_input_system_is_a_logic_cio2str_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_is_a_logic_cio2str_property_NativeCIORAccept 0x0
#define _hrt_device_input_system_is_a_logic_cio2str_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_is_a_logic_cio2str_property_Dbg_device_not_included 0x1
#define _hrt_device_input_system_is_a_logic_dma_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_is_a_logic_dma_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_is_a_logic_dma_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_is_a_logic_dma_property_RequestBanks 0x2
#define _hrt_device_input_system_is_a_logic_dma_property_Units 0x2
#define _hrt_device_input_system_is_a_logic_dma_property_UnitBanks 0x2
#define _hrt_device_input_system_is_a_logic_dma_property_Spans 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_SpanBanks 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_Terminals 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_TerminalBanks 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_Channels 0x2
#define _hrt_device_input_system_is_a_logic_dma_property_ChannelBanks 0x2
#define _hrt_device_input_system_is_a_logic_dma_property_MaxMacroSize 0x80
#define _hrt_device_input_system_is_a_logic_dma_property_MaxInstructionsPending 0x10
#define _hrt_device_input_system_is_a_logic_dma_property_MaxOperationsPending 0x100
#define _hrt_device_input_system_is_a_logic_dma_property_MaxUnitWidth 0x2000
#define _hrt_device_input_system_is_a_logic_dma_property_MaxUnitHeight 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_MaxSpanWidth 0x200
#define _hrt_device_input_system_is_a_logic_dma_property_MaxSpanHeight 0x2000
#define _hrt_device_input_system_is_a_logic_dma_property_MaxRegionWidth 0x4000
#define _hrt_device_input_system_is_a_logic_dma_property_MaxRegionHeight 0x2000
#define _hrt_device_input_system_is_a_logic_dma_property_MaxCompletedCount 0xF
#define _hrt_device_input_system_is_a_logic_dma_property_ElementInitDataBits 0x0
#define _hrt_device_input_system_is_a_logic_dma_property_GlobalSets 0x2
#define _hrt_device_input_system_is_a_logic_dma_property_MaxLinearBurstSize 0x2000
#define _hrt_device_input_system_is_a_logic_dma_property_MaxBlockWidth 0x2000
#define _hrt_device_input_system_is_a_logic_dma_property_MaxBlockHeight 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_MaxPaddingAmount 0x0
#define _hrt_device_input_system_is_a_logic_dma_property_InstructionQueueDepth 0x4
#define _hrt_device_input_system_is_a_logic_dma_property_CommandQueueDepth 0x8
#define _hrt_device_input_system_is_a_logic_dma_property_CompletionQueueDepth 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_memories_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmPifPixInConv_property__DW_IN 0x50
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmPifPixInConv_property__DW_OUT 0x48
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmPifPixInConv_property__PIX_ELEM_W 0x12
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_Fork_Adapter_property__FRST_FIFO_DEPTH 0x2
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_Fork_Adapter_property__SCND_FIFO_DEPTH 0x2
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_Fork_Adapter_property__THRD_FIFO_DEPTH 0x2
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_Fork_Adapter_property__FRTH_FIFO_DEPTH 0x2
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_FIXME_Conv_DPC_ISP_port_property__D_IN_WIDTH 0x80
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_FIXME_Conv_DPC_ISP_port_property__D_OUT_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_FIXME_Conv_DPC_ISP_port_property__PIX_WIDTH 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_FIXME_Conv_DPC_ISP_port_property__INTERLEAVE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmScalPifPixOutConv_property__DW_IN 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmScalPifPixOutConv_property__DW_OUT 0x48
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmScalPifPixOutConv_property__PIX_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_NonScaledMux_property_EnableNullInput 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_NonScaledMux_property_BlockingNullInput 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmPifPixOutConv_property__DW_IN 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmPifPixOutConv_property__DW_OUT 0x48
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_StrmPifPixOutConv_property__PIX_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_Prev_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ISP_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ISP_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ISP_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ISP_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ISP_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ISP_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_Acc_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_Acc_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_Acc_BB_property_Implementation BlackBox
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__PIXEL_IN_WIDTH 0x48
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__PIXEL_OUT_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__PIX_IN_ELEM_W 0x12
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_INL_property__HAS_FF_INL_PIXOUT_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_INL_property__HAS_FF_INL_LUT_SIZE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_INL_property__HAS_FF_INL_MAX_LUT_SLOPE 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_GBL_property__HAS_FF_GBL_PIX_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_PCLN_property__HAS_FF_PCLN_PIXOUT_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_PCLN_property__HAS_FF_PCLN_LUT_SIZE 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_PCLN_property__HAS_FF_PCLN_MAX_LUT_SLOPE 0xD
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__PIXEL_IN_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__PIXEL_OUT_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__PIX_IN_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LSC_property__HAS_FF_LSC_PIX_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__PIXEL_IN_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__PIXEL_OUT_WIDTH 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__PIX_IN_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWRG_property__IN_PIX_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWRG_property__PROC_PIX_PRECISION 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWRG_property__BLOCK_AVG_PRECISION 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__PIXEL_IN_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__PIXEL_OUT_WIDTH 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__PIX_IN_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AE_CCM_property__WB_GAIN_PREC 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AE_CCM_property__CCMY_GAIN_PREC 0x7
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AE_CCM_property__INPIXPRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AE_CCM_property__PROCPICPRECISION 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_WGHT_HIST_property__PROCPICPRECISION 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_WGHT_HIST_property__BINNUMLOG2 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_WGHT_HIST_property__BINCNTWIDTH 0x1C
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__PIXEL_IN_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__PIXEL_OUT_WIDTH 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__PIX_IN_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_property__HAS_FF_IN_PIX_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_property__HAS_FF_PROC_PIX_PRECISION 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__PIXEL_IN_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__PIXEL_OUT_WIDTH 0x80
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__PIX_IN_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_PIX_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPLUT_ROW_SIZE 0x80
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_PIXOUT_PRECISION 0xD
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_WEIGHT_BD 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_CFGUNIT_SLOPE_A_WIDTH 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_CFGUNIT_SLOPE_B_WIDTH 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_NOF_P 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_X_SCALE 0xA
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_X_OFFSET 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_X_RES 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_Y_RES 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_INVFAC_O_CLAMP 0x3F
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_NOF_P 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_X_SCALE 0xA
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_X_OFFSET 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_X_RES 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_Y_RES 0x9
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_LOCCON_O_CLAMP 0x100
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_NOF_P 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_X_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_X_OFFSET 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_X_RES 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_Y_RES 0x9
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_GDC_CFGUNIT_DELEST_O_CLAMP 0x100
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_NOF_P 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_X_SCALE 0x9
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_X_OFFSET 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_X_RES 0x7
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_Y_RES 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTNGH_O_CLAMP 0xFFFF
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_NOF_P 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_X_SCALE 0x9
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_X_OFFSET 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_X_RES 0x7
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_Y_RES 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_DSTMED_O_CLAMP 0xFFFF
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_NOF_P 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_X_SCALE 0x9
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_X_OFFSET 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_X_RES 0x7
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_Y_RES 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_RAWBND_O_CLAMP 0xFFFF
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_NOF_P 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_X_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_Y_SCALE 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_X_OFFSET 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_X_RES 0x7
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_Y_RES 0x9
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_A_SLOPE 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_CFGUNIT_FIXCFG_O_CLAMP 0x100
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_WEIGHT_BD 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_MAX_MASK_N 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_HDR_FACTOR_PREC 0xE
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_property__HAS_FF_GDDPC_DPC_HDR_FACTOR_1EQB 0x8
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__CMD_FIFO_DEPHT 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__PIXEL_IN_WIDTH 0x80
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__PIXEL_OUT_WIDTH 0x40
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__CFG_SET_WIDTH 0x3
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__SCALING 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__QUAD_INPUT 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__PIX_REP_SUP 0x0
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__DTAK_DW 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__PIX_IN_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_property__PIX_OUT_ELEM_W 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_AckConv_property__DW_IN 0x1
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_PIX_PRECISION 0x10
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_MAX_NUMERATOR 0x19
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_MAX_DENOMINATOR 0x20
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_MAX_NORM_SHIFT_VALUE 0xC
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_NORM_MUL_PRECISION 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_ADD_LB_PRECISION 0x4
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_FACTOR_PRECISION 0x6
#define _hrt_device_input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_property__HAS_FF_SCALER_BOX_MAX_SHIFT_TO_LB_VALUE 0x8
#define _hrt_device_input_system_unis_memories_property_Implementation BlackBox
#define _hrt_device_input_system_unis_logic_jtag2cio_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_jtag2cio_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_jtag2cio_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_BYPASS 0xF
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_SAMPLE 0x0
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_PRELOAD 0x1
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_EXTEST 0x2
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_IDCODE 0x3
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_PLD_CIOCMD 0x4
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_PLD_CIOADDR 0x5
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_PLD_CIOWDATA 0x6
#define _hrt_device_input_system_unis_logic_jtag2cio_property_ir_code_SPL_CIORDATA 0x7
#define _hrt_device_input_system_unis_logic_jtag2cio_property_use_tdo_tristate 0x0
#define _hrt_device_input_system_unis_logic_jtag2cio_property_use_tdo_active 0x0
#define _hrt_device_input_system_unis_logic_jtag2cio_property_UseDeviceId 0x1
#define _hrt_device_input_system_unis_logic_jtag2cio_property_DeviceManufacturerId 0x299
#define _hrt_device_input_system_unis_logic_jtag2cio_property_DevicePartNumber 0x4182
#define _hrt_device_input_system_unis_logic_jtag2cio_property_DeviceVersion 0x0
#define _hrt_device_input_system_unis_logic_trace_unit_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_trace_unit_property_NativeCIORAccept 0x0
#define _hrt_device_input_system_unis_logic_trace_unit_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_trace_unit_property_CioSlShield 0x1
#define _hrt_device_input_system_unis_logic_trace_unit_property_CioMtShield 0x1
#define _hrt_device_input_system_unis_logic_trace_unit_property_RegFileDepth 0x40
#define _hrt_device_input_system_unis_logic_trace_unit_property_MaxNofMonintors 0x4
#define _hrt_device_input_system_unis_logic_trace_unit_property_BUTCfgBarAddr 0xAAAAA
#define _hrt_device_input_system_unis_logic_trace_unit_property_BUTCfgTenAddr 0xBBBBB
#define _hrt_device_input_system_unis_logic_trace_unit_property_BUTCfgMenAddr 0xCCCCC
#define _hrt_device_input_system_unis_logic_trace_unit_property_NPKInfoValue 0x0
#define _hrt_device_input_system_unis_logic_trace_unit_property_BUTInfoValue 0x8
#define _hrt_device_input_system_unis_logic_trace_unit_property_DDRInfoValue 0xA
#define _hrt_device_input_system_unis_logic_trace_unit_property_HHTimerBitIndex 0xE
#define _hrt_device_input_system_unis_logic_trace_unit_property_HHTimerWidth 0x40
#define _hrt_device_input_system_unis_logic_pma_if_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_pma_if_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_pma_if_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_pma_if_property_drain_table_size 0x8
#define _hrt_device_input_system_unis_logic_pma_if_property_fillflush_table_size 0x8
#define _hrt_device_input_system_unis_logic_pma_if_property_timer_size 0x10
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_Dbg_device_not_included 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_Memory_read_latency 0x2
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_ShieldInput 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_ShieldOutput 0x0
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_UseLowPowerOutputShield 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_BSELWidth 0x1
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_Width 0x200
#define _hrt_device_input_system_unis_logic_mipi_buffer_property_Capacity 0x400
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_Dbg_device_not_included 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_Memory_read_latency 0x2
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_ShieldInput 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_ShieldOutput 0x0
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_UseLowPowerOutputShield 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_BSELWidth 0x1
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_Width 0x200
#define _hrt_device_input_system_unis_logic_pixel_buffer_property_Capacity 0x400
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt0_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt0_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt0_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt0_property_fifo_depth 0x8
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt0_property_fifo_shielded 0x1
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt0_property_fifo_rd_latency 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt1_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt1_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt1_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt1_property_fifo_depth 0x8
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt1_property_fifo_shielded 0x1
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt1_property_fifo_rd_latency 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt2_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt2_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt2_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt2_property_fifo_depth 0x8
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt2_property_fifo_shielded 0x1
#define _hrt_device_input_system_unis_logic_master_gate_ciogate_mt2_property_fifo_rd_latency 0x0
#define _hrt_device_input_system_unis_logic_master_gate_and3_property_Logic_type AND
#define _hrt_device_input_system_unis_logic_mipi_gen_irq_dl_property_length 0x1
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen0_property_DataWidth 0x4F
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen0_property_CntWidth 0x10
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen0_property_ErrorWidth 0xD
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen0_property_FifoDepth 0x3
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_InputFifoDepth 0x8
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_Ppc 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_PixWidth 0x20
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_NofSids 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_OutputVecWidth 0x200
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_ModeSelect 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m0_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen1_property_DataWidth 0x4F
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen1_property_CntWidth 0x10
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen1_property_ErrorWidth 0xD
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_pkt_gen1_property_FifoDepth 0x3
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_InputFifoDepth 0x8
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_OutputFifoDepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_CommandFifoDepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_AcknowledgeFifoDepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_Ppc 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_PixWidth 0x20
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_NofSids 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_OutputVecWidth 0x200
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_ModeSelect 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_EventqueSidpidBits 0xC
#define _hrt_device_input_system_unis_logic_mipi_gen_mipi_s2m1_property_EventqueSidpidLsb 0x14
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_NativeCIOExt2DBlock 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_NativeCIOExtRAccept 0x1
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_NativeCIOExtSRMD 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_nr_sid_procs 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_nr_feeders 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_nr_irq_check_units 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_arbiter_resp_fifo_depth 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_str2mmio_has_passive_ack 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_dest_ack_fifo_depth 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_second_buff_ack_fifo_depth 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_str2mmio_ack_fifo_depth 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_cmd_fifo_depth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_ack_fifo_depth 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_outstanding_cmds_s2m 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_units_p_ibuf_bits 0xB
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_units_p_dest_bits 0x15
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_units_p_line_bits 0x8
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_units_p_frame_bits 0x15
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_lines_p_frame_bits 0xE
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_max_lines_p_2dblock_bits 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_default_nr_dests 0x2
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_default_use_2nd_buffer 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_dma_max_macro_size_bits 0x7
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_eventque_sidpid_bits 0xC
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_eventque_sidpid_lsb 0x14
#define _hrt_device_input_system_unis_logic_mipi_gen_ibuf_ctrl_property_dest_aw 0x20
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_NrMaps 0x1
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_FIFODepth 0x4
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_RdTransCntr 0x8
#define _hrt_device_input_system_unis_logic_mipi_gen_eqc_property_TimSize 0x6
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_NrMaps 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_FIFODepth 0x4
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_RdTransCntr 0x8
#define _hrt_device_input_system_unis_logic_fw_dma_eqc_property_TimSize 0x6
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_RequestBanks 0x2
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_Units 0x10
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_UnitBanks 0x4
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_Spans 0x10
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_SpanBanks 0x4
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_Terminals 0x10
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_TerminalBanks 0x4
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_Channels 0x10
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_ChannelBanks 0x4
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxMacroSize 0x80
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxInstructionsPending 0x2
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxOperationsPending 0x100
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxUnitWidth 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxUnitHeight 0x40
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxSpanWidth 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxSpanHeight 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxRegionWidth 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxRegionHeight 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxCompletedCount 0x7
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_ElementInitDataBits 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_GlobalSets 0x2
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxLinearBurstSize 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxBlockWidth 0x2000
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxBlockHeight 0x1
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_MaxPaddingAmount 0x10
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_InstructionQueueDepth 0x4
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_CommandQueueDepth 0x8
#define _hrt_device_input_system_unis_logic_fw_dma_dma_property_CompletionQueueDepth 0x4
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_NrMaps 0x1
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_FIFODepth 0x4
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_RdTransCntr 0x8
#define _hrt_device_input_system_unis_logic_dma_ext0_eqc_property_TimSize 0x6
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_RequestBanks 0x8
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_Units 0x20
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_UnitBanks 0x8
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_Spans 0x40
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_SpanBanks 0x10
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_Terminals 0x40
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_TerminalBanks 0x10
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_Channels 0x20
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_ChannelBanks 0x8
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxMacroSize 0x80
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxInstructionsPending 0x10
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxOperationsPending 0x100
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxUnitWidth 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxUnitHeight 0x4
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxSpanWidth 0x200
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxSpanHeight 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxRegionWidth 0x4000
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxRegionHeight 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxCompletedCount 0xF
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_ElementInitDataBits 0x1
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_GlobalSets 0x2
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxLinearBurstSize 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxBlockWidth 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxBlockHeight 0x4
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_MaxPaddingAmount 0x1F
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_InstructionQueueDepth 0x4
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_CommandQueueDepth 0x8
#define _hrt_device_input_system_unis_logic_dma_ext0_dma_property_CompletionQueueDepth 0x4
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_NrMaps 0x1
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_FIFODepth 0x4
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_RdTransCntr 0x8
#define _hrt_device_input_system_unis_logic_dma_ext1_eqc_property_TimSize 0x6
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_RequestBanks 0x10
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_Units 0x20
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_UnitBanks 0x10
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_Spans 0x40
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_SpanBanks 0x20
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_Terminals 0x40
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_TerminalBanks 0x20
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_Channels 0x20
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_ChannelBanks 0x10
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxMacroSize 0x80
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxInstructionsPending 0x10
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxOperationsPending 0x100
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxUnitWidth 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxUnitHeight 0x4
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxSpanWidth 0x200
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxSpanHeight 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxRegionWidth 0x4000
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxRegionHeight 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxCompletedCount 0xF
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_ElementInitDataBits 0x1
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_GlobalSets 0x2
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxLinearBurstSize 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxBlockWidth 0x2000
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxBlockHeight 0x4
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_MaxPaddingAmount 0x1F
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_InstructionQueueDepth 0x4
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_CommandQueueDepth 0x8
#define _hrt_device_input_system_unis_logic_dma_ext1_dma_property_CompletionQueueDepth 0x4
#define _hrt_device_input_system_unis_logic_mmu_at_system_cioswitch_fw_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_cioswitch_fw_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_cioswitch_fw_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_at0_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_mmu_at_system_at0_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_at0_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_at0_property_PageBytes 0x1000
#define _hrt_device_input_system_unis_logic_mmu_at_system_at0_property_page_numbers_iso_page_addresses 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_TLBSets 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_TLBSetBlocks 0x80
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_TLBBlockElements 0x8
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_PageTablesStorePageNumbersOnly 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_PageTableLevels 0x2
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_PageBytes 0x1000
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_PhysAddrBits 0x27
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu0_property_TLBUseSSAMemory 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_sync_at_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_sync_at_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_sync_at_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_ish_at_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_ish_at_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_ish_at_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_ish_at_property_info_ba_start 0xA
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_ish_at_property_ba_a_size 0x27
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_ish_at_property_ba_b_size 0x27
#define _hrt_device_input_system_unis_logic_mmu_at_system_at1_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_mmu_at_system_at1_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_at1_property_NativeCIO2DBlock 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_at1_property_PageBytes 0x1000
#define _hrt_device_input_system_unis_logic_mmu_at_system_at1_property_page_numbers_iso_page_addresses 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_TLBSets 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_TLBSetBlocks 0x80
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_TLBBlockElements 0x8
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_PageTablesStorePageNumbersOnly 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_PageTableLevels 0x2
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_PageBytes 0x1000
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_PhysAddrBits 0x27
#define _hrt_device_input_system_unis_logic_mmu_at_system_mmu1_property_TLBUseSSAMemory 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_at_property_NativeCIORAccept 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_at_property_NativeCIOSRMD 0x1
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_at_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_mmu_at_system_imr_at_property_ba_size 0x27
#define _hrt_device_input_system_unis_logic_sp_control_tile_trace_en_dl_property_length 0x1
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_NrPrios 0x4
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_NrQueues 0x8
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_QueueSize 0x20
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_SidSize 0x6
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_PidSize 0x6
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_GapSize 0x0
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_MsgSize 0x14
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_TimSize 0x10
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_NrBlockQueues 0x0
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_BlockCntrSize 0x0
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_TrTimSize 0x10
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_TraceEntryDepth 0x4
#define _hrt_device_input_system_unis_logic_sp_control_tile_evq_property_TraceDepth 0x10
#define _hrt_device_input_system_unis_logic_sp_control_tile_sp_property_NativeCIO2DBlock 0x0
#define _hrt_device_input_system_unis_logic_sp_control_tile_sp_property_NativeCIORAccept 0x0
#define _hrt_device_input_system_unis_logic_sp_control_tile_sp_property_NativeCIOSRMD 0x0
#define _hrt_device_input_system_unis_logic_sp_control_tile_sp_property_NoDefaultResetGate 0x1
#define _hrt_device_input_system_unis_logic_sp_control_tile_sp_property_SlvDeviceReadLatency 0x2
#define _hrt_device_input_system_unis_logic_sp_control_tile_irq_dl_property_length 0x1
#define _hrt_device_testbench_master_rec0_property_NativeCIOSRMD 0x0
#define _hrt_device_testbench_master_rec0_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_master_rec0_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_master_rec0_property_filename css_mt0_cmd_file
#define _hrt_device_testbench_master_rec0_property_IsNotHostRecorder 0x1
#define _hrt_device_testbench_master_rec1_property_NativeCIOSRMD 0x0
#define _hrt_device_testbench_master_rec1_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_master_rec1_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_master_rec1_property_filename css_mt1_cmd_file
#define _hrt_device_testbench_master_rec1_property_IsNotHostRecorder 0x1
#define _hrt_device_testbench_master_rec2_property_NativeCIOSRMD 0x0
#define _hrt_device_testbench_master_rec2_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_master_rec2_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_master_rec2_property_filename css_mt2_cmd_file
#define _hrt_device_testbench_master_rec2_property_IsNotHostRecorder 0x1
#define _hrt_device_testbench_ddr_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_ddr_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_ddr_property_NativeCIOSRMD 0x1
#define _hrt_device_testbench_ddr_property_Dbg_device_not_included 0x1
#define _hrt_device_testbench_ddr_property_Width 0x200
#define _hrt_device_testbench_ddr_property_Capacity 0x100000
#define _hrt_device_testbench_imr_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_imr_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_imr_property_NativeCIOSRMD 0x1
#define _hrt_device_testbench_imr_property_Dbg_device_not_included 0x1
#define _hrt_device_testbench_imr_property_Width 0x200
#define _hrt_device_testbench_imr_property_Capacity 0x100000
#define _hrt_device_jtag_bfm0_recorder_property_filename command_file_jtag_rec
#define _hrt_device_jtag_bfm0_player_property_filename command_file_jtag
#define _hrt_device_tx_csi2_cl_tx_csi2_property_NofLanesA 0x4
#define _hrt_device_tx_csi2_cl_tx_csi2_property_NofLanesB 0x2
#define _hrt_device_tx_csi2_cl_tx_csi2_property_NofLanesC 0x2
#define _hrt_device_tx_csi2_cl_tx_csi2_property_NofLanesD 0x1
#define _hrt_device_tx_csi2_cl_tx_csi2_property_NofAfeDlanes 0x6
#define _hrt_device_tx_csi2_cl_tx_csi2_property_NofAfeClanes 0x4


/* Cell initialization support: */
#define hrt_cell_init_input_system_unis_logic_sp_control_tile_sp()\
{\
}

#define hrt_system_init()\
{\
  hrt_cell_init_input_system_unis_logic_sp_control_tile_sp()\
}

/* System Memory support: */
#define input_system_unis_logic_mipi_buffer_size 0x10000
#define input_system_unis_logic_pixel_buffer_size 0x10000
#define testbench_ddr_size 0x4000000
#define testbench_imr_size 0x4000000
/* Bus support: */
#define gpregs_slv_in_error_message "slave port gpregs_slv_in is not connected to the bus"
#define gpregs_slv_in_master_port_address 0xFFFFFFFF
#define host_op0_data_width 0x20
#define recorder_sl_error_message "slave port recorder_sl is not connected to the bus"
#define recorder_sl_master_port_address 0xFFFFFFFF
#define recorder_mt_data_width 0x20
#define player_mt_data_width 0x20
#define gpregs_cl_gpreg_slv_in_error_message "slave port gpregs_cl_gpreg_slv_in is not connected to the bus"
#define gpregs_cl_gpreg_slv_in_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_gpreg_slv_in_error_message NULL
#define input_system_csi3_logic_gpreg_slv_in_master_port_address 0x6F200
#define input_system_csi3_logic_evq_dummy_s_ip_error_message "slave port input_system_csi3_logic_evq_dummy_s_ip is not connected to the bus"
#define input_system_csi3_logic_evq_dummy_s_ip_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_evq_dummy_s_op_error_message "slave port input_system_csi3_logic_evq_dummy_s_op is not connected to the bus"
#define input_system_csi3_logic_evq_dummy_s_op_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_evq_dummy_m_tp_data_width 0x40
#define input_system_csi3_logic_csi_rx_cios_error_message NULL
#define input_system_csi3_logic_csi_rx_cios_master_port_address 0x68000
#define input_system_csi3_logic_csi_rx_ciom_data_width 0x20
#define input_system_csi3_logic_s2m_0_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_0_sl_in_master_port_address 0x6F300
#define input_system_csi3_logic_s2m_0_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_0_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_1_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_1_sl_in_master_port_address 0x6F400
#define input_system_csi3_logic_s2m_1_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_1_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_2_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_2_sl_in_master_port_address 0x6F500
#define input_system_csi3_logic_s2m_2_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_2_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_3_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_3_sl_in_master_port_address 0x6F600
#define input_system_csi3_logic_s2m_3_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_3_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_4_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_4_sl_in_master_port_address 0x6F700
#define input_system_csi3_logic_s2m_4_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_4_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_5_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_5_sl_in_master_port_address 0x6F800
#define input_system_csi3_logic_s2m_5_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_5_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_6_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_6_sl_in_master_port_address 0x6F900
#define input_system_csi3_logic_s2m_6_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_6_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_s2m_7_sl_in_error_message NULL
#define input_system_csi3_logic_s2m_7_sl_in_master_port_address 0x6FA00
#define input_system_csi3_logic_s2m_7_mt_out_data_width 0x200
#define input_system_csi3_logic_s2m_7_ack_mt_out_data_width 0x20
#define input_system_csi3_logic_ibuf_ctrl_sl_error_message NULL
#define input_system_csi3_logic_ibuf_ctrl_sl_master_port_address 0x6C000
#define input_system_csi3_logic_ibuf_ctrl_mt_data_width 0x20
#define input_system_csi3_logic_irq_ctrl_slv_in_error_message NULL
#define input_system_csi3_logic_irq_ctrl_slv_in_master_port_address 0x6FB00
#define input_system_csi3_logic_ctrl_bus_b0_slv_ctrl0_error_message "slave port input_system_csi3_logic_ctrl_bus_b0_slv_ctrl0 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b0_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b0_slv_ctrl1_error_message "slave port input_system_csi3_logic_ctrl_bus_b0_slv_ctrl1 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b0_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b0_mt0_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_b0_mt1_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl0_error_message "slave port input_system_csi3_logic_ctrl_bus_b1_slv_ctrl0 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl1_error_message "slave port input_system_csi3_logic_ctrl_bus_b1_slv_ctrl1 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl2_error_message "slave port input_system_csi3_logic_ctrl_bus_b1_slv_ctrl2 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl2_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl3_error_message "slave port input_system_csi3_logic_ctrl_bus_b1_slv_ctrl3 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b1_slv_ctrl3_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b1_mt0_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_b1_mt1_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl0_error_message "slave port input_system_csi3_logic_ctrl_bus_b2_slv_ctrl0 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl1_error_message "slave port input_system_csi3_logic_ctrl_bus_b2_slv_ctrl1 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl2_error_message "slave port input_system_csi3_logic_ctrl_bus_b2_slv_ctrl2 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl2_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl3_error_message "slave port input_system_csi3_logic_ctrl_bus_b2_slv_ctrl3 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_b2_slv_ctrl3_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_b2_mt0_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_b2_mt1_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv0_error_message NULL
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv0_master_port_address 0x68000
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv1_error_message "slave port input_system_csi3_logic_ctrl_bus_bus0_a_slv1 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv2_error_message "slave port input_system_csi3_logic_ctrl_bus_bus0_a_slv2 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv2_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv3_error_message "slave port input_system_csi3_logic_ctrl_bus_bus0_a_slv3 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_bus0_a_slv3_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_bus0_a_mt_rx_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus0_a_mt_ibuf_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus0_a_mt_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus0_b_slv0_error_message "slave port input_system_csi3_logic_ctrl_bus_bus0_b_slv0 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_bus0_b_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_bus0_b_slv1_error_message "slave port input_system_csi3_logic_ctrl_bus_bus0_b_slv1 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_bus0_b_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_bus0_b_slv2_error_message "slave port input_system_csi3_logic_ctrl_bus_bus0_b_slv2 is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_bus0_b_slv2_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_bus0_b_mt_ctrl_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_slv_error_message NULL
#define input_system_csi3_logic_ctrl_bus_bus1_slv_master_port_address 0x6F200
#define input_system_csi3_logic_ctrl_bus_bus1_mt_gpreg_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_0_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_1_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_2_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_3_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_4_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_5_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_6_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_s2m_7_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_bus1_mt_irq_ctrl_data_width 0x20
#define input_system_csi3_logic_mipi_bus_b0_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b0_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b0_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b0_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b0_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b0_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b0_mt_data_width 0x80
#define input_system_csi3_logic_mipi_bus_b1_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b1_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b1_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b1_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b1_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b1_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b1_mt_data_width 0x80
#define input_system_csi3_logic_mipi_bus_b2_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b2_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b2_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b2_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b2_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b2_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b2_mt_data_width 0x80
#define input_system_csi3_logic_mipi_bus_b3_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b3_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b3_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b3_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b3_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b3_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b3_mt_data_width 0x80
#define input_system_csi3_logic_mipi_bus_b4_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b4_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b4_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b4_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b4_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b4_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b4_mt_data_width 0x80
#define input_system_csi3_logic_mipi_bus_b5_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b5_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b5_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b5_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b5_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b5_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b5_mt_data_width 0x80
#define input_system_csi3_logic_mipi_bus_b6_slv0_error_message "slave port input_system_csi3_logic_mipi_bus_b6_slv0 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b6_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b6_slv1_error_message "slave port input_system_csi3_logic_mipi_bus_b6_slv1 is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_b6_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_b6_mt_data_width 0x80
#define input_system_csi2_logic_gpreg_slv_in_error_message NULL
#define input_system_csi2_logic_gpreg_slv_in_master_port_address 0x67800
#define input_system_csi2_logic_evq_dummy_s_ip_error_message NULL
#define input_system_csi2_logic_evq_dummy_s_ip_master_port_address 0x67A00
#define input_system_csi2_logic_evq_dummy_s_op_error_message NULL
#define input_system_csi2_logic_evq_dummy_s_op_master_port_address 0x67B00
#define input_system_csi2_logic_evq_dummy_m_tp_data_width 0x40
#define input_system_csi2_logic_eqc_sp0_error_message "slave port input_system_csi2_logic_eqc_sp0 is not connected to the bus"
#define input_system_csi2_logic_eqc_sp0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_eqc_sp1_error_message NULL
#define input_system_csi2_logic_eqc_sp1_master_port_address 0x67900
#define input_system_csi2_logic_eqc_mp0_data_width 0x20
#define input_system_csi2_logic_csi_rx_a_ctrl_rx_error_message NULL
#define input_system_csi2_logic_csi_rx_a_ctrl_rx_master_port_address 0x64000
#define input_system_csi2_logic_csi_rx_b_ctrl_rx_error_message NULL
#define input_system_csi2_logic_csi_rx_b_ctrl_rx_master_port_address 0x65000
#define input_system_csi2_logic_csi_rx_c_ctrl_rx_error_message NULL
#define input_system_csi2_logic_csi_rx_c_ctrl_rx_master_port_address 0x66000
#define input_system_csi2_logic_csi_rx_d_ctrl_rx_error_message NULL
#define input_system_csi2_logic_csi_rx_d_ctrl_rx_master_port_address 0x67000
#define input_system_csi2_logic_s2m_a_sl_in_error_message NULL
#define input_system_csi2_logic_s2m_a_sl_in_master_port_address 0x64100
#define input_system_csi2_logic_s2m_a_mt_out_data_width 0x200
#define input_system_csi2_logic_s2m_a_ack_mt_out_data_width 0x20
#define input_system_csi2_logic_s2m_b_sl_in_error_message NULL
#define input_system_csi2_logic_s2m_b_sl_in_master_port_address 0x65100
#define input_system_csi2_logic_s2m_b_mt_out_data_width 0x200
#define input_system_csi2_logic_s2m_b_ack_mt_out_data_width 0x20
#define input_system_csi2_logic_s2m_c_sl_in_error_message NULL
#define input_system_csi2_logic_s2m_c_sl_in_master_port_address 0x66100
#define input_system_csi2_logic_s2m_c_mt_out_data_width 0x200
#define input_system_csi2_logic_s2m_c_ack_mt_out_data_width 0x20
#define input_system_csi2_logic_s2m_d_sl_in_error_message NULL
#define input_system_csi2_logic_s2m_d_sl_in_master_port_address 0x67100
#define input_system_csi2_logic_s2m_d_mt_out_data_width 0x200
#define input_system_csi2_logic_s2m_d_ack_mt_out_data_width 0x20
#define input_system_csi2_logic_ibuf_ctrl_sl_error_message NULL
#define input_system_csi2_logic_ibuf_ctrl_sl_master_port_address 0x60000
#define input_system_csi2_logic_ibuf_ctrl_mt_data_width 0x20
#define input_system_csi2_logic_irq_ctrl0_a_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl0_a_slv_in_master_port_address 0x64500
#define input_system_csi2_logic_irq_ctrl1_a_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl1_a_slv_in_master_port_address 0x64600
#define input_system_csi2_logic_irq_ctrl_a_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl_a_slv_in_master_port_address 0x64400
#define input_system_csi2_logic_irq_ctrl0_b_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl0_b_slv_in_master_port_address 0x65500
#define input_system_csi2_logic_irq_ctrl1_b_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl1_b_slv_in_master_port_address 0x65600
#define input_system_csi2_logic_irq_ctrl_b_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl_b_slv_in_master_port_address 0x65400
#define input_system_csi2_logic_irq_ctrl0_c_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl0_c_slv_in_master_port_address 0x66500
#define input_system_csi2_logic_irq_ctrl1_c_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl1_c_slv_in_master_port_address 0x66600
#define input_system_csi2_logic_irq_ctrl_c_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl_c_slv_in_master_port_address 0x66400
#define input_system_csi2_logic_irq_ctrl0_d_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl0_d_slv_in_master_port_address 0x67500
#define input_system_csi2_logic_irq_ctrl1_d_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl1_d_slv_in_master_port_address 0x67600
#define input_system_csi2_logic_irq_ctrl_d_slv_in_error_message NULL
#define input_system_csi2_logic_irq_ctrl_d_slv_in_master_port_address 0x67400
#define input_system_csi2_logic_gpr_a_slv_in_error_message NULL
#define input_system_csi2_logic_gpr_a_slv_in_master_port_address 0x64700
#define input_system_csi2_logic_gpr_b_slv_in_error_message NULL
#define input_system_csi2_logic_gpr_b_slv_in_master_port_address 0x65700
#define input_system_csi2_logic_gpr_c_slv_in_error_message NULL
#define input_system_csi2_logic_gpr_c_slv_in_master_port_address 0x66700
#define input_system_csi2_logic_gpr_d_slv_in_error_message NULL
#define input_system_csi2_logic_gpr_d_slv_in_master_port_address 0x67700
#define input_system_csi2_logic_ctrl_bus_b0_slv_ctrl0_error_message "slave port input_system_csi2_logic_ctrl_bus_b0_slv_ctrl0 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_b0_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_b0_slv_ctrl1_error_message "slave port input_system_csi2_logic_ctrl_bus_b0_slv_ctrl1 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_b0_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_b0_mt0_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_b0_mt1_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_b1_slv_ctrl0_error_message "slave port input_system_csi2_logic_ctrl_bus_b1_slv_ctrl0 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_b1_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_b1_slv_ctrl1_error_message "slave port input_system_csi2_logic_ctrl_bus_b1_slv_ctrl1 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_b1_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_b1_slv_ctrl2_error_message "slave port input_system_csi2_logic_ctrl_bus_b1_slv_ctrl2 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_b1_slv_ctrl2_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_b1_mt0_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_b1_mt1_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus0_a_slv0_error_message NULL
#define input_system_csi2_logic_ctrl_bus_bus0_a_slv0_master_port_address 0x60000
#define input_system_csi2_logic_ctrl_bus_bus0_a_slv1_error_message "slave port input_system_csi2_logic_ctrl_bus_bus0_a_slv1 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_bus0_a_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_bus0_a_slv2_error_message "slave port input_system_csi2_logic_ctrl_bus_bus0_a_slv2 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_bus0_a_slv2_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_bus0_a_mt_ibuf_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus0_a_mt_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus0_b_slv0_error_message "slave port input_system_csi2_logic_ctrl_bus_bus0_b_slv0 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_bus0_b_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_bus0_b_slv1_error_message "slave port input_system_csi2_logic_ctrl_bus_bus0_b_slv1 is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_bus0_b_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_bus0_b_mt_ctrl_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_slv_error_message NULL
#define input_system_csi2_logic_ctrl_bus_bus1_slv_master_port_address 0x64000
#define input_system_csi2_logic_ctrl_bus_bus1_mt0_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_mt1_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_mt2_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_mt3_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_a_slv_error_message NULL
#define input_system_csi2_logic_ctrl_bus_bus1_a_slv_master_port_address 0x64000
#define input_system_csi2_logic_ctrl_bus_bus1_a_mt_rx_a_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_a_mt_s2m_a_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_a_mt_irq_ctrl_a_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_a_mt_irq_ctrl0_a_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_a_mt_irq_ctrl1_a_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_a_mt_gpreg_a_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_b_slv_error_message NULL
#define input_system_csi2_logic_ctrl_bus_bus1_b_slv_master_port_address 0x65000
#define input_system_csi2_logic_ctrl_bus_bus1_b_mt_rx_b_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_b_mt_s2m_b_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_b_mt_irq_ctrl_b_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_b_mt_irq_ctrl0_b_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_b_mt_irq_ctrl1_b_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_b_mt_gpreg_b_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_c_slv_error_message NULL
#define input_system_csi2_logic_ctrl_bus_bus1_c_slv_master_port_address 0x66000
#define input_system_csi2_logic_ctrl_bus_bus1_c_mt_rx_c_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_c_mt_s2m_c_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_c_mt_irq_ctrl_c_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_c_mt_irq_ctrl0_c_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_c_mt_irq_ctrl1_c_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_c_mt_gpreg_c_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_slv_error_message NULL
#define input_system_csi2_logic_ctrl_bus_bus1_d_slv_master_port_address 0x67000
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_rx_d_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_s2m_d_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_irq_ctrl_d_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_irq_ctrl0_d_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_irq_ctrl1_d_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_gpreg_d_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_gpreg_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_eqc_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_tmon_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_bus1_d_mt_tmon1_data_width 0x20
#define input_system_csi2_logic_mipi_bus_b0_slv0_error_message "slave port input_system_csi2_logic_mipi_bus_b0_slv0 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b0_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b0_slv1_error_message "slave port input_system_csi2_logic_mipi_bus_b0_slv1 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b0_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b0_mt_data_width 0x80
#define input_system_csi2_logic_mipi_bus_b1_slv0_error_message "slave port input_system_csi2_logic_mipi_bus_b1_slv0 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b1_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b1_slv1_error_message "slave port input_system_csi2_logic_mipi_bus_b1_slv1 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b1_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b1_mt_data_width 0x80
#define input_system_csi2_logic_mipi_bus_b3_slv0_error_message "slave port input_system_csi2_logic_mipi_bus_b3_slv0 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b3_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b3_slv1_error_message "slave port input_system_csi2_logic_mipi_bus_b3_slv1 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b3_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b3_mt_data_width 0x80
#define input_system_csi2_logic_mipi_bus_b4_slv0_error_message "slave port input_system_csi2_logic_mipi_bus_b4_slv0 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b4_slv0_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b4_slv1_error_message "slave port input_system_csi2_logic_mipi_bus_b4_slv1 is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_b4_slv1_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_b4_mt_data_width 0x80
#define input_system_Csi_Mux_logic_cbus2to1_slv_ctrl0_error_message "slave port input_system_Csi_Mux_logic_cbus2to1_slv_ctrl0 is not connected to the bus"
#define input_system_Csi_Mux_logic_cbus2to1_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_cbus2to1_slv_ctrl1_error_message "slave port input_system_Csi_Mux_logic_cbus2to1_slv_ctrl1 is not connected to the bus"
#define input_system_Csi_Mux_logic_cbus2to1_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_cbus2to1_mt_data_width 0x20
#define input_system_Csi_Mux_logic_cbus1to2_slv_ctrl_error_message NULL
#define input_system_Csi_Mux_logic_cbus1to2_slv_ctrl_master_port_address 0x60000
#define input_system_Csi_Mux_logic_cbus1to2_mt0_data_width 0x20
#define input_system_Csi_Mux_logic_cbus1to2_mt1_data_width 0x20
#define input_system_Csi_Mux_logic_dbus_slv_ctrl0_error_message "slave port input_system_Csi_Mux_logic_dbus_slv_ctrl0 is not connected to the bus"
#define input_system_Csi_Mux_logic_dbus_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_dbus_slv_ctrl1_error_message "slave port input_system_Csi_Mux_logic_dbus_slv_ctrl1 is not connected to the bus"
#define input_system_Csi_Mux_logic_dbus_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_dbus_mt_data_width 0x80
#define input_system_is_a_logic_gpreg_slv_in_error_message NULL
#define input_system_is_a_logic_gpreg_slv_in_master_port_address 0xB8400
#define input_system_is_a_logic_eqc_sp0_error_message NULL
#define input_system_is_a_logic_eqc_sp0_master_port_address 0xC0000
#define input_system_is_a_logic_eqc_sp1_error_message NULL
#define input_system_is_a_logic_eqc_sp1_master_port_address 0xB8800
#define input_system_is_a_logic_eqc_mp0_data_width 0x20
#define input_system_is_a_logic_evq_dummy_s_ip_error_message NULL
#define input_system_is_a_logic_evq_dummy_s_ip_master_port_address 0xB8900
#define input_system_is_a_logic_evq_dummy_s_op_error_message NULL
#define input_system_is_a_logic_evq_dummy_s_op_master_port_address 0xB8A00
#define input_system_is_a_logic_evq_dummy_m_tp_data_width 0x40
#define input_system_is_a_logic_irq_ctrl_slv_in_error_message NULL
#define input_system_is_a_logic_irq_ctrl_slv_in_master_port_address 0xB8500
#define input_system_is_a_logic_pixel_s2m0_sl_in_error_message NULL
#define input_system_is_a_logic_pixel_s2m0_sl_in_master_port_address 0xB8000
#define input_system_is_a_logic_pixel_s2m0_mt_out_data_width 0x200
#define input_system_is_a_logic_pixel_s2m0_ack_mt_out_data_width 0x20
#define input_system_is_a_logic_pixel_s2m1_sl_in_error_message NULL
#define input_system_is_a_logic_pixel_s2m1_sl_in_master_port_address 0xB8100
#define input_system_is_a_logic_pixel_s2m1_mt_out_data_width 0x200
#define input_system_is_a_logic_pixel_s2m1_ack_mt_out_data_width 0x20
#define input_system_is_a_logic_ibuf_ctrl_sl_error_message NULL
#define input_system_is_a_logic_ibuf_ctrl_sl_master_port_address 0xBC000
#define input_system_is_a_logic_ibuf_ctrl_mt_data_width 0x20
#define input_system_is_a_logic_pf_ctrl_in_error_message NULL
#define input_system_is_a_logic_pf_ctrl_in_master_port_address 0xB8600
#define input_system_is_a_logic_mipi_be0_ctrl_in_error_message NULL
#define input_system_is_a_logic_mipi_be0_ctrl_in_master_port_address 0xB8200
#define input_system_is_a_logic_mipi_be1_ctrl_in_error_message NULL
#define input_system_is_a_logic_mipi_be1_ctrl_in_master_port_address 0xB8300
#define input_system_is_a_logic_cio2str_sl_cfg_error_message NULL
#define input_system_is_a_logic_cio2str_sl_cfg_master_port_address 0xB8700
#define input_system_is_a_logic_cio2str_sl_in_error_message "slave port input_system_is_a_logic_cio2str_sl_in is not connected to the bus"
#define input_system_is_a_logic_cio2str_sl_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_dma_s0_error_message NULL
#define input_system_is_a_logic_dma_s0_master_port_address 0xB0000
#define input_system_is_a_logic_dma_m0_data_width 0x100
#define input_system_is_a_logic_dma_m1_data_width 0x40
#define input_system_is_a_logic_dma_m2_data_width 0x20
#define input_system_is_a_logic_loc_bus_b0_slv_ctrl0_error_message NULL
#define input_system_is_a_logic_loc_bus_b0_slv_ctrl0_master_port_address 0xA0000
#define input_system_is_a_logic_loc_bus_b0_slv_ctrl1_error_message "slave port input_system_is_a_logic_loc_bus_b0_slv_ctrl1 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_b0_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_b0_mt0_data_width 0x20
#define input_system_is_a_logic_loc_bus_b0_mt1_data_width 0x20
#define input_system_is_a_logic_loc_bus_b1_slv_ctrl0_error_message "slave port input_system_is_a_logic_loc_bus_b1_slv_ctrl0 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_b1_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_b1_slv_ctrl1_error_message "slave port input_system_is_a_logic_loc_bus_b1_slv_ctrl1 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_b1_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_b1_mt0_data_width 0x20
#define input_system_is_a_logic_loc_bus_b1_mt1_data_width 0x20
#define input_system_is_a_logic_loc_bus_b2_slv_ctrl0_error_message "slave port input_system_is_a_logic_loc_bus_b2_slv_ctrl0 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_b2_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_b2_slv_ctrl1_error_message "slave port input_system_is_a_logic_loc_bus_b2_slv_ctrl1 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_b2_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_b2_mt0_data_width 0x20
#define input_system_is_a_logic_loc_bus_b2_mt1_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus0_a_slv0_error_message NULL
#define input_system_is_a_logic_loc_bus_bus0_a_slv0_master_port_address 0xA0000
#define input_system_is_a_logic_loc_bus_bus0_a_slv1_error_message "slave port input_system_is_a_logic_loc_bus_bus0_a_slv1 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_bus0_a_slv1_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_bus0_a_slv2_error_message "slave port input_system_is_a_logic_loc_bus_bus0_a_slv2 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_bus0_a_slv2_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_bus0_a_mt_isa_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus0_a_mt_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus0_a_mt_dma_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus0_b_slv0_error_message NULL
#define input_system_is_a_logic_loc_bus_bus0_b_slv0_master_port_address 0xC0000
#define input_system_is_a_logic_loc_bus_bus0_b_slv1_error_message "slave port input_system_is_a_logic_loc_bus_bus0_b_slv1 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_bus0_b_slv1_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_bus0_b_slv2_error_message "slave port input_system_is_a_logic_loc_bus_bus0_b_slv2 is not connected to the bus"
#define input_system_is_a_logic_loc_bus_bus0_b_slv2_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_bus0_b_mt_ctrl_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus1_slv_error_message NULL
#define input_system_is_a_logic_loc_bus_bus1_slv_master_port_address 0xB8000
#define input_system_is_a_logic_loc_bus_bus1_mt_ibuf_ctrl_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus1_mt_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_slv_ctrl_error_message NULL
#define input_system_is_a_logic_loc_bus_bus2_slv_ctrl_master_port_address 0xB8000
#define input_system_is_a_logic_loc_bus_bus2_mt_s2m0_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_s2m1_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_mipi_be0_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_mipi_be1_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_gpreg_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_irq_ctrl_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_pf_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_cio2str_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_eqc_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_tmon_data_width 0x20
#define input_system_is_a_logic_loc_bus_bus2_mt_tmon1_data_width 0x20
#define input_system_is_a_logic_pixel_bus_pix_bus_slv_s2m0_error_message "slave port input_system_is_a_logic_pixel_bus_pix_bus_slv_s2m0 is not connected to the bus"
#define input_system_is_a_logic_pixel_bus_pix_bus_slv_s2m0_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_pixel_bus_pix_bus_slv_s2m1_error_message "slave port input_system_is_a_logic_pixel_bus_pix_bus_slv_s2m1 is not connected to the bus"
#define input_system_is_a_logic_pixel_bus_pix_bus_slv_s2m1_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_pixel_bus_pix_bus_pixel_buf_mt_data_width 0x200
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_ctrl_in_master_port_address 0xA0000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Bayer_Dpc_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Bayer_Lsc_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Stat_AWB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Stat_AE_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Stat_AF_AWB_FR_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Bayer_Scaler_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Input_Corr_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_Irq_Regs_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISACrqBus_GP_Regs_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_isa_gp_reg_slv_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_isa_gp_reg_slv_in_master_port_address 0xAEA00
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_ic_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_ic_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_ic_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_bs_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_bs_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_bs_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_scal_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_scal_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_scal_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_awb_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_awb_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_awb_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_ae_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_ae_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_ae_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_af_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_af_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_sta_af_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_dpc_in_error_message "slave port input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_dpc_in is not connected to the bus"
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_dpc_in_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_ISAAckBus_ack_bus_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Acc_Irq_Ctrl_slv_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Acc_Irq_Ctrl_slv_in_master_port_address 0xAEB00
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_ctrl_in_master_port_address 0xA5000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_INL_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_GBL_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_InputCorrCrqBus_PCLN_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_ACB_crq_in_master_port_address 0xA5000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_INL_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_INL_crq_in_master_port_address 0xA5060
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_AckConv_crq_in_master_port_address 0xA5050
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_GBL_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_GBL_crq_in_master_port_address 0xA52B0
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_PCLN_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Input_Corr_PCLN_crq_in_master_port_address 0xA5F10
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LscCrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LscCrqBus_ctrl_in_master_port_address 0xA4000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LscCrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LscCrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LscCrqBus_LSC_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_ACB_crq_in_master_port_address 0xA4000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_AckConv_crq_in_master_port_address 0xA4050
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LSC_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Lsc_LSC_crq_in_master_port_address 0xA4060
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWBCrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWBCrqBus_ctrl_in_master_port_address 0xAB000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWBCrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWBCrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWBCrqBus_AWRG_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_ACB_crq_in_master_port_address 0xAB000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWRG_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AWRG_crq_in_master_port_address 0xAB060
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AckConv_crq_in_master_port_address 0xAB050
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AWB_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AECrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AECrqBus_ctrl_in_master_port_address 0xAC600
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AECrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AECrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AECrqBus_CCM_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AECrqBus_WGHT_HIST_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_ACB_crq_in_master_port_address 0xAC600
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AE_CCM_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AE_CCM_crq_in_master_port_address 0xAC660
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_WGHT_HIST_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_WGHT_HIST_crq_in_master_port_address 0xAC710
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AckConv_crq_in_master_port_address 0xAC650
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AE_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_CrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_CrqBus_ctrl_in_master_port_address 0xAC000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_CrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_CrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_CrqBus_AF_AWB_FR_GRD_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_ACB_crq_in_master_port_address 0xAC000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AF_AWB_FR_GRD_crq_in_master_port_address 0xAC060
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AckConv_crq_in_master_port_address 0xAC050
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Stat_AF_AWB_FR_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GddpcCrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GddpcCrqBus_ctrl_in_master_port_address 0xA0000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GddpcCrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GddpcCrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GddpcCrqBus_GDDPC_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_ACB_crq_in_master_port_address 0xA0000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_AckConv_crq_in_master_port_address 0xA0050
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Dpc_GDDPC_crq_in_master_port_address 0xA0060
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ScalerCrqBus_ctrl_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ScalerCrqBus_ctrl_in_master_port_address 0xA7000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ScalerCrqBus_ACB_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ScalerCrqBus_ACK_CONV_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ScalerCrqBus_SCALER_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_ACB_crq_in_master_port_address 0xA7000
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_AckConv_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_AckConv_crq_in_master_port_address 0xA7050
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_AckConv_crq_out_data_width 0x20
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_crq_in_error_message NULL
#define input_system_is_a_logic_isa_isa_logic_ISA_Cluster_Bayer_Scaler_SCALER_crq_in_master_port_address 0xA7060
#define input_system_unis_logic_jtag2cio_ciom_data_width 0x8
#define input_system_unis_logic_trace_unit_sl_cfg_error_message NULL
#define input_system_unis_logic_trace_unit_sl_cfg_master_port_address 0x7D000
#define input_system_unis_logic_trace_unit_sl_in_error_message "slave port input_system_unis_logic_trace_unit_sl_in is not connected to the bus"
#define input_system_unis_logic_trace_unit_sl_in_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_trace_unit_mt_ddr_out_data_width 0x80
#define input_system_unis_logic_trace_unit_mt_npk_out_data_width 0x40
#define input_system_unis_logic_ctrl_gpio_irq_bus_gpio_irq_slv_ctrl_error_message NULL
#define input_system_unis_logic_ctrl_gpio_irq_bus_gpio_irq_slv_ctrl_master_port_address 0x78000
#define input_system_unis_logic_ctrl_gpio_irq_bus_mt_irq_ctrl_data_width 0x20
#define input_system_unis_logic_ctrl_gpio_irq_bus_mt_gpreg_data_width 0x20
#define input_system_unis_logic_dma_ext0_bus_dma_ext0_slv_error_message "slave port input_system_unis_logic_dma_ext0_bus_dma_ext0_slv is not connected to the bus"
#define input_system_unis_logic_dma_ext0_bus_dma_ext0_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_ext0_bus_sp_slv_error_message "slave port input_system_unis_logic_dma_ext0_bus_sp_slv is not connected to the bus"
#define input_system_unis_logic_dma_ext0_bus_sp_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_ext0_bus_mmu_mt_data_width 0x200
#define input_system_unis_logic_trace_bus_sp_trace_slv_error_message "slave port input_system_unis_logic_trace_bus_sp_trace_slv is not connected to the bus"
#define input_system_unis_logic_trace_bus_sp_trace_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_trace_bus_is_a_t_slv_error_message "slave port input_system_unis_logic_trace_bus_is_a_t_slv is not connected to the bus"
#define input_system_unis_logic_trace_bus_is_a_t_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_trace_bus_mmu_mt_data_width 0x40
#define input_system_unis_logic_trace_bus_ext_dma_ext0_slv_error_message "slave port input_system_unis_logic_trace_bus_ext_dma_ext0_slv is not connected to the bus"
#define input_system_unis_logic_trace_bus_ext_dma_ext0_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_trace_bus_ext_trace_slv_error_message "slave port input_system_unis_logic_trace_bus_ext_trace_slv is not connected to the bus"
#define input_system_unis_logic_trace_bus_ext_trace_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_trace_bus_ext_mmu_mt_data_width 0x200
#define input_system_unis_logic_gpreg_slv_in_error_message NULL
#define input_system_unis_logic_gpreg_slv_in_master_port_address 0x78100
#define input_system_unis_logic_irq_ctrl_slv_in_error_message NULL
#define input_system_unis_logic_irq_ctrl_slv_in_master_port_address 0x78000
#define input_system_unis_logic_pma_if_ctrl_in_error_message NULL
#define input_system_unis_logic_pma_if_ctrl_in_master_port_address 0x7C000
#define input_system_unis_logic_pma_if_ctrl_out_data_width 0x20
#define input_system_unis_logic_mipi_buffer_ip0_error_message NULL
#define input_system_unis_logic_mipi_buffer_ip0_master_port_address 0x20000
#define input_system_unis_logic_pixel_buffer_ip0_error_message NULL
#define input_system_unis_logic_pixel_buffer_ip0_master_port_address 0x40000
#define input_system_unis_logic_master_gate_bus_sl0_error_message NULL
#define input_system_unis_logic_master_gate_bus_sl0_master_port_address 0x7E000
#define input_system_unis_logic_master_gate_bus_mt0_data_width 0x20
#define input_system_unis_logic_master_gate_bus_mt1_data_width 0x20
#define input_system_unis_logic_master_gate_bus_mt2_data_width 0x20
#define input_system_unis_logic_master_gate_ciogate_mt0_sl_cio_error_message "slave port input_system_unis_logic_master_gate_ciogate_mt0_sl_cio is not connected to the bus"
#define input_system_unis_logic_master_gate_ciogate_mt0_sl_cio_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_gate_ciogate_mt0_sl_status_error_message NULL
#define input_system_unis_logic_master_gate_ciogate_mt0_sl_status_master_port_address 0x7E000
#define input_system_unis_logic_master_gate_ciogate_mt0_mt_cio_data_width 0x200
#define input_system_unis_logic_master_gate_ciogate_mt1_sl_cio_error_message "slave port input_system_unis_logic_master_gate_ciogate_mt1_sl_cio is not connected to the bus"
#define input_system_unis_logic_master_gate_ciogate_mt1_sl_cio_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_gate_ciogate_mt1_sl_status_error_message NULL
#define input_system_unis_logic_master_gate_ciogate_mt1_sl_status_master_port_address 0x7E010
#define input_system_unis_logic_master_gate_ciogate_mt1_mt_cio_data_width 0x200
#define input_system_unis_logic_master_gate_ciogate_mt2_sl_cio_error_message "slave port input_system_unis_logic_master_gate_ciogate_mt2_sl_cio is not connected to the bus"
#define input_system_unis_logic_master_gate_ciogate_mt2_sl_cio_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_gate_ciogate_mt2_sl_status_error_message NULL
#define input_system_unis_logic_master_gate_ciogate_mt2_sl_status_master_port_address 0x7E020
#define input_system_unis_logic_master_gate_ciogate_mt2_mt_cio_data_width 0x200
#define input_system_unis_logic_ctrl_bus_sp_bus_sp_slv_ctrl_error_message "slave port input_system_unis_logic_ctrl_bus_sp_bus_sp_slv_ctrl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sp_bus_sp_slv_ctrl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sp_bus_mt0_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sp_bus_mt1_data_width 0x20
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl0_error_message "slave port input_system_unis_logic_ctrl_bus_b0_slv_ctrl0 is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl1_error_message "slave port input_system_unis_logic_ctrl_bus_b0_slv_ctrl1 is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl2_error_message "slave port input_system_unis_logic_ctrl_bus_b0_slv_ctrl2 is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl2_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl3_error_message "slave port input_system_unis_logic_ctrl_bus_b0_slv_ctrl3 is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_b0_slv_ctrl3_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_b0_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_b2_slv_ctrl0_error_message "slave port input_system_unis_logic_ctrl_bus_b2_slv_ctrl0 is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_b2_slv_ctrl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_b2_slv_ctrl1_error_message "slave port input_system_unis_logic_ctrl_bus_b2_slv_ctrl1 is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_b2_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_b2_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_sp_slv_ctrl_error_message "slave port input_system_unis_logic_ctrl_bus_bus0_sp_slv_ctrl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_bus0_sp_slv_ctrl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_bus0_host_slv_ctrl_error_message NULL
#define input_system_unis_logic_ctrl_bus_bus0_host_slv_ctrl_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_bus0_b0_slv_ctrl_error_message "slave port input_system_unis_logic_ctrl_bus_bus0_b0_slv_ctrl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_bus0_b0_slv_ctrl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_bus0_b1_slv_ctrl_error_message "slave port input_system_unis_logic_ctrl_bus_bus0_b1_slv_ctrl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_bus0_b1_slv_ctrl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_bus0_b2_slv_ctrl_error_message "slave port input_system_unis_logic_ctrl_bus_bus0_b2_slv_ctrl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_bus0_b2_slv_ctrl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_bus0_b3_slv_ctrl_error_message "slave port input_system_unis_logic_ctrl_bus_bus0_b3_slv_ctrl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_bus0_b3_slv_ctrl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_bus0_mt0_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_mt1_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_mt_mmu_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_a_slv_ctrl_error_message NULL
#define input_system_unis_logic_ctrl_bus_bus0_a_slv_ctrl_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_bus0_a_mt_sp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_a_mt_mipibuf_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_a_mt_pixelbuf_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_a_mt_128_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_a_mt_dma_ext0_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_a_mt_dma_ext1_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus0_b_slv_ctrl_error_message NULL
#define input_system_unis_logic_ctrl_bus_bus0_b_slv_ctrl_master_port_address 0xA0000
#define input_system_unis_logic_ctrl_bus_bus0_b_dma_bus_slv_error_message "slave port input_system_unis_logic_ctrl_bus_bus0_b_dma_bus_slv is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_bus0_b_dma_bus_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_bus0_b_mt_is_a_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus1_b256_slv_ctrl_error_message NULL
#define input_system_unis_logic_ctrl_bus_bus1_b256_slv_ctrl_master_port_address 0x60000
#define input_system_unis_logic_ctrl_bus_bus1_mt_csi3_csi2_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus1_mt_fw_dma_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus1_mt_32_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus2_b64_slv_ctrl_error_message NULL
#define input_system_unis_logic_ctrl_bus_bus2_b64_slv_ctrl_master_port_address 0x78000
#define input_system_unis_logic_ctrl_bus_bus2_mt_gpio_irq_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus2_mt_mipi_gen_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus2_mt_pma_if_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus2_mt_trace_unit_data_width 0x20
#define input_system_unis_logic_ctrl_bus_bus2_mt_gate_data_width 0x20
#define input_system_unis_logic_csi_mipi_bus_csimipi_bus_csi3_csi2_slv_error_message "slave port input_system_unis_logic_csi_mipi_bus_csimipi_bus_csi3_csi2_slv is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_csimipi_bus_csi3_csi2_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_csimipi_bus_mipi_gen_slv_error_message "slave port input_system_unis_logic_csi_mipi_bus_csimipi_bus_mipi_gen_slv is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_csimipi_bus_mipi_gen_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_csimipi_bus_mipi_bus_mt_data_width 0x80
#define input_system_unis_logic_csi_mipi_bus_csimipi_bus_pixel_bus_mt_data_width 0x80
#define input_system_unis_logic_mipi_bus_mipi_bus_ctrl_bus_slv_error_message NULL
#define input_system_unis_logic_mipi_bus_mipi_bus_ctrl_bus_slv_master_port_address 0x20000
#define input_system_unis_logic_mipi_bus_mipi_bus_csi_mipi_bus_slv_error_message "slave port input_system_unis_logic_mipi_bus_mipi_bus_csi_mipi_bus_slv is not connected to the bus"
#define input_system_unis_logic_mipi_bus_mipi_bus_csi_mipi_bus_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_mipi_bus_is_a_slv_error_message "slave port input_system_unis_logic_mipi_bus_mipi_bus_is_a_slv is not connected to the bus"
#define input_system_unis_logic_mipi_bus_mipi_bus_is_a_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_mipi_bus_dma_bus_slv_error_message "slave port input_system_unis_logic_mipi_bus_mipi_bus_dma_bus_slv is not connected to the bus"
#define input_system_unis_logic_mipi_bus_mipi_bus_dma_bus_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_mipi_bus_mipibuf_mt_data_width 0x200
#define input_system_unis_logic_dma_bus_dma_bus_dma_ext0_slv_error_message "slave port input_system_unis_logic_dma_bus_dma_bus_dma_ext0_slv is not connected to the bus"
#define input_system_unis_logic_dma_bus_dma_bus_dma_ext0_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_dma_bus_dma_ext1_slv_error_message "slave port input_system_unis_logic_dma_bus_dma_bus_dma_ext1_slv is not connected to the bus"
#define input_system_unis_logic_dma_bus_dma_bus_dma_ext1_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_dma_bus_ctrl_bus_mt_data_width 0x200
#define input_system_unis_logic_dma_bus_dma_bus_pixel_bus_mt_data_width 0x200
#define input_system_unis_logic_dma_bus_dma_bus_mipi_bus_mt_data_width 0x200
#define input_system_unis_logic_pixel_bus_pix_bus_is_a_slv_error_message "slave port input_system_unis_logic_pixel_bus_pix_bus_is_a_slv is not connected to the bus"
#define input_system_unis_logic_pixel_bus_pix_bus_is_a_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_pixel_bus_pix_bus_ctrl_bus_slv_error_message NULL
#define input_system_unis_logic_pixel_bus_pix_bus_ctrl_bus_slv_master_port_address 0x40000
#define input_system_unis_logic_pixel_bus_pix_bus_csi_mipi_bus_slv_error_message "slave port input_system_unis_logic_pixel_bus_pix_bus_csi_mipi_bus_slv is not connected to the bus"
#define input_system_unis_logic_pixel_bus_pix_bus_csi_mipi_bus_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_pixel_bus_pix_bus_dma_bus_slv_error_message "slave port input_system_unis_logic_pixel_bus_pix_bus_dma_bus_slv is not connected to the bus"
#define input_system_unis_logic_pixel_bus_pix_bus_dma_bus_slv_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_pixel_bus_pix_bus_pixel_buf_mt_data_width 0x200
#define input_system_unis_logic_pixel_bus_pix_bus_sp_mt_data_width 0x200
#define input_system_unis_logic_mipi_gen_mipi_bus_slv_mipi_s2m0_error_message "slave port input_system_unis_logic_mipi_gen_mipi_bus_slv_mipi_s2m0 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_mipi_bus_slv_mipi_s2m0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_mipi_bus_slv_mipi_s2m1_error_message "slave port input_system_unis_logic_mipi_gen_mipi_bus_slv_mipi_s2m1 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_mipi_bus_slv_mipi_s2m1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_mipi_bus_mt_out_data_width 0x80
#define input_system_unis_logic_mipi_gen_gpreg_slv_in_error_message NULL
#define input_system_unis_logic_mipi_gen_gpreg_slv_in_master_port_address 0x7B900
#define input_system_unis_logic_mipi_gen_irq_ctrl_slv_in_error_message NULL
#define input_system_unis_logic_mipi_gen_irq_ctrl_slv_in_master_port_address 0x7BA00
#define input_system_unis_logic_mipi_gen_mipi_pkt_gen0_slv_in_error_message NULL
#define input_system_unis_logic_mipi_gen_mipi_pkt_gen0_slv_in_master_port_address 0x7B200
#define input_system_unis_logic_mipi_gen_mipi_s2m0_sl_in_error_message NULL
#define input_system_unis_logic_mipi_gen_mipi_s2m0_sl_in_master_port_address 0x7B000
#define input_system_unis_logic_mipi_gen_mipi_s2m0_mt_out_data_width 0x200
#define input_system_unis_logic_mipi_gen_mipi_s2m0_ack_mt_out_data_width 0x20
#define input_system_unis_logic_mipi_gen_mipi_pkt_gen1_slv_in_error_message NULL
#define input_system_unis_logic_mipi_gen_mipi_pkt_gen1_slv_in_master_port_address 0x7B300
#define input_system_unis_logic_mipi_gen_mipi_s2m1_sl_in_error_message NULL
#define input_system_unis_logic_mipi_gen_mipi_s2m1_sl_in_master_port_address 0x7B100
#define input_system_unis_logic_mipi_gen_mipi_s2m1_mt_out_data_width 0x200
#define input_system_unis_logic_mipi_gen_mipi_s2m1_ack_mt_out_data_width 0x20
#define input_system_unis_logic_mipi_gen_ibuf_ctrl_sl_error_message NULL
#define input_system_unis_logic_mipi_gen_ibuf_ctrl_sl_master_port_address 0x7A000
#define input_system_unis_logic_mipi_gen_ibuf_ctrl_mt_data_width 0x20
#define input_system_unis_logic_mipi_gen_eqc_sp0_error_message "slave port input_system_unis_logic_mipi_gen_eqc_sp0 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_eqc_sp0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_eqc_sp1_error_message NULL
#define input_system_unis_logic_mipi_gen_eqc_sp1_master_port_address 0x7B800
#define input_system_unis_logic_mipi_gen_eqc_mp0_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl1_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl1 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl2_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl2 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl2_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl3_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl3 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_slv_ctrl3_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_mt0_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_b0_mt1_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_slv0_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_slv0_master_port_address 0x7A000
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_slv1_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_slv1 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_slv1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_mt_ibuf_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_mt1_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_a_mt2_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_a_slv0_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_a_slv0_master_port_address 0x7B000
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_a_mt_mipi_s2m0_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_a_mt_mipi_s2m1_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_a_mt_mipi_pkt_gen0_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_a_mt_mipi_pkt_gen1_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_b_slv0_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_b_slv0_master_port_address 0x7B800
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_b_mt_gpreg_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_b_mt_irq_ctrl_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus1_b_mt_eqc_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_b_slv0_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_bus0_b_slv0 is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_b_slv0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_bus0_b_mt_ctrl_data_width 0x20
#define input_system_unis_logic_fw_dma_ctrl_bus_sl_error_message NULL
#define input_system_unis_logic_fw_dma_ctrl_bus_sl_master_port_address 0x70000
#define input_system_unis_logic_fw_dma_ctrl_bus_mt_dma_data_width 0x20
#define input_system_unis_logic_fw_dma_ctrl_bus_mt_eqcdma_data_width 0x20
#define input_system_unis_logic_fw_dma_eqc_sp0_error_message "slave port input_system_unis_logic_fw_dma_eqc_sp0 is not connected to the bus"
#define input_system_unis_logic_fw_dma_eqc_sp0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_fw_dma_eqc_sp1_error_message NULL
#define input_system_unis_logic_fw_dma_eqc_sp1_master_port_address 0x74000
#define input_system_unis_logic_fw_dma_eqc_mp0_data_width 0x20
#define input_system_unis_logic_fw_dma_dma_s0_error_message NULL
#define input_system_unis_logic_fw_dma_dma_s0_master_port_address 0x70000
#define input_system_unis_logic_fw_dma_dma_m0_data_width 0x20
#define input_system_unis_logic_fw_dma_dma_m1_data_width 0x20
#define input_system_unis_logic_fw_dma_dma_m2_data_width 0x20
#define input_system_unis_logic_dma_ext0_ctrl_bus_sl_error_message NULL
#define input_system_unis_logic_dma_ext0_ctrl_bus_sl_master_port_address 0x80000
#define input_system_unis_logic_dma_ext0_ctrl_bus_mt_dma_data_width 0x20
#define input_system_unis_logic_dma_ext0_ctrl_bus_mt_eqcdma_data_width 0x20
#define input_system_unis_logic_dma_ext0_eqc_sp0_error_message "slave port input_system_unis_logic_dma_ext0_eqc_sp0 is not connected to the bus"
#define input_system_unis_logic_dma_ext0_eqc_sp0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_ext0_eqc_sp1_error_message NULL
#define input_system_unis_logic_dma_ext0_eqc_sp1_master_port_address 0x88000
#define input_system_unis_logic_dma_ext0_eqc_mp0_data_width 0x20
#define input_system_unis_logic_dma_ext0_dma_s0_error_message NULL
#define input_system_unis_logic_dma_ext0_dma_s0_master_port_address 0x80000
#define input_system_unis_logic_dma_ext0_dma_m0_data_width 0x200
#define input_system_unis_logic_dma_ext0_dma_m1_data_width 0x200
#define input_system_unis_logic_dma_ext0_dma_m2_data_width 0x20
#define input_system_unis_logic_dma_ext1_ctrl_bus_sl_error_message NULL
#define input_system_unis_logic_dma_ext1_ctrl_bus_sl_master_port_address 0x90000
#define input_system_unis_logic_dma_ext1_ctrl_bus_mt_dma_data_width 0x20
#define input_system_unis_logic_dma_ext1_ctrl_bus_mt_eqcdma_data_width 0x20
#define input_system_unis_logic_dma_ext1_eqc_sp0_error_message "slave port input_system_unis_logic_dma_ext1_eqc_sp0 is not connected to the bus"
#define input_system_unis_logic_dma_ext1_eqc_sp0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_ext1_eqc_sp1_error_message NULL
#define input_system_unis_logic_dma_ext1_eqc_sp1_master_port_address 0x98000
#define input_system_unis_logic_dma_ext1_eqc_mp0_data_width 0x20
#define input_system_unis_logic_dma_ext1_dma_s0_error_message NULL
#define input_system_unis_logic_dma_ext1_dma_s0_master_port_address 0x90000
#define input_system_unis_logic_dma_ext1_dma_m0_data_width 0x200
#define input_system_unis_logic_dma_ext1_dma_m1_data_width 0x200
#define input_system_unis_logic_dma_ext1_dma_m2_data_width 0x20
#define input_system_unis_logic_mmu_at_system_bus_fw_sl0_error_message "slave port input_system_unis_logic_mmu_at_system_bus_fw_sl0 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_fw_sl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_fw_mt0_data_width 0x200
#define input_system_unis_logic_mmu_at_system_bus_fw_mt1_data_width 0x200
#define input_system_unis_logic_mmu_at_system_bus_fw_icache_sl0_error_message "slave port input_system_unis_logic_mmu_at_system_bus_fw_icache_sl0 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_fw_icache_sl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_fw_icache_sl1_error_message "slave port input_system_unis_logic_mmu_at_system_bus_fw_icache_sl1 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_fw_icache_sl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_fw_icache_mt0_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioswitch_fw_slave_error_message "slave port input_system_unis_logic_mmu_at_system_cioswitch_fw_slave is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioswitch_fw_slave_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioswitch_fw_mA_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioswitch_fw_mB_data_width 0x200
#define input_system_unis_logic_mmu_at_system_bus_cfg_sl0_error_message NULL
#define input_system_unis_logic_mmu_at_system_bus_cfg_sl0_master_port_address 0xE0000
#define input_system_unis_logic_mmu_at_system_bus_cfg_mmu_mt0_data_width 0x20
#define input_system_unis_logic_mmu_at_system_bus_cfg_mmu_mt1_data_width 0x20
#define input_system_unis_logic_mmu_at_system_bus_ext_sl0_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext_sl0 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext_sl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext_sl1_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext_sl1 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext_sl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext_mt0_data_width 0x200
#define input_system_unis_logic_mmu_at_system_at0_in_error_message "slave port input_system_unis_logic_mmu_at_system_at0_in is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_at0_in_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_at0_data_out_data_width 0x200
#define input_system_unis_logic_mmu_at_system_at0_mmu_out_data_width 0x20
#define input_system_unis_logic_mmu_at_system_mmu0_ctrl_in_error_message NULL
#define input_system_unis_logic_mmu_at_system_mmu0_ctrl_in_master_port_address 0xE0000
#define input_system_unis_logic_mmu_at_system_mmu0_request_in_error_message "slave port input_system_unis_logic_mmu_at_system_mmu0_request_in is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_mmu0_request_in_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_mmu0_out_data_width 0x20
#define input_system_unis_logic_mmu_at_system_sync_at_sp_error_message "slave port input_system_unis_logic_mmu_at_system_sync_at_sp is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_sync_at_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_sync_at_mp_data_width 0x20
#define input_system_unis_logic_mmu_at_system_imr_ish_at_sp_error_message "slave port input_system_unis_logic_mmu_at_system_imr_ish_at_sp is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_imr_ish_at_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_imr_ish_at_mp_data_width 0x200
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl0_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext0_sl0 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl1_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext0_sl1 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl2_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext0_sl2 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl2_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl3_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext0_sl3 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext0_sl3_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext0_mt0_data_width 0x200
#define input_system_unis_logic_mmu_at_system_at1_in_error_message "slave port input_system_unis_logic_mmu_at_system_at1_in is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_at1_in_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_at1_data_out_data_width 0x200
#define input_system_unis_logic_mmu_at_system_at1_mmu_out_data_width 0x20
#define input_system_unis_logic_mmu_at_system_mmu1_ctrl_in_error_message NULL
#define input_system_unis_logic_mmu_at_system_mmu1_ctrl_in_master_port_address 0xE0100
#define input_system_unis_logic_mmu_at_system_mmu1_request_in_error_message "slave port input_system_unis_logic_mmu_at_system_mmu1_request_in is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_mmu1_request_in_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_mmu1_out_data_width 0x20
#define input_system_unis_logic_mmu_at_system_bus_ext1_sl0_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext1_sl0 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext1_sl0_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext1_sl1_error_message "slave port input_system_unis_logic_mmu_at_system_bus_ext1_sl1 is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_bus_ext1_sl1_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_bus_ext1_mt0_data_width 0x200
#define input_system_unis_logic_mmu_at_system_imr_at_sp_error_message "slave port input_system_unis_logic_mmu_at_system_imr_at_sp is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_imr_at_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_imr_at_mp_data_width 0x200
#define input_system_unis_logic_sp_control_tile_cfg_bus_sl_error_message NULL
#define input_system_unis_logic_sp_control_tile_cfg_bus_sl_master_port_address 0x0
#define input_system_unis_logic_sp_control_tile_cfg_bus_mt_stat_data_width 0x20
#define input_system_unis_logic_sp_control_tile_cfg_bus_mt_dmem_data_width 0x20
#define input_system_unis_logic_sp_control_tile_sqe_bus_sl_error_message NULL
#define input_system_unis_logic_sp_control_tile_sqe_bus_sl_master_port_address 0x0
#define input_system_unis_logic_sp_control_tile_sqe_bus_mt_stat_data_width 0x20
#define input_system_unis_logic_sp_control_tile_sqe_bus_mt_evq_data_width 0x20
#define input_system_unis_logic_sp_control_tile_dmem_bus_sl0_error_message NULL
#define input_system_unis_logic_sp_control_tile_dmem_bus_sl0_master_port_address 0xC0000
#define input_system_unis_logic_sp_control_tile_dmem_bus_sl1_error_message NULL
#define input_system_unis_logic_sp_control_tile_dmem_bus_sl1_master_port_address 0x8000
#define input_system_unis_logic_sp_control_tile_dmem_bus_mt_dmem_data_width 0x40
#define input_system_unis_logic_sp_control_tile_evq_s_ip_error_message NULL
#define input_system_unis_logic_sp_control_tile_evq_s_ip_master_port_address 0x1000
#define input_system_unis_logic_sp_control_tile_evq_s_op_error_message "slave port input_system_unis_logic_sp_control_tile_evq_s_op is not connected to the bus"
#define input_system_unis_logic_sp_control_tile_evq_s_op_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_sp_control_tile_evq_m_tp_data_width 0x40
#define input_system_unis_logic_sp_control_tile_sp_sl_stat_ip_error_message NULL
#define input_system_unis_logic_sp_control_tile_sp_sl_stat_ip_master_port_address 0x0
#define input_system_unis_logic_sp_control_tile_sp_sl_dmem_ip_error_message NULL
#define input_system_unis_logic_sp_control_tile_sp_sl_dmem_ip_master_port_address 0x8000
#define input_system_unis_logic_sp_control_tile_sp_imt_op_data_width 0x20
#define input_system_unis_logic_sp_control_tile_sp_qmt_op_data_width 0x20
#define input_system_unis_logic_sp_control_tile_sp_cmt_op_data_width 0x20
#define input_system_unis_logic_sp_control_tile_sp_xmt_op_data_width 0x20
#define testbench_master_rec0_sl_error_message "slave port testbench_master_rec0_sl is not connected to the bus"
#define testbench_master_rec0_sl_master_port_address 0xFFFFFFFF
#define testbench_master_rec0_mt_data_width 0x200
#define testbench_master_rec1_sl_error_message "slave port testbench_master_rec1_sl is not connected to the bus"
#define testbench_master_rec1_sl_master_port_address 0xFFFFFFFF
#define testbench_master_rec1_mt_data_width 0x200
#define testbench_master_rec2_sl_error_message "slave port testbench_master_rec2_sl is not connected to the bus"
#define testbench_master_rec2_sl_master_port_address 0xFFFFFFFF
#define testbench_master_rec2_mt_data_width 0x200
#define testbench_host_bus_bfm_rec_in_error_message NULL
#define testbench_host_bus_bfm_rec_in_master_port_address 0x0
#define testbench_host_bus_bfm_play_in_error_message "slave port testbench_host_bus_bfm_play_in is not connected to the bus"
#define testbench_host_bus_bfm_play_in_master_port_address 0xFFFFFFFF
#define testbench_host_bus_mt_css_data_width 0x20
#define testbench_host_bus_mt_dbg0_data_width 0x20
#define testbench_host_bus_mt_regs_data_width 0x20
#define testbench_host_bus_mt_sec_data_width 0x20
#define testbench_absconv_npk_sl_error_message "slave port testbench_absconv_npk_sl is not connected to the bus"
#define testbench_absconv_npk_sl_master_port_address 0xFFFFFFFF
#define testbench_absconv_npk_mt_data_width 0x200
#define testbench_bus_sl0_error_message NULL
#define testbench_bus_sl0_master_port_address 0x0
#define testbench_bus_sl1_error_message "slave port testbench_bus_sl1 is not connected to the bus"
#define testbench_bus_sl1_master_port_address 0xFFFFFFFF
#define testbench_bus_sl2_error_message "slave port testbench_bus_sl2 is not connected to the bus"
#define testbench_bus_sl2_master_port_address 0xFFFFFFFF
#define testbench_bus_sl3_error_message "slave port testbench_bus_sl3 is not connected to the bus"
#define testbench_bus_sl3_master_port_address 0xFFFFFFFF
#define testbench_bus_sl4_error_message "slave port testbench_bus_sl4 is not connected to the bus"
#define testbench_bus_sl4_master_port_address 0xFFFFFFFF
#define testbench_bus_mt0_data_width 0x200
#define testbench_bus_mt_ddr_data_width 0x200
#define testbench_bus_mt_imr_data_width 0x200
#define testbench_absconv0_sl_error_message NULL
#define testbench_absconv0_sl_master_port_address 0x0
#define testbench_absconv0_mt_data_width 0x20
#define testbench_ddr_ip0_error_message NULL
#define testbench_ddr_ip0_master_port_address 0x100000000ULL
#define testbench_imr_ip0_error_message NULL
#define testbench_imr_ip0_master_port_address 0x200000000ULL
#define testbench_jtag_gpr0_slv_in_error_message NULL
#define testbench_jtag_gpr0_slv_in_master_port_address 0x400000000ULL
#define testbench_tb_regs_slv_in_error_message NULL
#define testbench_tb_regs_slv_in_master_port_address 0x600000000ULL
#define testbench_sec_regs_slv_in_error_message NULL
#define testbench_sec_regs_slv_in_master_port_address 0x700000000ULL
#define input_system_csi3_logic_ciopipe_ctrl_sl_sl_error_message NULL
#define input_system_csi3_logic_ciopipe_ctrl_sl_sl_master_port_address 0x68000
#define input_system_csi3_logic_ciopipe_ctrl_sl_mt_data_width 0x20
#define input_system_csi3_logic_ciopipe_ctrl_mt_sl_error_message "slave port input_system_csi3_logic_ciopipe_ctrl_mt_sl is not connected to the bus"
#define input_system_csi3_logic_ciopipe_ctrl_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ciopipe_ctrl_mt_mt_data_width 0x20
#define input_system_csi3_logic_ciopipe_mipi_mt_sl_error_message "slave port input_system_csi3_logic_ciopipe_mipi_mt_sl is not connected to the bus"
#define input_system_csi3_logic_ciopipe_mipi_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ciopipe_mipi_mt_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_0_sl_error_message "slave port input_system_csi3_logic_wide2sm_0_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_0_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_0_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_1_sl_error_message "slave port input_system_csi3_logic_wide2sm_1_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_1_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_1_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_2_sl_error_message "slave port input_system_csi3_logic_wide2sm_2_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_2_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_2_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_3_sl_error_message "slave port input_system_csi3_logic_wide2sm_3_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_3_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_3_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_4_sl_error_message "slave port input_system_csi3_logic_wide2sm_4_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_4_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_4_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_5_sl_error_message "slave port input_system_csi3_logic_wide2sm_5_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_5_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_5_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_6_sl_error_message "slave port input_system_csi3_logic_wide2sm_6_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_6_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_6_mt_data_width 0x80
#define input_system_csi3_logic_wide2sm_7_sl_error_message "slave port input_system_csi3_logic_wide2sm_7_sl is not connected to the bus"
#define input_system_csi3_logic_wide2sm_7_sl_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_wide2sm_7_mt_data_width 0x80
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ctrl_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ctrl_sp_master_port_address 0x68000
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ctrl_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ack_gen_ctrl_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_ack_gen_ctrl_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ack_gen_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ack_gen_ctrl_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ibuf_ctrl_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_ibuf_ctrl_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ibuf_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_ibuf_ctrl_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_0_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_0_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_0_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_0_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_1_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_1_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_1_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_1_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_2_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_2_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_2_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_2_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_3_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_3_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_3_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_3_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_4_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_4_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_4_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_4_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_5_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_5_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_5_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_5_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_6_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_6_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_6_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_6_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_7_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_7_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_7_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_sshield_sl_s2m_7_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_ciotrac_sl_ctrl_sl_error_message NULL
#define input_system_csi3_logic_ctrl_bus_ciotrac_sl_ctrl_sl_master_port_address 0x68000
#define input_system_csi3_logic_ctrl_bus_ciotrac_sl_ctrl_mt_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_rx_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_rx_sp_master_port_address 0x68000
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_rx_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_ibuf_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_ibuf_sp_master_port_address 0x6C000
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_ibuf_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_sp_error_message "slave port input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_sp is not connected to the bus"
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_mt_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_mt_sp_master_port_address 0x6F200
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus0_a_mt_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_sshield_ctrl_bus0_a_sl_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_sshield_ctrl_bus0_a_sl_sp_master_port_address 0x6F200
#define input_system_csi3_logic_ctrl_bus_sshield_ctrl_bus0_a_sl_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_gpreg_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_gpreg_sp_master_port_address 0x6F200
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_gpreg_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_0_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_0_sp_master_port_address 0x6F300
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_0_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_1_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_1_sp_master_port_address 0x6F400
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_1_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_2_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_2_sp_master_port_address 0x6F500
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_2_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_3_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_3_sp_master_port_address 0x6F600
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_3_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_4_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_4_sp_master_port_address 0x6F700
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_4_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_5_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_5_sp_master_port_address 0x6F800
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_5_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_6_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_6_sp_master_port_address 0x6F900
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_6_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_7_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_7_sp_master_port_address 0x6FA00
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_s2m_7_mp_data_width 0x20
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_irq_ctrl_sp_error_message NULL
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_irq_ctrl_sp_master_port_address 0x6FB00
#define input_system_csi3_logic_ctrl_bus_mshield_ctrl_bus1_irq_ctrl_mp_data_width 0x20
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_0_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_0_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_0_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_0_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_1_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_1_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_1_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_1_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_2_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_2_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_2_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_2_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_3_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_3_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_3_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_3_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_4_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_4_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_4_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_4_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_5_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_5_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_5_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_5_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_6_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_6_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_6_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_6_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_7_sp_error_message "slave port input_system_csi3_logic_mipi_bus_sshield_sl_s2m_7_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_7_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_sshield_sl_s2m_7_mp_data_width 0x80
#define input_system_csi3_logic_mipi_bus_mshield_mt_sp_error_message "slave port input_system_csi3_logic_mipi_bus_mshield_mt_sp is not connected to the bus"
#define input_system_csi3_logic_mipi_bus_mshield_mt_sp_master_port_address 0xFFFFFFFF
#define input_system_csi3_logic_mipi_bus_mshield_mt_mp_data_width 0x80
#define input_system_csi2_logic_ciopipe_ctrl_sl_sl_error_message NULL
#define input_system_csi2_logic_ciopipe_ctrl_sl_sl_master_port_address 0x60000
#define input_system_csi2_logic_ciopipe_ctrl_sl_mt_data_width 0x20
#define input_system_csi2_logic_ciopipe_ctrl_mt_sl_error_message "slave port input_system_csi2_logic_ciopipe_ctrl_mt_sl is not connected to the bus"
#define input_system_csi2_logic_ciopipe_ctrl_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ciopipe_ctrl_mt_mt_data_width 0x20
#define input_system_csi2_logic_ciopipe_mipi_mt_sl_error_message "slave port input_system_csi2_logic_ciopipe_mipi_mt_sl is not connected to the bus"
#define input_system_csi2_logic_ciopipe_mipi_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ciopipe_mipi_mt_mt_data_width 0x80
#define input_system_csi2_logic_cioconv_t_sl_error_message "slave port input_system_csi2_logic_cioconv_t_sl is not connected to the bus"
#define input_system_csi2_logic_cioconv_t_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_cioconv_t_mt_data_width 0x80
#define input_system_csi2_logic_wide2sm_a_sl_error_message "slave port input_system_csi2_logic_wide2sm_a_sl is not connected to the bus"
#define input_system_csi2_logic_wide2sm_a_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_wide2sm_a_mt_data_width 0x80
#define input_system_csi2_logic_wide2sm_b_sl_error_message "slave port input_system_csi2_logic_wide2sm_b_sl is not connected to the bus"
#define input_system_csi2_logic_wide2sm_b_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_wide2sm_b_mt_data_width 0x80
#define input_system_csi2_logic_wide2sm_c_sl_error_message "slave port input_system_csi2_logic_wide2sm_c_sl is not connected to the bus"
#define input_system_csi2_logic_wide2sm_c_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_wide2sm_c_mt_data_width 0x80
#define input_system_csi2_logic_wide2sm_d_sl_error_message "slave port input_system_csi2_logic_wide2sm_d_sl is not connected to the bus"
#define input_system_csi2_logic_wide2sm_d_sl_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_wide2sm_d_mt_data_width 0x80
#define input_system_csi2_logic_ctrl_bus_sshield_sl_ctrl_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_sshield_sl_ctrl_sp_master_port_address 0x60000
#define input_system_csi2_logic_ctrl_bus_sshield_sl_ctrl_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_sshield_sl_ibuf_ctrl_sp_error_message "slave port input_system_csi2_logic_ctrl_bus_sshield_sl_ibuf_ctrl_sp is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_sshield_sl_ibuf_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_sshield_sl_ibuf_ctrl_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_a_sp_error_message "slave port input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_a_sp is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_a_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_b_sp_error_message "slave port input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_b_sp is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_b_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_c_sp_error_message "slave port input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_c_sp is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_c_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_d_sp_error_message "slave port input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_d_sp is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_d_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_sshield_sl_s2m_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_ciotrac_sl_ctrl_sl_error_message NULL
#define input_system_csi2_logic_ctrl_bus_ciotrac_sl_ctrl_sl_master_port_address 0x60000
#define input_system_csi2_logic_ctrl_bus_ciotrac_sl_ctrl_mt_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_a_ibuf_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_a_ibuf_sp_master_port_address 0x60000
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_a_ibuf_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_sp_error_message "slave port input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_sp is not connected to the bus"
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_b_ctrl_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_a_mt_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_a_mt_sp_master_port_address 0x64000
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus0_a_mt_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_sshield_ctrl_bus0_a_sl_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_sshield_ctrl_bus0_a_sl_sp_master_port_address 0x64000
#define input_system_csi2_logic_ctrl_bus_sshield_ctrl_bus0_a_sl_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_a_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_a_sp_master_port_address 0x64000
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_b_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_b_sp_master_port_address 0x65000
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_c_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_c_sp_master_port_address 0x66000
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_d_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_d_sp_master_port_address 0x67000
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_rx_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_a_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_a_sp_master_port_address 0x64100
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_b_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_b_sp_master_port_address 0x65100
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_c_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_c_sp_master_port_address 0x66100
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_d_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_d_sp_master_port_address 0x67100
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_s2m_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_a_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_a_sp_master_port_address 0x64400
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_b_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_b_sp_master_port_address 0x65400
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_c_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_c_sp_master_port_address 0x66400
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_d_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_d_sp_master_port_address 0x67400
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_a_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_a_sp_master_port_address 0x64500
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_b_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_b_sp_master_port_address 0x65500
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_c_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_c_sp_master_port_address 0x66500
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_d_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_d_sp_master_port_address 0x67500
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl0_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_a_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_a_sp_master_port_address 0x64600
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_b_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_b_sp_master_port_address 0x65600
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_c_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_c_sp_master_port_address 0x66600
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_d_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_d_sp_master_port_address 0x67600
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_irq_ctrl1_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_a_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_a_sp_master_port_address 0x64700
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_a_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_b_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_b_sp_master_port_address 0x65700
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_b_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_c_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_c_sp_master_port_address 0x66700
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_c_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_d_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_d_sp_master_port_address 0x67700
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_d_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_sp_master_port_address 0x67800
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_gpreg_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_eqc_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_eqc_sp_master_port_address 0x67900
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_eqc_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_tmon_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_tmon_sp_master_port_address 0x67A00
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_tmon_mp_data_width 0x20
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_tmon1_sp_error_message NULL
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_tmon1_sp_master_port_address 0x67B00
#define input_system_csi2_logic_ctrl_bus_mshield_ctrl_bus_tmon1_mp_data_width 0x20
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_a_sp_error_message "slave port input_system_csi2_logic_mipi_bus_sshield_sl_s2m_a_sp is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_a_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_a_mp_data_width 0x80
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_b_sp_error_message "slave port input_system_csi2_logic_mipi_bus_sshield_sl_s2m_b_sp is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_b_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_b_mp_data_width 0x80
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_c_sp_error_message "slave port input_system_csi2_logic_mipi_bus_sshield_sl_s2m_c_sp is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_c_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_c_mp_data_width 0x80
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_d_sp_error_message "slave port input_system_csi2_logic_mipi_bus_sshield_sl_s2m_d_sp is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_d_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_sshield_sl_s2m_d_mp_data_width 0x80
#define input_system_csi2_logic_mipi_bus_sshield_sl_t_sp_error_message "slave port input_system_csi2_logic_mipi_bus_sshield_sl_t_sp is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_sshield_sl_t_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_sshield_sl_t_mp_data_width 0x80
#define input_system_csi2_logic_mipi_bus_mshield_mt_sp_error_message "slave port input_system_csi2_logic_mipi_bus_mshield_mt_sp is not connected to the bus"
#define input_system_csi2_logic_mipi_bus_mshield_mt_sp_master_port_address 0xFFFFFFFF
#define input_system_csi2_logic_mipi_bus_mshield_mt_mp_data_width 0x80
#define input_system_Csi_Mux_logic_sshield_sl_csi2_ctrl_sp_error_message "slave port input_system_Csi_Mux_logic_sshield_sl_csi2_ctrl_sp is not connected to the bus"
#define input_system_Csi_Mux_logic_sshield_sl_csi2_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_sshield_sl_csi2_ctrl_mp_data_width 0x20
#define input_system_Csi_Mux_logic_sshield_sl_csi2_sp_error_message "slave port input_system_Csi_Mux_logic_sshield_sl_csi2_sp is not connected to the bus"
#define input_system_Csi_Mux_logic_sshield_sl_csi2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_sshield_sl_csi2_mp_data_width 0x80
#define input_system_Csi_Mux_logic_sshield_sl_csi3_ctrl_sp_error_message "slave port input_system_Csi_Mux_logic_sshield_sl_csi3_ctrl_sp is not connected to the bus"
#define input_system_Csi_Mux_logic_sshield_sl_csi3_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_sshield_sl_csi3_ctrl_mp_data_width 0x20
#define input_system_Csi_Mux_logic_sshield_sl_csi3_sp_error_message "slave port input_system_Csi_Mux_logic_sshield_sl_csi3_sp is not connected to the bus"
#define input_system_Csi_Mux_logic_sshield_sl_csi3_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_sshield_sl_csi3_mp_data_width 0x80
#define input_system_Csi_Mux_logic_sshield_sl_csi3_csi2_ctrl_sp_error_message NULL
#define input_system_Csi_Mux_logic_sshield_sl_csi3_csi2_ctrl_sp_master_port_address 0x60000
#define input_system_Csi_Mux_logic_sshield_sl_csi3_csi2_ctrl_mp_data_width 0x20
#define input_system_Csi_Mux_logic_ciotrac_sl_csi2_ctrl_sl_error_message "slave port input_system_Csi_Mux_logic_ciotrac_sl_csi2_ctrl_sl is not connected to the bus"
#define input_system_Csi_Mux_logic_ciotrac_sl_csi2_ctrl_sl_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_ciotrac_sl_csi2_ctrl_mt_data_width 0x20
#define input_system_Csi_Mux_logic_ciotrac_sl_csi2_sl_error_message "slave port input_system_Csi_Mux_logic_ciotrac_sl_csi2_sl is not connected to the bus"
#define input_system_Csi_Mux_logic_ciotrac_sl_csi2_sl_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_ciotrac_sl_csi2_mt_data_width 0x80
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_ctrl_sl_error_message "slave port input_system_Csi_Mux_logic_ciotrac_sl_csi3_ctrl_sl is not connected to the bus"
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_ctrl_sl_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_ctrl_mt_data_width 0x20
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_sl_error_message "slave port input_system_Csi_Mux_logic_ciotrac_sl_csi3_sl is not connected to the bus"
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_sl_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_mt_data_width 0x80
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_csi2_ctrl_sl_error_message NULL
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_csi2_ctrl_sl_master_port_address 0x60000
#define input_system_Csi_Mux_logic_ciotrac_sl_csi3_csi2_ctrl_mt_data_width 0x20
#define input_system_Csi_Mux_logic_mshield_cbus2to1_sp_error_message "slave port input_system_Csi_Mux_logic_mshield_cbus2to1_sp is not connected to the bus"
#define input_system_Csi_Mux_logic_mshield_cbus2to1_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_mshield_cbus2to1_mp_data_width 0x20
#define input_system_Csi_Mux_logic_mshield_cbus1to2_0_sp_error_message NULL
#define input_system_Csi_Mux_logic_mshield_cbus1to2_0_sp_master_port_address 0x60000
#define input_system_Csi_Mux_logic_mshield_cbus1to2_0_mp_data_width 0x20
#define input_system_Csi_Mux_logic_mshield_cbus1to2_1_sp_error_message NULL
#define input_system_Csi_Mux_logic_mshield_cbus1to2_1_sp_master_port_address 0x68000
#define input_system_Csi_Mux_logic_mshield_cbus1to2_1_mp_data_width 0x20
#define input_system_Csi_Mux_logic_mshield_dbus_sp_error_message "slave port input_system_Csi_Mux_logic_mshield_dbus_sp is not connected to the bus"
#define input_system_Csi_Mux_logic_mshield_dbus_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_Mux_logic_mshield_dbus_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_0_sl_error_message "slave port input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_0_sl is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_0_sl_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_0_mt_data_width 0x20
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_1_sl_error_message NULL
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_1_sl_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_ctrl_1_mt_data_width 0x20
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_sl_error_message "slave port input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_sl is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_sl_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_ciotrac_sl_csi3_csi2_mt_data_width 0x80
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_1_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_1_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_1_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_1_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_1_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_1_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_1_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_1_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_1_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_1_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_1_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_1_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_1_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_1_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_1_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_1_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_1_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_1_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_1_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_1_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_1_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_1_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_2_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_2_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_2_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_2_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_2_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_2_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_2_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_2_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_2_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_2_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_2_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_2_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_2_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_2_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_2_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_2_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_2_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_2_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_3_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_3_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_3_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_3_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_3_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_3_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_3_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_3_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_3_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_3_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_3_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_3_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_3_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_3_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_0_3_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_3_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_3_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_csi2_ctrl_1_3_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_3_sp_error_message "slave port input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_3_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_3_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_sshield_sl_csi3_cio2_3_mp_data_width 0x80
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_0_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_sp_error_message NULL
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_sp_master_port_address 0x60000
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_ctrl_1_mp_data_width 0x20
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_sp_error_message "slave port input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_sp is not connected to the bus"
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_sp_master_port_address 0xFFFFFFFF
#define input_system_Csi_CIOSchield_logic_mshield_sl_csi3_csi2_mp_data_width 0x80
#define input_system_is_a_logic_ciopipe_ctrl_sl_sl_error_message NULL
#define input_system_is_a_logic_ciopipe_ctrl_sl_sl_master_port_address 0xA0000
#define input_system_is_a_logic_ciopipe_ctrl_sl_mt_data_width 0x20
#define input_system_is_a_logic_ciopipe_ctrl_mt_sl_error_message "slave port input_system_is_a_logic_ciopipe_ctrl_mt_sl is not connected to the bus"
#define input_system_is_a_logic_ciopipe_ctrl_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_ciopipe_ctrl_mt_mt_data_width 0x20
#define input_system_is_a_logic_ciopipe_mipibuf_mt_sl_error_message "slave port input_system_is_a_logic_ciopipe_mipibuf_mt_sl is not connected to the bus"
#define input_system_is_a_logic_ciopipe_mipibuf_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_ciopipe_mipibuf_mt_mt_data_width 0x100
#define input_system_is_a_logic_ciopipe_pixelbuf_mt_sl_error_message "slave port input_system_is_a_logic_ciopipe_pixelbuf_mt_sl is not connected to the bus"
#define input_system_is_a_logic_ciopipe_pixelbuf_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_ciopipe_pixelbuf_mt_mt_data_width 0x200
#define input_system_is_a_logic_ciopipe_t_mt_sl_error_message "slave port input_system_is_a_logic_ciopipe_t_mt_sl is not connected to the bus"
#define input_system_is_a_logic_ciopipe_t_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_ciopipe_t_mt_mt_data_width 0x40
#define input_system_is_a_logic_cioextr_dma_sl_error_message "slave port input_system_is_a_logic_cioextr_dma_sl is not connected to the bus"
#define input_system_is_a_logic_cioextr_dma_sl_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_cioextr_dma_mt_data_width 0x100
#define input_system_is_a_logic_loc_bus_sshield_sl_ctrl_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_sshield_sl_ctrl_sp_master_port_address 0xA0000
#define input_system_is_a_logic_loc_bus_sshield_sl_ctrl_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_sshield_sl_ibuf_ctrl_sp_error_message "slave port input_system_is_a_logic_loc_bus_sshield_sl_ibuf_ctrl_sp is not connected to the bus"
#define input_system_is_a_logic_loc_bus_sshield_sl_ibuf_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_sshield_sl_ibuf_ctrl_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_sshield_sl_dma_sp_error_message "slave port input_system_is_a_logic_loc_bus_sshield_sl_dma_sp is not connected to the bus"
#define input_system_is_a_logic_loc_bus_sshield_sl_dma_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_sshield_sl_dma_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_sshield_sl_isa_sp_error_message "slave port input_system_is_a_logic_loc_bus_sshield_sl_isa_sp is not connected to the bus"
#define input_system_is_a_logic_loc_bus_sshield_sl_isa_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_sshield_sl_isa_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_sshield_sl_s2m0_sp_error_message "slave port input_system_is_a_logic_loc_bus_sshield_sl_s2m0_sp is not connected to the bus"
#define input_system_is_a_logic_loc_bus_sshield_sl_s2m0_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_sshield_sl_s2m0_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_sshield_sl_s2m1_sp_error_message "slave port input_system_is_a_logic_loc_bus_sshield_sl_s2m1_sp is not connected to the bus"
#define input_system_is_a_logic_loc_bus_sshield_sl_s2m1_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_loc_bus_sshield_sl_s2m1_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_ciotrac_sl_ctrl_sl_error_message NULL
#define input_system_is_a_logic_loc_bus_ciotrac_sl_ctrl_sl_master_port_address 0xA0000
#define input_system_is_a_logic_loc_bus_ciotrac_sl_ctrl_mt_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_a_isa_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_a_isa_sp_master_port_address 0xA0000
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_a_isa_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_a_dma_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_a_dma_sp_master_port_address 0xB0000
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_a_dma_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_b_ctrl_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_b_ctrl_sp_master_port_address 0xC0000
#define input_system_is_a_logic_loc_bus_mshield_loc_bus0_b_ctrl_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus1_ibuf_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus1_ibuf_sp_master_port_address 0xBC000
#define input_system_is_a_logic_loc_bus_mshield_loc_bus1_ibuf_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus1_mt_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus1_mt_sp_master_port_address 0xB8000
#define input_system_is_a_logic_loc_bus_mshield_loc_bus1_mt_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_sshield_loc_bus1_sl_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_sshield_loc_bus1_sl_sp_master_port_address 0xB8000
#define input_system_is_a_logic_loc_bus_sshield_loc_bus1_sl_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_s2m0_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_s2m0_sp_master_port_address 0xB8000
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_s2m0_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_s2m1_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_s2m1_sp_master_port_address 0xB8100
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_s2m1_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_mipi_be0_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_mipi_be0_sp_master_port_address 0xB8200
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_mipi_be0_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_mipi_be1_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_mipi_be1_sp_master_port_address 0xB8300
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_mipi_be1_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_gpreg_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_gpreg_sp_master_port_address 0xB8400
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_gpreg_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_irq_ctrl_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_irq_ctrl_sp_master_port_address 0xB8500
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_irq_ctrl_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_pf_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_pf_sp_master_port_address 0xB8600
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_pf_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_cio2str_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_cio2str_sp_master_port_address 0xB8700
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_cio2str_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_eqc_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_eqc_sp_master_port_address 0xB8800
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_eqc_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_tmon_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_tmon_sp_master_port_address 0xB8900
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_tmon_mp_data_width 0x20
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_tmon1_sp_error_message NULL
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_tmon1_sp_master_port_address 0xB8A00
#define input_system_is_a_logic_loc_bus_mshield_loc_bus2_tmon1_mp_data_width 0x20
#define input_system_is_a_logic_pixel_bus_sshield_sl_s2m0_sp_error_message "slave port input_system_is_a_logic_pixel_bus_sshield_sl_s2m0_sp is not connected to the bus"
#define input_system_is_a_logic_pixel_bus_sshield_sl_s2m0_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_pixel_bus_sshield_sl_s2m0_mp_data_width 0x200
#define input_system_is_a_logic_pixel_bus_sshield_sl_s2m1_sp_error_message "slave port input_system_is_a_logic_pixel_bus_sshield_sl_s2m1_sp is not connected to the bus"
#define input_system_is_a_logic_pixel_bus_sshield_sl_s2m1_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_pixel_bus_sshield_sl_s2m1_mp_data_width 0x200
#define input_system_is_a_logic_pixel_bus_mshield_mt_pixel_buf_sp_error_message "slave port input_system_is_a_logic_pixel_bus_mshield_mt_pixel_buf_sp is not connected to the bus"
#define input_system_is_a_logic_pixel_bus_mshield_mt_pixel_buf_sp_master_port_address 0xFFFFFFFF
#define input_system_is_a_logic_pixel_bus_mshield_mt_pixel_buf_mp_data_width 0x200
#define input_system_unis_logic_cioconv_icache_sl_error_message "slave port input_system_unis_logic_cioconv_icache_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_icache_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_icache_mt_data_width 0x200
#define input_system_unis_logic_cioconv_dma_fw_sl_error_message "slave port input_system_unis_logic_cioconv_dma_fw_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_dma_fw_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_dma_fw_mt_data_width 0x200
#define input_system_unis_logic_cioconv_mipi_sl_error_message "slave port input_system_unis_logic_cioconv_mipi_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_mipi_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_mipi_mt_data_width 0x200
#define input_system_unis_logic_burst_conv_csimipi2mipi_sl_error_message "slave port input_system_unis_logic_burst_conv_csimipi2mipi_sl is not connected to the bus"
#define input_system_unis_logic_burst_conv_csimipi2mipi_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_burst_conv_csimipi2mipi_mt_data_width 0x200
#define input_system_unis_logic_cioconv_mipi2pixel_sl_error_message "slave port input_system_unis_logic_cioconv_mipi2pixel_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_mipi2pixel_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_mipi2pixel_mt_data_width 0x200
#define input_system_unis_logic_burst_conv_mipi2pixel_sl_error_message "slave port input_system_unis_logic_burst_conv_mipi2pixel_sl is not connected to the bus"
#define input_system_unis_logic_burst_conv_mipi2pixel_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_burst_conv_mipi2pixel_mt_data_width 0x200
#define input_system_unis_logic_cioconv_ctrl2mipi_sl_error_message NULL
#define input_system_unis_logic_cioconv_ctrl2mipi_sl_master_port_address 0x20000
#define input_system_unis_logic_cioconv_ctrl2mipi_mt_data_width 0x200
#define input_system_unis_logic_burst_conv_ctrl2mipi_sl_error_message NULL
#define input_system_unis_logic_burst_conv_ctrl2mipi_sl_master_port_address 0x20000
#define input_system_unis_logic_burst_conv_ctrl2mipi_mt_data_width 0x200
#define input_system_unis_logic_cioconv_is_a2mipi_sl_error_message "slave port input_system_unis_logic_cioconv_is_a2mipi_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_is_a2mipi_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_is_a2mipi_mt_data_width 0x200
#define input_system_unis_logic_burst_conv_is_a2mipi_sl_error_message "slave port input_system_unis_logic_burst_conv_is_a2mipi_sl is not connected to the bus"
#define input_system_unis_logic_burst_conv_is_a2mipi_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_burst_conv_is_a2mipi_mt_data_width 0x200
#define input_system_unis_logic_cioconv_pixel2sp_sl_error_message NULL
#define input_system_unis_logic_cioconv_pixel2sp_sl_master_port_address 0xC0000
#define input_system_unis_logic_cioconv_pixel2sp_mt_data_width 0x40
#define input_system_unis_logic_burst_conv_pixel2sp_sl_error_message NULL
#define input_system_unis_logic_burst_conv_pixel2sp_sl_master_port_address 0xC0000
#define input_system_unis_logic_burst_conv_pixel2sp_mt_data_width 0x40
#define input_system_unis_logic_cioconv_ctrl2pixel_sl_error_message NULL
#define input_system_unis_logic_cioconv_ctrl2pixel_sl_master_port_address 0x40000
#define input_system_unis_logic_cioconv_ctrl2pixel_mt_data_width 0x200
#define input_system_unis_logic_burst_conv_ctrl2pixel_sl_error_message NULL
#define input_system_unis_logic_burst_conv_ctrl2pixel_sl_master_port_address 0x40000
#define input_system_unis_logic_burst_conv_ctrl2pixel_mt_data_width 0x200
#define input_system_unis_logic_cioconv_ctrl_dma_bus_sl_error_message "slave port input_system_unis_logic_cioconv_ctrl_dma_bus_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_ctrl_dma_bus_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_ctrl_dma_bus_mt_data_width 0x20
#define input_system_unis_logic_burst_conv_ctrl_dma_bus_sl_error_message "slave port input_system_unis_logic_burst_conv_ctrl_dma_bus_sl is not connected to the bus"
#define input_system_unis_logic_burst_conv_ctrl_dma_bus_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_burst_conv_ctrl_dma_bus_mt_data_width 0x20
#define input_system_unis_logic_cioconv_sp2mmu_sl_error_message "slave port input_system_unis_logic_cioconv_sp2mmu_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_sp2mmu_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_sp2mmu_mt_data_width 0x200
#define input_system_unis_logic_cioconv_trace_ddr_sl_error_message "slave port input_system_unis_logic_cioconv_trace_ddr_sl is not connected to the bus"
#define input_system_unis_logic_cioconv_trace_ddr_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_cioconv_trace_ddr_mt_data_width 0x200
#define input_system_unis_logic_burst_conv_trace_ddr_sl_error_message "slave port input_system_unis_logic_burst_conv_trace_ddr_sl is not connected to the bus"
#define input_system_unis_logic_burst_conv_trace_ddr_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_burst_conv_trace_ddr_mt_data_width 0x200
#define input_system_unis_logic_cioswcnv_mipi_sl_error_message NULL
#define input_system_unis_logic_cioswcnv_mipi_sl_master_port_address 0x20000
#define input_system_unis_logic_cioswcnv_mipi_mt_data_width 0x200
#define input_system_unis_logic_cioswcnv_pixel_sl_error_message NULL
#define input_system_unis_logic_cioswcnv_pixel_sl_master_port_address 0x40000
#define input_system_unis_logic_cioswcnv_pixel_mt_data_width 0x200
#define input_system_unis_logic_slave_cdc_cdc_sl_sl_error_message NULL
#define input_system_unis_logic_slave_cdc_cdc_sl_sl_master_port_address 0x0
#define input_system_unis_logic_slave_cdc_cdc_sl_mt_data_width 0x20
#define input_system_unis_logic_master_cdc_cdc_mt0_sl_error_message "slave port input_system_unis_logic_master_cdc_cdc_mt0_sl is not connected to the bus"
#define input_system_unis_logic_master_cdc_cdc_mt0_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_cdc_cdc_mt0_mt_data_width 0x200
#define input_system_unis_logic_master_cdc_cdc_mt1_sl_error_message "slave port input_system_unis_logic_master_cdc_cdc_mt1_sl is not connected to the bus"
#define input_system_unis_logic_master_cdc_cdc_mt1_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_cdc_cdc_mt1_mt_data_width 0x200
#define input_system_unis_logic_master_cdc_cdc_mt2_sl_error_message "slave port input_system_unis_logic_master_cdc_cdc_mt2_sl is not connected to the bus"
#define input_system_unis_logic_master_cdc_cdc_mt2_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_cdc_cdc_mt2_mt_data_width 0x200
#define input_system_unis_logic_master_npk_cdc_cdc_mt_sl_error_message "slave port input_system_unis_logic_master_npk_cdc_cdc_mt_sl is not connected to the bus"
#define input_system_unis_logic_master_npk_cdc_cdc_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_master_npk_cdc_cdc_mt_mt_data_width 0x40
#define input_system_unis_logic_ctrl_bus_ciotrac_sl_csi3_csi2_sl_error_message "slave port input_system_unis_logic_ctrl_bus_ciotrac_sl_csi3_csi2_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_ciotrac_sl_csi3_csi2_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_ciotrac_sl_csi3_csi2_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_csi3_csi2_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_csi3_csi2_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_csi3_csi2_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_csi3_csi2_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_is_a_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_is_a_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_is_a_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_is_a_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_ctrl_mipi_gen_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_ctrl_mipi_gen_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_ctrl_mipi_gen_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_ctrl_mipi_gen_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_m0_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_m0_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_m0_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_m0_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_fw_dma_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext0_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext0_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext0_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext0_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext1_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext1_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext1_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_ext1_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_mmu_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_sshield_sl_mmu_sp_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_sshield_sl_mmu_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_bus_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_dma_bus_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_dma_bus_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sl_pma_if_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sl_pma_if_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sl_pma_if_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sl_pma_if_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt0_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl_iw_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl_iw_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl_iw_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt0_sl_iw_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_b0_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_b0_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_b0_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_b0_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_b1_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_b1_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_b1_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_b1_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_b2_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_b2_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_b2_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_b2_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_b3_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_b3_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_b3_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_b3_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_sp_sp_error_message "slave port input_system_unis_logic_ctrl_bus_mshield_sp_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_mshield_sp_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_mshield_sp_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_host_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_host_sp_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_mshield_host_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_bus0_sp_error_message "slave port input_system_unis_logic_ctrl_bus_mshield_bus0_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_mshield_bus0_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_mshield_bus0_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_bus1_sp_error_message "slave port input_system_unis_logic_ctrl_bus_mshield_bus1_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_mshield_bus1_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_mshield_bus1_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_bus2_sp_error_message "slave port input_system_unis_logic_ctrl_bus_mshield_bus2_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_mshield_bus2_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_mshield_bus2_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_bus3_sp_error_message "slave port input_system_unis_logic_ctrl_bus_mshield_bus3_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_mshield_bus3_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_mshield_bus3_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_sp_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_sp_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_sp_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_sp_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_host_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_sshield_host_sp_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_sshield_host_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_bus0_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_bus0_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_bus0_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_bus0_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_bus1_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_bus1_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_bus1_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_bus1_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_bus2_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_bus2_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_bus2_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_bus2_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_bus3_sp_error_message "slave port input_system_unis_logic_ctrl_bus_sshield_bus3_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_sshield_bus3_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_sshield_bus3_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_bus0_a_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_bus0_a_sp_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_mshield_bus0_a_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_bus0_b_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_bus0_b_sp_master_port_address 0xA0000
#define input_system_unis_logic_ctrl_bus_mshield_bus0_b_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_bus0_a_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_sshield_bus0_a_sp_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_sshield_bus0_a_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_sshield_bus0_b_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_sshield_bus0_b_sp_master_port_address 0xA0000
#define input_system_unis_logic_ctrl_bus_sshield_bus0_b_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_dma_bus_sl_error_message "slave port input_system_unis_logic_ctrl_bus_cioext_dma_bus_sl is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_cioext_dma_bus_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_cioext_dma_bus_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_csi3_csi2_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_csi3_csi2_sl_master_port_address 0x60000
#define input_system_unis_logic_ctrl_bus_cioext_csi3_csi2_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_mipi_gen_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_mipi_gen_sl_master_port_address 0x7A000
#define input_system_unis_logic_ctrl_bus_cioext_mipi_gen_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_is_a_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_is_a_sl_master_port_address 0xA0000
#define input_system_unis_logic_ctrl_bus_cioext_is_a_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_fw_dma_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_fw_dma_sl_master_port_address 0x70000
#define input_system_unis_logic_ctrl_bus_cioext_fw_dma_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_sp_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_sp_sl_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_cioext_sp_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_dma_ext0_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_dma_ext0_sl_master_port_address 0x80000
#define input_system_unis_logic_ctrl_bus_cioext_dma_ext0_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_dma_ext1_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_dma_ext1_sl_master_port_address 0x90000
#define input_system_unis_logic_ctrl_bus_cioext_dma_ext1_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_gpio_irq_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_gpio_irq_sl_master_port_address 0x78000
#define input_system_unis_logic_ctrl_bus_cioext_gpio_irq_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_mipibuf_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_mipibuf_sl_master_port_address 0x20000
#define input_system_unis_logic_ctrl_bus_cioext_mipibuf_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_pixelbuf_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_pixelbuf_sl_master_port_address 0x40000
#define input_system_unis_logic_ctrl_bus_cioext_pixelbuf_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_pma_if_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_pma_if_sl_master_port_address 0x7C000
#define input_system_unis_logic_ctrl_bus_cioext_pma_if_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_trace_unit_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_trace_unit_sl_master_port_address 0x7D000
#define input_system_unis_logic_ctrl_bus_cioext_trace_unit_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_gate_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_gate_sl_master_port_address 0x7E000
#define input_system_unis_logic_ctrl_bus_cioext_gate_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_cioext_mmu_sl_error_message NULL
#define input_system_unis_logic_ctrl_bus_cioext_mmu_sl_master_port_address 0xE0000
#define input_system_unis_logic_ctrl_bus_cioext_mmu_mt_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_csi3_csi2_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_csi3_csi2_sp_master_port_address 0x60000
#define input_system_unis_logic_ctrl_bus_mshield_mt_csi3_csi2_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_mipi_gen_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_mipi_gen_sp_master_port_address 0x7A000
#define input_system_unis_logic_ctrl_bus_mshield_mt_mipi_gen_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_is_a_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_is_a_sp_master_port_address 0xA0000
#define input_system_unis_logic_ctrl_bus_mshield_mt_is_a_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_fw_dma_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_fw_dma_sp_master_port_address 0x70000
#define input_system_unis_logic_ctrl_bus_mshield_mt_fw_dma_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_sp_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_sp_sp_master_port_address 0x0
#define input_system_unis_logic_ctrl_bus_mshield_mt_sp_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_dma_ext0_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_dma_ext0_sp_master_port_address 0x80000
#define input_system_unis_logic_ctrl_bus_mshield_mt_dma_ext0_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_dma_ext1_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_dma_ext1_sp_master_port_address 0x90000
#define input_system_unis_logic_ctrl_bus_mshield_mt_dma_ext1_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_isbt_sp_error_message "slave port input_system_unis_logic_ctrl_bus_mshield_mt_isbt_sp is not connected to the bus"
#define input_system_unis_logic_ctrl_bus_mshield_mt_isbt_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_ctrl_bus_mshield_mt_isbt_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_mmu_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_mmu_sp_master_port_address 0xE0000
#define input_system_unis_logic_ctrl_bus_mshield_mt_mmu_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_gpio_irq_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_gpio_irq_sp_master_port_address 0x78000
#define input_system_unis_logic_ctrl_bus_mshield_mt_gpio_irq_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_mipibuf_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_mipibuf_sp_master_port_address 0x20000
#define input_system_unis_logic_ctrl_bus_mshield_mt_mipibuf_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_pixelbuf_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_pixelbuf_sp_master_port_address 0x40000
#define input_system_unis_logic_ctrl_bus_mshield_mt_pixelbuf_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_pma_if_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_pma_if_sp_master_port_address 0x7C000
#define input_system_unis_logic_ctrl_bus_mshield_mt_pma_if_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_trace_unit_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_trace_unit_sp_master_port_address 0x7D000
#define input_system_unis_logic_ctrl_bus_mshield_mt_trace_unit_mp_data_width 0x20
#define input_system_unis_logic_ctrl_bus_mshield_mt_gate_sp_error_message NULL
#define input_system_unis_logic_ctrl_bus_mshield_mt_gate_sp_master_port_address 0x7E000
#define input_system_unis_logic_ctrl_bus_mshield_mt_gate_mp_data_width 0x20
#define input_system_unis_logic_csi_mipi_bus_sshield_sl_csi3_csi2_sp_error_message "slave port input_system_unis_logic_csi_mipi_bus_sshield_sl_csi3_csi2_sp is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_sshield_sl_csi3_csi2_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_sshield_sl_csi3_csi2_mp_data_width 0x80
#define input_system_unis_logic_csi_mipi_bus_sshield_sl_mipi_gen_sp_error_message "slave port input_system_unis_logic_csi_mipi_bus_sshield_sl_mipi_gen_sp is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_sshield_sl_mipi_gen_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_sshield_sl_mipi_gen_mp_data_width 0x80
#define input_system_unis_logic_csi_mipi_bus_ciotrac_sl_csi3_csi2_sl_error_message "slave port input_system_unis_logic_csi_mipi_bus_ciotrac_sl_csi3_csi2_sl is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_ciotrac_sl_csi3_csi2_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_ciotrac_sl_csi3_csi2_mt_data_width 0x80
#define input_system_unis_logic_csi_mipi_bus_mshield_mt_mipi_bus_sp_error_message "slave port input_system_unis_logic_csi_mipi_bus_mshield_mt_mipi_bus_sp is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_mshield_mt_mipi_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_mshield_mt_mipi_bus_mp_data_width 0x80
#define input_system_unis_logic_csi_mipi_bus_mshield_mt_pixel_bus_sp_error_message "slave port input_system_unis_logic_csi_mipi_bus_mshield_mt_pixel_bus_sp is not connected to the bus"
#define input_system_unis_logic_csi_mipi_bus_mshield_mt_pixel_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_csi_mipi_bus_mshield_mt_pixel_bus_mp_data_width 0x80
#define input_system_unis_logic_mipi_bus_sshield_sl_ctrl_bus_sp_error_message NULL
#define input_system_unis_logic_mipi_bus_sshield_sl_ctrl_bus_sp_master_port_address 0x20000
#define input_system_unis_logic_mipi_bus_sshield_sl_ctrl_bus_mp_data_width 0x200
#define input_system_unis_logic_mipi_bus_sshield_sl_csi_mipi_bus_sp_error_message "slave port input_system_unis_logic_mipi_bus_sshield_sl_csi_mipi_bus_sp is not connected to the bus"
#define input_system_unis_logic_mipi_bus_sshield_sl_csi_mipi_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_sshield_sl_csi_mipi_bus_mp_data_width 0x200
#define input_system_unis_logic_mipi_bus_sshield_sl_is_a_sp_error_message "slave port input_system_unis_logic_mipi_bus_sshield_sl_is_a_sp is not connected to the bus"
#define input_system_unis_logic_mipi_bus_sshield_sl_is_a_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_sshield_sl_is_a_mp_data_width 0x200
#define input_system_unis_logic_mipi_bus_sshield_sl_dma_bus_sp_error_message "slave port input_system_unis_logic_mipi_bus_sshield_sl_dma_bus_sp is not connected to the bus"
#define input_system_unis_logic_mipi_bus_sshield_sl_dma_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_sshield_sl_dma_bus_mp_data_width 0x200
#define input_system_unis_logic_mipi_bus_ciotrac_sl_is_a_sl_error_message "slave port input_system_unis_logic_mipi_bus_ciotrac_sl_is_a_sl is not connected to the bus"
#define input_system_unis_logic_mipi_bus_ciotrac_sl_is_a_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_bus_ciotrac_sl_is_a_mt_data_width 0x200
#define input_system_unis_logic_mipi_bus_mshield_mt_mipibuf_sp_error_message NULL
#define input_system_unis_logic_mipi_bus_mshield_mt_mipibuf_sp_master_port_address 0x20000
#define input_system_unis_logic_mipi_bus_mshield_mt_mipibuf_mp_data_width 0x200
#define input_system_unis_logic_dma_bus_sshield_sl_dma_ext0_sp_error_message "slave port input_system_unis_logic_dma_bus_sshield_sl_dma_ext0_sp is not connected to the bus"
#define input_system_unis_logic_dma_bus_sshield_sl_dma_ext0_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_sshield_sl_dma_ext0_mp_data_width 0x200
#define input_system_unis_logic_dma_bus_sshield_sl_dma_ext1_sp_error_message "slave port input_system_unis_logic_dma_bus_sshield_sl_dma_ext1_sp is not connected to the bus"
#define input_system_unis_logic_dma_bus_sshield_sl_dma_ext1_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_sshield_sl_dma_ext1_mp_data_width 0x200
#define input_system_unis_logic_dma_bus_mshield_mt_ctrl_sp_error_message "slave port input_system_unis_logic_dma_bus_mshield_mt_ctrl_sp is not connected to the bus"
#define input_system_unis_logic_dma_bus_mshield_mt_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_mshield_mt_ctrl_mp_data_width 0x200
#define input_system_unis_logic_dma_bus_mshield_mt_pixel_sp_error_message "slave port input_system_unis_logic_dma_bus_mshield_mt_pixel_sp is not connected to the bus"
#define input_system_unis_logic_dma_bus_mshield_mt_pixel_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_mshield_mt_pixel_mp_data_width 0x200
#define input_system_unis_logic_dma_bus_mshield_mt_mipi_sp_error_message "slave port input_system_unis_logic_dma_bus_mshield_mt_mipi_sp is not connected to the bus"
#define input_system_unis_logic_dma_bus_mshield_mt_mipi_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_bus_mshield_mt_mipi_mp_data_width 0x200
#define input_system_unis_logic_pixel_bus_sshield_sl_is_a_sp_error_message "slave port input_system_unis_logic_pixel_bus_sshield_sl_is_a_sp is not connected to the bus"
#define input_system_unis_logic_pixel_bus_sshield_sl_is_a_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_pixel_bus_sshield_sl_is_a_mp_data_width 0x200
#define input_system_unis_logic_pixel_bus_sshield_sl_ctrl_bus_sp_error_message NULL
#define input_system_unis_logic_pixel_bus_sshield_sl_ctrl_bus_sp_master_port_address 0x40000
#define input_system_unis_logic_pixel_bus_sshield_sl_ctrl_bus_mp_data_width 0x200
#define input_system_unis_logic_pixel_bus_sshield_sl_csi_mipi_bus_sp_error_message "slave port input_system_unis_logic_pixel_bus_sshield_sl_csi_mipi_bus_sp is not connected to the bus"
#define input_system_unis_logic_pixel_bus_sshield_sl_csi_mipi_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_pixel_bus_sshield_sl_csi_mipi_bus_mp_data_width 0x200
#define input_system_unis_logic_pixel_bus_sshield_sl_dma_bus_sp_error_message "slave port input_system_unis_logic_pixel_bus_sshield_sl_dma_bus_sp is not connected to the bus"
#define input_system_unis_logic_pixel_bus_sshield_sl_dma_bus_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_pixel_bus_sshield_sl_dma_bus_mp_data_width 0x200
#define input_system_unis_logic_pixel_bus_mshield_mt_pixel_buf_sp_error_message NULL
#define input_system_unis_logic_pixel_bus_mshield_mt_pixel_buf_sp_master_port_address 0x40000
#define input_system_unis_logic_pixel_bus_mshield_mt_pixel_buf_mp_data_width 0x200
#define input_system_unis_logic_pixel_bus_mshield_mt_sp_sp_error_message NULL
#define input_system_unis_logic_pixel_bus_mshield_mt_sp_sp_master_port_address 0xC0000
#define input_system_unis_logic_pixel_bus_mshield_mt_sp_mp_data_width 0x200
#define input_system_unis_logic_mipi_gen_ciopipe_ctrl_sl_sl_error_message NULL
#define input_system_unis_logic_mipi_gen_ciopipe_ctrl_sl_sl_master_port_address 0x7A000
#define input_system_unis_logic_mipi_gen_ciopipe_ctrl_sl_mt_data_width 0x20
#define input_system_unis_logic_mipi_gen_ciopipe_ctrl_mt_sl_error_message "slave port input_system_unis_logic_mipi_gen_ciopipe_ctrl_mt_sl is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ciopipe_ctrl_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ciopipe_ctrl_mt_mt_data_width 0x20
#define input_system_unis_logic_mipi_gen_ciopipe_mipi_mt_sl_error_message "slave port input_system_unis_logic_mipi_gen_ciopipe_mipi_mt_sl is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ciopipe_mipi_mt_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ciopipe_mipi_mt_mt_data_width 0x80
#define input_system_unis_logic_mipi_gen_wide2sm0_sl_error_message "slave port input_system_unis_logic_mipi_gen_wide2sm0_sl is not connected to the bus"
#define input_system_unis_logic_mipi_gen_wide2sm0_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_wide2sm0_mt_data_width 0x80
#define input_system_unis_logic_mipi_gen_wide2sm1_sl_error_message "slave port input_system_unis_logic_mipi_gen_wide2sm1_sl is not connected to the bus"
#define input_system_unis_logic_mipi_gen_wide2sm1_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_wide2sm1_mt_data_width 0x80
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ctrl_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ctrl_sp_master_port_address 0x7A000
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ctrl_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ibuf_ctrl_sp_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ibuf_ctrl_sp is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ibuf_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_ibuf_ctrl_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m0_sp_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m0_sp is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m0_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m0_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m1_sp_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m1_sp is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m1_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_sshield_sl_s2m1_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_gpreg_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_gpreg_sp_master_port_address 0x7B900
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_gpreg_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ibuf_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ibuf_sp_master_port_address 0x7A000
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ibuf_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_s2m0_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_s2m0_sp_master_port_address 0x7B000
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_s2m0_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_s2m1_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_s2m1_sp_master_port_address 0x7B100
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_s2m1_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_pkt_gen0_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_pkt_gen0_sp_master_port_address 0x7B200
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_pkt_gen0_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_pkt_gen1_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_pkt_gen1_sp_master_port_address 0x7B300
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mipi_pkt_gen1_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mt_irq_ctrl_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mt_irq_ctrl_sp_master_port_address 0x7BA00
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mt_irq_ctrl_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mt_eqc_sp_error_message NULL
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mt_eqc_sp_master_port_address 0x7B800
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_mt_eqc_mp_data_width 0x20
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ctrl_sp_error_message "slave port input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ctrl_sp is not connected to the bus"
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ctrl_sp_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mipi_gen_ctrl_bus_mshield_ctrl_mp_data_width 0x20
#define input_system_unis_logic_dma_ext0_cioextr_dma_sl_error_message "slave port input_system_unis_logic_dma_ext0_cioextr_dma_sl is not connected to the bus"
#define input_system_unis_logic_dma_ext0_cioextr_dma_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_ext0_cioextr_dma_mt_data_width 0x200
#define input_system_unis_logic_dma_ext1_cioextr_dma_sl_error_message "slave port input_system_unis_logic_dma_ext1_cioextr_dma_sl is not connected to the bus"
#define input_system_unis_logic_dma_ext1_cioextr_dma_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_dma_ext1_cioextr_dma_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioexti_fw_icache_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioexti_fw_icache_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioexti_fw_icache_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioexti_fw_icache_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioconv_mmu0a_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioconv_mmu0a_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioconv_mmu0a_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioconv_mmu0a_mt_data_width 0x100
#define input_system_unis_logic_mmu_at_system_cioconv_mmu0b_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioconv_mmu0b_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioconv_mmu0b_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioconv_mmu0b_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioconv_sat_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioconv_sat_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioconv_sat_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioconv_sat_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciobcnv_sat_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciobcnv_sat_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciobcnv_sat_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciobcnv_sat_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioexti_imr_ish_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioexti_imr_ish_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioexti_imr_ish_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioexti_imr_ish_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_cioconv_mmu1a_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioconv_mmu1a_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioconv_mmu1a_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioconv_mmu1a_mt_data_width 0x100
#define input_system_unis_logic_mmu_at_system_cioconv_mmu1b_sl_error_message "slave port input_system_unis_logic_mmu_at_system_cioconv_mmu1b_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_cioconv_mmu1b_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_cioconv_mmu1b_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_mt_cio_fifo_info_sl_error_message NULL
#define input_system_unis_logic_mmu_at_system_ciopipe_mt_cio_fifo_info_sl_master_port_address 0x0
#define input_system_unis_logic_mmu_at_system_ciopipe_mt_cio_fifo_info_mt_data_width 0x20
#define input_system_unis_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_mt_data_width 0x200
#define input_system_unis_logic_sp_control_tile_cioconv_cfgmem_sl_error_message NULL
#define input_system_unis_logic_sp_control_tile_cioconv_cfgmem_sl_master_port_address 0x8000
#define input_system_unis_logic_sp_control_tile_cioconv_cfgmem_mt_data_width 0x40
#define input_system_unis_logic_sp_control_tile_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define input_system_unis_logic_sp_control_tile_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x0
#define input_system_unis_logic_sp_control_tile_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define input_system_unis_logic_sp_control_tile_ciopipe_m_sl_cio_fifo_sl_error_message NULL
#define input_system_unis_logic_sp_control_tile_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xC0000
#define input_system_unis_logic_sp_control_tile_ciopipe_m_sl_cio_fifo_mt_data_width 0x40
#define input_system_unis_logic_sp_control_tile_ciopipe_c_mt_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_sp_control_tile_ciopipe_c_mt_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_sp_control_tile_ciopipe_c_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_sp_control_tile_ciopipe_c_mt_cio_fifo_info_mt_data_width 0x20
#define input_system_unis_logic_sp_control_tile_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_sp_control_tile_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_sp_control_tile_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_sp_control_tile_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define input_system_unis_logic_sp_control_tile_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port input_system_unis_logic_sp_control_tile_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define input_system_unis_logic_sp_control_tile_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_sp_control_tile_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x20
#define input_system_unis_logic_sp_control_tile_ciopipe_t_mt_cio_fifo_sl_error_message "slave port input_system_unis_logic_sp_control_tile_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define input_system_unis_logic_sp_control_tile_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define input_system_unis_logic_sp_control_tile_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define testbench_cioext_sl0_sl_error_message "slave port testbench_cioext_sl0_sl is not connected to the bus"
#define testbench_cioext_sl0_sl_master_port_address 0xFFFFFFFF
#define testbench_cioext_sl0_mt_data_width 0x200
#define testbench_cioext_sl1_sl_error_message "slave port testbench_cioext_sl1_sl is not connected to the bus"
#define testbench_cioext_sl1_sl_master_port_address 0xFFFFFFFF
#define testbench_cioext_sl1_mt_data_width 0x200
#define testbench_cioext_sl2_sl_error_message "slave port testbench_cioext_sl2_sl is not connected to the bus"
#define testbench_cioext_sl2_sl_master_port_address 0xFFFFFFFF
#define testbench_cioext_sl2_mt_data_width 0x200
#define testbench_cioconv_host_sl_error_message NULL
#define testbench_cioconv_host_sl_master_port_address 0x0
#define testbench_cioconv_host_mt_data_width 0x200
#define testbench_cioconv_npk_sl_error_message "slave port testbench_cioconv_npk_sl is not connected to the bus"
#define testbench_cioconv_npk_sl_master_port_address 0xFFFFFFFF
#define testbench_cioconv_npk_mt_data_width 0x200
#define testbench_bstconv_npk_sl_error_message "slave port testbench_bstconv_npk_sl is not connected to the bus"
#define testbench_bstconv_npk_sl_master_port_address 0xFFFFFFFF
#define testbench_bstconv_npk_mt_data_width 0x200
#define testbench_cioconv0_sl_error_message NULL
#define testbench_cioconv0_sl_master_port_address 0x0
#define testbench_cioconv0_mt_data_width 0x20
#define testbench_bstconv0_sl_error_message NULL
#define testbench_bstconv0_sl_master_port_address 0x0
#define testbench_bstconv0_mt_data_width 0x20
#define testbench_cioexti0_sl_error_message NULL
#define testbench_cioexti0_sl_master_port_address 0x0
#define testbench_cioexti0_mt_data_width 0x20
#define testbench_ddr_staller_sl_error_message NULL
#define testbench_ddr_staller_sl_master_port_address 0x100000000ULL
#define testbench_ddr_staller_mt_data_width 0x200
#define testbench_cioconv_sec_sl_error_message NULL
#define testbench_cioconv_sec_sl_master_port_address 0x700000000ULL
#define testbench_cioconv_sec_mt_data_width 0x40
HRT_INLINE hive_bool hrt_cell_wait_timeout_input_system_unis_logic_sp_control_tile_sp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(input_system_unis_logic_sp_control_tile_sp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(input_system_unis_logic_sp_control_tile_sp)) {
      hrt_syscall_server (input_system_unis_logic_sp_control_tile_sp);
      hrt_ctl_start(input_system_unis_logic_sp_control_tile_sp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}

#include "input_system_system_hrt_dbg.h"
#ifdef HRT_CSIM
/* Symbol that indicates for which host instance this hrt implementation is intended */
hive_host_id _hrt_host_0_present;
#endif


#endif /* _host_h_hrt_ */
