0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/4BitComparator/4BitComparator.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/4BitComparator/4BitComparator.srcs/sources_1/new/comparator.v,1539131823,verilog,,C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/simTemplate4bComparator.v,,comparator,,,,,,,,
C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab3_RCA_Comparator/simTemplate4bComparator.v,1539219347,verilog,,,,simTemplate,,,,,,,,
