<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 13 23:09:19 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2846</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1460</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.574</td>
<td>86.400
<td>0.000</td>
<td>5.787</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.574</td>
<td>86.400
<td>0.000</td>
<td>5.787</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.148</td>
<td>43.200
<td>0.000</td>
<td>11.574</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.722</td>
<td>28.800
<td>0.000</td>
<td>17.361</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>86.400(MHz)</td>
<td>133.979(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.110</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.429</td>
</tr>
<tr>
<td>2</td>
<td>4.110</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.429</td>
</tr>
<tr>
<td>3</td>
<td>4.110</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.429</td>
</tr>
<tr>
<td>4</td>
<td>4.110</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.429</td>
</tr>
<tr>
<td>5</td>
<td>4.142</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.397</td>
</tr>
<tr>
<td>6</td>
<td>4.142</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.397</td>
</tr>
<tr>
<td>7</td>
<td>4.142</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.397</td>
</tr>
<tr>
<td>8</td>
<td>4.142</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.397</td>
</tr>
<tr>
<td>9</td>
<td>4.142</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.397</td>
</tr>
<tr>
<td>10</td>
<td>4.142</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.397</td>
</tr>
<tr>
<td>11</td>
<td>4.145</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.394</td>
</tr>
<tr>
<td>12</td>
<td>4.145</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.394</td>
</tr>
<tr>
<td>13</td>
<td>4.176</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.363</td>
</tr>
<tr>
<td>14</td>
<td>4.214</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>15</td>
<td>4.214</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>16</td>
<td>4.357</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.182</td>
</tr>
<tr>
<td>17</td>
<td>4.357</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.182</td>
</tr>
<tr>
<td>18</td>
<td>4.357</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.182</td>
</tr>
<tr>
<td>19</td>
<td>4.360</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.179</td>
</tr>
<tr>
<td>20</td>
<td>4.360</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.179</td>
</tr>
<tr>
<td>21</td>
<td>4.477</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_0_s2/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>7.062</td>
</tr>
<tr>
<td>22</td>
<td>4.585</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>6.954</td>
</tr>
<tr>
<td>23</td>
<td>4.585</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>6.954</td>
</tr>
<tr>
<td>24</td>
<td>4.585</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>6.954</td>
</tr>
<tr>
<td>25</td>
<td>4.692</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.574</td>
<td>0.000</td>
<td>6.847</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[11]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.207</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>5</td>
<td>0.329</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_lcd_clk_s1/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_h_cnt_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.340</td>
</tr>
<tr>
<td>6</td>
<td>0.333</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_0_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>7</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_8_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[12]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>9</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>10</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.344</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.424</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>16</td>
<td>0.424</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_v9958/ff_enable_cnt_0_s0/Q</td>
<td>u_v9958/ff_enable_cnt_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_sdram/ff_main_timer_2_s3/Q</td>
<td>u_sdram/ff_main_timer_2_s3/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>4.024</td>
<td>5.024</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.753%; route: 4.244, 57.124%; tC2Q: 0.232, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.753%; route: 4.244, 57.124%; tC2Q: 0.232, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.753%; route: 4.244, 57.124%; tC2Q: 0.232, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>14.357</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.753%; route: 4.244, 57.124%; tC2Q: 0.232, 3.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.925%; route: 4.212, 56.939%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.925%; route: 4.212, 56.939%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.925%; route: 4.212, 56.939%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.925%; route: 4.212, 56.939%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3171_s2/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.925%; route: 4.212, 56.939%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.669</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/I1</td>
</tr>
<tr>
<td>13.996</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s8/F</td>
</tr>
<tr>
<td>14.325</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 39.925%; route: 4.212, 56.939%; tC2Q: 0.232, 3.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.411</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/I1</td>
</tr>
<tr>
<td>13.960</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/F</td>
</tr>
<tr>
<td>14.322</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C32[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.175, 42.942%; route: 3.987, 53.920%; tC2Q: 0.232, 3.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.411</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/I1</td>
</tr>
<tr>
<td>13.960</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/F</td>
</tr>
<tr>
<td>14.322</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.175, 42.942%; route: 3.987, 53.920%; tC2Q: 0.232, 3.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.411</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/I1</td>
</tr>
<tr>
<td>13.960</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/F</td>
</tr>
<tr>
<td>14.291</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.175, 43.125%; route: 3.956, 53.724%; tC2Q: 0.232, 3.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>13.753</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>14.253</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.211, 43.839%; route: 3.882, 52.993%; tC2Q: 0.232, 3.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>13.753</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>14.253</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.211, 43.839%; route: 3.882, 52.993%; tC2Q: 0.232, 3.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>13.753</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>14.110</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C33[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.211, 44.711%; route: 3.739, 52.058%; tC2Q: 0.232, 3.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>13.753</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>14.110</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.211, 44.711%; route: 3.739, 52.058%; tC2Q: 0.232, 3.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/I3</td>
</tr>
<tr>
<td>13.753</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0/F</td>
</tr>
<tr>
<td>14.110</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.211, 44.711%; route: 3.739, 52.058%; tC2Q: 0.232, 3.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.411</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/I1</td>
</tr>
<tr>
<td>13.960</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/F</td>
</tr>
<tr>
<td>14.107</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.175, 44.229%; route: 3.772, 52.540%; tC2Q: 0.232, 3.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.411</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/I1</td>
</tr>
<tr>
<td>13.960</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R31C31[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3161_s1/F</td>
</tr>
<tr>
<td>14.107</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.175, 44.229%; route: 3.772, 52.540%; tC2Q: 0.232, 3.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.420</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n618_s5/I3</td>
</tr>
<tr>
<td>13.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n618_s5/F</td>
</tr>
<tr>
<td>13.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_0_s2/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.196, 45.258%; route: 3.634, 51.457%; tC2Q: 0.232, 3.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I1</td>
</tr>
<tr>
<td>13.732</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>13.882</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.190, 45.878%; route: 3.531, 50.786%; tC2Q: 0.232, 3.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I1</td>
</tr>
<tr>
<td>13.732</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>13.882</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.190, 45.878%; route: 3.531, 50.786%; tC2Q: 0.232, 3.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4/F</td>
</tr>
<tr>
<td>12.434</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/I3</td>
</tr>
<tr>
<td>13.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1/F</td>
</tr>
<tr>
<td>13.183</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/I1</td>
</tr>
<tr>
<td>13.732</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4/F</td>
</tr>
<tr>
<td>13.882</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.190, 45.878%; route: 3.531, 50.786%; tC2Q: 0.232, 3.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>8.656</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/I0</td>
</tr>
<tr>
<td>9.109</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/I1</td>
</tr>
<tr>
<td>10.424</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_4_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/CIN</td>
</tr>
<tr>
<td>10.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_5_s/COUT</td>
</tr>
<tr>
<td>10.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/CIN</td>
</tr>
<tr>
<td>10.929</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s/SUM</td>
</tr>
<tr>
<td>11.100</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/I3</td>
</tr>
<tr>
<td>11.471</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/n3141_s7/F</td>
</tr>
<tr>
<td>11.650</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s5/I3</td>
</tr>
<tr>
<td>12.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s5/F</td>
</tr>
<tr>
<td>12.511</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[3][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s3/I3</td>
</tr>
<tr>
<td>13.081</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s3/F</td>
</tr>
<tr>
<td>13.082</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2/I0</td>
</tr>
<tr>
<td>13.631</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2/F</td>
</tr>
<tr>
<td>13.776</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>11.574</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.502</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0/CLK</td>
</tr>
<tr>
<td>18.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.574</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.190, 46.590%; route: 3.425, 50.022%; tC2Q: 0.232, 3.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>6.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_6_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_lcd_clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_h_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_lcd_clk_s1/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/ff_lcd_clk_s1/Q</td>
</tr>
<tr>
<td>6.508</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/ff_h_cnt_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_h_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/ff_h_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.636%; tC2Q: 0.202, 59.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_0_s0/Q</td>
</tr>
<tr>
<td>6.619</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_9_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_8_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_5_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_3_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n427_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n427_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n423_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n423_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/Q</td>
</tr>
<tr>
<td>6.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n421_s/I1</td>
</tr>
<tr>
<td>6.603</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n421_s/SUM</td>
</tr>
<tr>
<td>6.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/n430_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_wait_control/n430_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_wait_control/ff_wait_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1549_s26/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1549_s26/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/n1543_s28/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_command/n1543_s28/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_nx_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n1129_s3/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n1129_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n1127_s3/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n1127_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/n1126_s3/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_ssg/n1126_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_ssg/ff_pre_y_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/n819_s0/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_v9958_core/u_vdp_color_bus/n819_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_vram_access_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_enable_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_enable_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/ff_enable_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_enable_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/n15_s2/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n15_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_enable_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/ff_enable_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>u_v9958/ff_enable_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_sdram/ff_main_timer_2_s3/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_2_s3/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_sdram/n214_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n214_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>532</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_sdram/ff_main_timer_2_s3/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_sdram/ff_main_timer_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_read_data_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic123m/ff_vram_address_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.024</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.444</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.718</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.574</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.231</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.742</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>532</td>
<td>O_sdram_clk_d</td>
<td>4.110</td>
<td>2.442</td>
</tr>
<tr>
<td>352</td>
<td>ff_reset[6]</td>
<td>6.805</td>
<td>1.941</td>
</tr>
<tr>
<td>103</td>
<td>ff_enable</td>
<td>6.551</td>
<td>1.477</td>
</tr>
<tr>
<td>86</td>
<td>ff_state[3]</td>
<td>7.659</td>
<td>1.487</td>
</tr>
<tr>
<td>46</td>
<td>ff_state[2]</td>
<td>7.497</td>
<td>1.230</td>
</tr>
<tr>
<td>45</td>
<td>w_v_count[1]</td>
<td>7.759</td>
<td>1.604</td>
</tr>
<tr>
<td>32</td>
<td>n774_8</td>
<td>6.495</td>
<td>0.742</td>
</tr>
<tr>
<td>30</td>
<td>w_eight_dot_state[1]</td>
<td>6.056</td>
<td>1.541</td>
</tr>
<tr>
<td>29</td>
<td>w_eight_dot_state[0]</td>
<td>7.067</td>
<td>1.106</td>
</tr>
<tr>
<td>26</td>
<td>n412_4</td>
<td>7.774</td>
<td>0.698</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C29</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C20</td>
<td>83.33%</td>
</tr>
<tr>
<td>R30C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C33</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
