# Hi there, I'm Adithyan! ğŸ‘‹

> **Self-driven, results-oriented Electronics Engineering student.**
> *Strong interest in VLSI + FPGA + digital systems. Actively building real hardware projects and learning AI/ML applications.*

---

## ğŸ‘¨â€ğŸ’» About Me

- **Name:** Adithyan B
- **From:** Kerala, India ğŸ‡®ğŸ‡³
- **Field:** Electronics Engineering
- **Specialization:** VLSI Design and Technology
- **Current Status:** Student (Honors in Electronics + Minor in Machine Learning)

---

## ğŸ¯ Career Focus

I am seeking experience-generating roles and opportunities in:
- **VLSI Design**
- **Digital Design**
- **FPGA-based System Design**
- **Hardware + ML intersection projects**

---

## ğŸ§  Skills & Knowledge

### Digital Design & Hardware
- Digital Design Fundamentals
- RTL Design
- FPGA Prototyping

### Languages
- **HDLs:** Verilog
- **Programming:** Python, C

---

## ğŸ› ï¸ Key Projects

### 1. Smart Parking Lot System (FPGA - Nexys 4)
*A real-time parking management system deployed on Artix-7 FPGA.*
- **Board:** Nexys 4 (Artix-7 XC7A100TCSG324-3)
- **Key Features:**
  - 8 IR sensors for parking slots + 2 for entry/exit.
  - PWM-controlled Servo motors for gate management.
  - **Display:** 7-segment displays show vacant slots and "FULL" status.

### 2. 4-Way Traffic Light Controller with Pedestrian Priority
*Traffic control system with adaptive logic.*
- **Board:** Nexys 4
- **Key Features:**
  - Implemented pedestrian priority logic.
  - Visual output via LEDs.

### 3. AI/ML for Networking
*Intel Unnati Industrial Training Program.*
- **Domain:** Networking + AI/ML
- **Status:** Currently working/learning.

---

## ğŸ¢ Leadership & Experience

- **Batch Coordinator** â€“ IEEE Saintgits SB
- **Content and Data Strategist** â€“ IEDC Community Team
- **Execom Member** â€“ IEDC@Saintgits Executive Committee (2024â€“25)

---

<p align="center">
  <i>Let's connect and build something amazing together!</i>
</p>
