0
0
-0.000488281
0.000488281
-0.00292969
0.000976563
0.00195313
-0.00585938
-0.00341797
0.00244141
-0.00146484
-0.0078125
0.00292969
0.000976563
-0.00585938
-0.00341797
0.00390625

E:\Vivado_2018\HLS\hls_prj\LMS_fliter\solution1\sim\verilog>set PATH= 

E:\Vivado_2018\HLS\hls_prj\LMS_fliter\solution1\sim\verilog>call D:/Xilinx_2018/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_lms_top glbl -prj lms.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s lms -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lms_top glbl -prj lms.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lms -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lms_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_16cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16cud_DSP48_1
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_16dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16dEe_DSP48_2
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_16eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16eOg_DSP48_3
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_16eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mac_muladd_20fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_20fYi_DSP48_4
INFO: [VRFC 10-311] analyzing module lms_mac_muladd_20fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms_mul_mul_16s_1bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lms_mul_mul_16s_1bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module lms_mul_mul_16s_1bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lms_mul_mul_16s_1bkb_DSP48_0
Compiling module xil_defaultlib.lms_mul_mul_16s_1bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_16cud_DSP48_1
Compiling module xil_defaultlib.lms_mac_muladd_16cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_16dEe_DSP48_2
Compiling module xil_defaultlib.lms_mac_muladd_16dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_16eOg_DSP48_3
Compiling module xil_defaultlib.lms_mac_muladd_16eOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms_mac_muladd_20fYi_DSP48_4
Compiling module xil_defaultlib.lms_mac_muladd_20fYi(ID=1,NUM_ST...
Compiling module xil_defaultlib.lms
Compiling module xil_defaultlib.apatb_lms_top
Compiling module work.glbl
Built simulation snapshot lms

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/xsim.dir/lms/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 30 21:10:20 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lms/xsim_script.tcl
# xsim {lms} -autoloadwcfg -tclbatch {lms.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source lms.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/y_V_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_lms_top/AESL_inst_lms/y_V -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set dn_group [add_wave_group dn(wire) -into $cinputgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/dn_V -into $dn_group -radix hex
## set xn_group [add_wave_group xn(wire) -into $cinputgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/xn_V -into $xn_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/ap_start -into $blocksiggroup
## add_wave /apatb_lms_top/AESL_inst_lms/ap_done -into $blocksiggroup
## add_wave /apatb_lms_top/AESL_inst_lms/ap_idle -into $blocksiggroup
## add_wave /apatb_lms_top/AESL_inst_lms/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lms_top/AESL_inst_lms/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lms_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lms_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lms_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lms_top/LENGTH_y_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lms_top/LENGTH_xn_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_lms_top/LENGTH_dn_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_lms_top/y_V_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_lms_top/y_V -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_dn_group [add_wave_group dn(wire) -into $tbcinputgroup]
## add_wave /apatb_lms_top/dn_V -into $tb_dn_group -radix hex
## set tb_xn_group [add_wave_group xn(wire) -into $tbcinputgroup]
## add_wave /apatb_lms_top/xn_V -into $tb_xn_group -radix hex
## save_wave_config lms.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 16 [0.00%] @ "125000"
// RTL Simulation : 1 / 16 [0.00%] @ "155000"
// RTL Simulation : 2 / 16 [0.00%] @ "165000"
// RTL Simulation : 3 / 16 [0.00%] @ "175000"
// RTL Simulation : 4 / 16 [0.00%] @ "185000"
// RTL Simulation : 5 / 16 [0.00%] @ "195000"
// RTL Simulation : 6 / 16 [0.00%] @ "205000"
// RTL Simulation : 7 / 16 [0.00%] @ "215000"
// RTL Simulation : 8 / 16 [0.00%] @ "225000"
// RTL Simulation : 9 / 16 [0.00%] @ "235000"
// RTL Simulation : 10 / 16 [0.00%] @ "245000"
// RTL Simulation : 11 / 16 [0.00%] @ "255000"
// RTL Simulation : 12 / 16 [0.00%] @ "265000"
// RTL Simulation : 13 / 16 [0.00%] @ "275000"
// RTL Simulation : 14 / 16 [0.00%] @ "285000"
// RTL Simulation : 15 / 16 [0.00%] @ "295000"
// RTL Simulation : 16 / 16 [100.00%] @ "305000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 345 ns : File "E:/Vivado_2018/HLS/hls_prj/LMS_fliter/solution1/sim/verilog/lms.autotb.v" Line 344
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 30 21:10:27 2020...
0
0
-0.000488281
0.000488281
-0.00292969
0.000976563
0.00195313
-0.00585938
-0.00341797
0.00244141
-0.00146484
-0.0078125
0.00292969
0.000976563
-0.00585938
-0.00341797
0.00390625
