C:/Users/PMLS/OneDrive/Documents/Memory_IO.v {1 {vlog -work work -stats=none C:/Users/PMLS/OneDrive/Documents/Memory_IO.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2_1
-- Compiling module Address_decoder
-- Compiling module Data_mem
-- Compiling module IO
-- Compiling module Memory_IO
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ControlUnit.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ControlUnit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control_unit

Top level modules:
	control_unit

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALU.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/UART.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/UART.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart

Top level modules:
	uart

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/DataMemory.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/DataMemory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_memory

Top level modules:
	data_memory

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALUControlUnit.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ALUControlUnit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu_control

Top level modules:
	alu_control

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/transmitter.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/transmitter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module transmitter

Top level modules:
	transmitter

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ImmGen.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ImmGen.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module imm_gen

Top level modules:
	imm_gen

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/CPU.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/CPU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ProgramCounter.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/ProgramCounter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pc

Top level modules:
	pc

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v} {0 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module uart_TB
** Error (suppressible): E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/uarttb.v(3): (vlog-2401) Extra semicolon found. This is permitted in SystemVerilog, but not permitted in Verilog.

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/tb/CPU_tb.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/tb/CPU_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/mux2_1.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/mux2_1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/InstructionMemory.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/InstructionMemory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instr_mem

Top level modules:
	instr_mem

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/receiver.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/receiver.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module receiver

Top level modules:
	receiver

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/RegisterFile.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/rtl/RegisterFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/baudrate.v} {1 {vlog -work work -stats=none {E:/EMBEDDEDELECTRONICS/Single-Cycle-RISC-V-Processor-main/Single-Cycle-RISC-V-Processor-main/RISC-V Single Cycle/baudrate.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module baudrate

Top level modules:
	baudrate

} {} {}}
