
IWSM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002048  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800222c  0800222c  0001222c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800227c  0800227c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800227c  0800227c  0001227c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002284  08002284  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002284  08002284  00012284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002288  08002288  00012288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800228c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000078  08002304  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08002304  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006477  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000189a  00000000  00000000  00026518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00027db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  000284a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e4ed  00000000  00000000  00028ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b30  00000000  00000000  00046fad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae4ac  00000000  00000000  0004eadd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fcf89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a24  00000000  00000000  000fcfdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000078 	.word	0x20000078
 8000200:	00000000 	.word	0x00000000
 8000204:	08002214 	.word	0x08002214

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000007c 	.word	0x2000007c
 8000220:	08002214 	.word	0x08002214

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b96e 	b.w	8000518 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9e08      	ldr	r6, [sp, #32]
 800025a:	460d      	mov	r5, r1
 800025c:	4604      	mov	r4, r0
 800025e:	468e      	mov	lr, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	f040 8083 	bne.w	800036c <__udivmoddi4+0x118>
 8000266:	428a      	cmp	r2, r1
 8000268:	4617      	mov	r7, r2
 800026a:	d947      	bls.n	80002fc <__udivmoddi4+0xa8>
 800026c:	fab2 f382 	clz	r3, r2
 8000270:	b14b      	cbz	r3, 8000286 <__udivmoddi4+0x32>
 8000272:	f1c3 0120 	rsb	r1, r3, #32
 8000276:	fa05 fe03 	lsl.w	lr, r5, r3
 800027a:	fa20 f101 	lsr.w	r1, r0, r1
 800027e:	409f      	lsls	r7, r3
 8000280:	ea41 0e0e 	orr.w	lr, r1, lr
 8000284:	409c      	lsls	r4, r3
 8000286:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800028a:	fbbe fcf8 	udiv	ip, lr, r8
 800028e:	fa1f f987 	uxth.w	r9, r7
 8000292:	fb08 e21c 	mls	r2, r8, ip, lr
 8000296:	fb0c f009 	mul.w	r0, ip, r9
 800029a:	0c21      	lsrs	r1, r4, #16
 800029c:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80002a0:	4290      	cmp	r0, r2
 80002a2:	d90a      	bls.n	80002ba <__udivmoddi4+0x66>
 80002a4:	18ba      	adds	r2, r7, r2
 80002a6:	f10c 31ff 	add.w	r1, ip, #4294967295
 80002aa:	f080 8118 	bcs.w	80004de <__udivmoddi4+0x28a>
 80002ae:	4290      	cmp	r0, r2
 80002b0:	f240 8115 	bls.w	80004de <__udivmoddi4+0x28a>
 80002b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80002b8:	443a      	add	r2, r7
 80002ba:	1a12      	subs	r2, r2, r0
 80002bc:	fbb2 f0f8 	udiv	r0, r2, r8
 80002c0:	fb08 2210 	mls	r2, r8, r0, r2
 80002c4:	fb00 f109 	mul.w	r1, r0, r9
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ce:	42a1      	cmp	r1, r4
 80002d0:	d909      	bls.n	80002e6 <__udivmoddi4+0x92>
 80002d2:	193c      	adds	r4, r7, r4
 80002d4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d8:	f080 8103 	bcs.w	80004e2 <__udivmoddi4+0x28e>
 80002dc:	42a1      	cmp	r1, r4
 80002de:	f240 8100 	bls.w	80004e2 <__udivmoddi4+0x28e>
 80002e2:	3802      	subs	r0, #2
 80002e4:	443c      	add	r4, r7
 80002e6:	1a64      	subs	r4, r4, r1
 80002e8:	2100      	movs	r1, #0
 80002ea:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002ee:	b11e      	cbz	r6, 80002f8 <__udivmoddi4+0xa4>
 80002f0:	2200      	movs	r2, #0
 80002f2:	40dc      	lsrs	r4, r3
 80002f4:	e9c6 4200 	strd	r4, r2, [r6]
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	b902      	cbnz	r2, 8000300 <__udivmoddi4+0xac>
 80002fe:	deff      	udf	#255	; 0xff
 8000300:	fab2 f382 	clz	r3, r2
 8000304:	2b00      	cmp	r3, #0
 8000306:	d14f      	bne.n	80003a8 <__udivmoddi4+0x154>
 8000308:	1a8d      	subs	r5, r1, r2
 800030a:	2101      	movs	r1, #1
 800030c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000310:	fa1f f882 	uxth.w	r8, r2
 8000314:	fbb5 fcfe 	udiv	ip, r5, lr
 8000318:	fb0e 551c 	mls	r5, lr, ip, r5
 800031c:	fb08 f00c 	mul.w	r0, r8, ip
 8000320:	0c22      	lsrs	r2, r4, #16
 8000322:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000326:	42a8      	cmp	r0, r5
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0xe6>
 800032a:	197d      	adds	r5, r7, r5
 800032c:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0xe4>
 8000332:	42a8      	cmp	r0, r5
 8000334:	f200 80e9 	bhi.w	800050a <__udivmoddi4+0x2b6>
 8000338:	4694      	mov	ip, r2
 800033a:	1a2d      	subs	r5, r5, r0
 800033c:	fbb5 f0fe 	udiv	r0, r5, lr
 8000340:	fb0e 5510 	mls	r5, lr, r0, r5
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	b2a4      	uxth	r4, r4
 800034a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800034e:	45a0      	cmp	r8, r4
 8000350:	d907      	bls.n	8000362 <__udivmoddi4+0x10e>
 8000352:	193c      	adds	r4, r7, r4
 8000354:	f100 32ff 	add.w	r2, r0, #4294967295
 8000358:	d202      	bcs.n	8000360 <__udivmoddi4+0x10c>
 800035a:	45a0      	cmp	r8, r4
 800035c:	f200 80d9 	bhi.w	8000512 <__udivmoddi4+0x2be>
 8000360:	4610      	mov	r0, r2
 8000362:	eba4 0408 	sub.w	r4, r4, r8
 8000366:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800036a:	e7c0      	b.n	80002ee <__udivmoddi4+0x9a>
 800036c:	428b      	cmp	r3, r1
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x12e>
 8000370:	2e00      	cmp	r6, #0
 8000372:	f000 80b1 	beq.w	80004d8 <__udivmoddi4+0x284>
 8000376:	2100      	movs	r1, #0
 8000378:	e9c6 0500 	strd	r0, r5, [r6]
 800037c:	4608      	mov	r0, r1
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14b      	bne.n	8000422 <__udivmoddi4+0x1ce>
 800038a:	42ab      	cmp	r3, r5
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0x140>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80b9 	bhi.w	8000506 <__udivmoddi4+0x2b2>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb65 0303 	sbc.w	r3, r5, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d0aa      	beq.n	80002f8 <__udivmoddi4+0xa4>
 80003a2:	e9c6 4e00 	strd	r4, lr, [r6]
 80003a6:	e7a7      	b.n	80002f8 <__udivmoddi4+0xa4>
 80003a8:	409f      	lsls	r7, r3
 80003aa:	f1c3 0220 	rsb	r2, r3, #32
 80003ae:	40d1      	lsrs	r1, r2
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	fbb1 f0fe 	udiv	r0, r1, lr
 80003b8:	fa1f f887 	uxth.w	r8, r7
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	fa24 f202 	lsr.w	r2, r4, r2
 80003c4:	409d      	lsls	r5, r3
 80003c6:	fb00 fc08 	mul.w	ip, r0, r8
 80003ca:	432a      	orrs	r2, r5
 80003cc:	0c15      	lsrs	r5, r2, #16
 80003ce:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80003d2:	45ac      	cmp	ip, r5
 80003d4:	fa04 f403 	lsl.w	r4, r4, r3
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x19a>
 80003da:	197d      	adds	r5, r7, r5
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80003e0:	f080 808f 	bcs.w	8000502 <__udivmoddi4+0x2ae>
 80003e4:	45ac      	cmp	ip, r5
 80003e6:	f240 808c 	bls.w	8000502 <__udivmoddi4+0x2ae>
 80003ea:	3802      	subs	r0, #2
 80003ec:	443d      	add	r5, r7
 80003ee:	eba5 050c 	sub.w	r5, r5, ip
 80003f2:	fbb5 f1fe 	udiv	r1, r5, lr
 80003f6:	fb0e 5c11 	mls	ip, lr, r1, r5
 80003fa:	fb01 f908 	mul.w	r9, r1, r8
 80003fe:	b295      	uxth	r5, r2
 8000400:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000404:	45a9      	cmp	r9, r5
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x1c4>
 8000408:	197d      	adds	r5, r7, r5
 800040a:	f101 32ff 	add.w	r2, r1, #4294967295
 800040e:	d274      	bcs.n	80004fa <__udivmoddi4+0x2a6>
 8000410:	45a9      	cmp	r9, r5
 8000412:	d972      	bls.n	80004fa <__udivmoddi4+0x2a6>
 8000414:	3902      	subs	r1, #2
 8000416:	443d      	add	r5, r7
 8000418:	eba5 0509 	sub.w	r5, r5, r9
 800041c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000420:	e778      	b.n	8000314 <__udivmoddi4+0xc0>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	408b      	lsls	r3, r1
 8000428:	fa22 fc07 	lsr.w	ip, r2, r7
 800042c:	ea4c 0c03 	orr.w	ip, ip, r3
 8000430:	fa25 f407 	lsr.w	r4, r5, r7
 8000434:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000438:	fbb4 f9fe 	udiv	r9, r4, lr
 800043c:	fa1f f88c 	uxth.w	r8, ip
 8000440:	fb0e 4419 	mls	r4, lr, r9, r4
 8000444:	fa20 f307 	lsr.w	r3, r0, r7
 8000448:	fb09 fa08 	mul.w	sl, r9, r8
 800044c:	408d      	lsls	r5, r1
 800044e:	431d      	orrs	r5, r3
 8000450:	0c2b      	lsrs	r3, r5, #16
 8000452:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000456:	45a2      	cmp	sl, r4
 8000458:	fa02 f201 	lsl.w	r2, r2, r1
 800045c:	fa00 f301 	lsl.w	r3, r0, r1
 8000460:	d909      	bls.n	8000476 <__udivmoddi4+0x222>
 8000462:	eb1c 0404 	adds.w	r4, ip, r4
 8000466:	f109 30ff 	add.w	r0, r9, #4294967295
 800046a:	d248      	bcs.n	80004fe <__udivmoddi4+0x2aa>
 800046c:	45a2      	cmp	sl, r4
 800046e:	d946      	bls.n	80004fe <__udivmoddi4+0x2aa>
 8000470:	f1a9 0902 	sub.w	r9, r9, #2
 8000474:	4464      	add	r4, ip
 8000476:	eba4 040a 	sub.w	r4, r4, sl
 800047a:	fbb4 f0fe 	udiv	r0, r4, lr
 800047e:	fb0e 4410 	mls	r4, lr, r0, r4
 8000482:	fb00 fa08 	mul.w	sl, r0, r8
 8000486:	b2ad      	uxth	r5, r5
 8000488:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800048c:	45a2      	cmp	sl, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x24e>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295
 8000498:	d22d      	bcs.n	80004f6 <__udivmoddi4+0x2a2>
 800049a:	45a2      	cmp	sl, r4
 800049c:	d92b      	bls.n	80004f6 <__udivmoddi4+0x2a2>
 800049e:	3802      	subs	r0, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	fba0 8902 	umull	r8, r9, r0, r2
 80004aa:	eba4 040a 	sub.w	r4, r4, sl
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d319      	bcc.n	80004ea <__udivmoddi4+0x296>
 80004b6:	d016      	beq.n	80004e6 <__udivmoddi4+0x292>
 80004b8:	b15e      	cbz	r6, 80004d2 <__udivmoddi4+0x27e>
 80004ba:	ebb3 020e 	subs.w	r2, r3, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431f      	orrs	r7, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c6 7400 	strd	r7, r4, [r6]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d8:	4631      	mov	r1, r6
 80004da:	4630      	mov	r0, r6
 80004dc:	e70c      	b.n	80002f8 <__udivmoddi4+0xa4>
 80004de:	468c      	mov	ip, r1
 80004e0:	e6eb      	b.n	80002ba <__udivmoddi4+0x66>
 80004e2:	4610      	mov	r0, r2
 80004e4:	e6ff      	b.n	80002e6 <__udivmoddi4+0x92>
 80004e6:	4543      	cmp	r3, r8
 80004e8:	d2e6      	bcs.n	80004b8 <__udivmoddi4+0x264>
 80004ea:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ee:	eb69 050c 	sbc.w	r5, r9, ip
 80004f2:	3801      	subs	r0, #1
 80004f4:	e7e0      	b.n	80004b8 <__udivmoddi4+0x264>
 80004f6:	4628      	mov	r0, r5
 80004f8:	e7d3      	b.n	80004a2 <__udivmoddi4+0x24e>
 80004fa:	4611      	mov	r1, r2
 80004fc:	e78c      	b.n	8000418 <__udivmoddi4+0x1c4>
 80004fe:	4681      	mov	r9, r0
 8000500:	e7b9      	b.n	8000476 <__udivmoddi4+0x222>
 8000502:	4608      	mov	r0, r1
 8000504:	e773      	b.n	80003ee <__udivmoddi4+0x19a>
 8000506:	4608      	mov	r0, r1
 8000508:	e749      	b.n	800039e <__udivmoddi4+0x14a>
 800050a:	f1ac 0c02 	sub.w	ip, ip, #2
 800050e:	443d      	add	r5, r7
 8000510:	e713      	b.n	800033a <__udivmoddi4+0xe6>
 8000512:	3802      	subs	r0, #2
 8000514:	443c      	add	r4, r7
 8000516:	e724      	b.n	8000362 <__udivmoddi4+0x10e>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <funkcja_button1>:
uint8_t text1[]="ARM STM32F107VC    EKRAN1       ";
uint8_t text2[]="ARM STM32F107VC    EKRAN2       ";


GPIO_ButtonState funkcja_button1(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	static GPIO_PinState stan_button_p=GPIO_PIN_PUSH;
	if(HAL_GPIO_ReadPin(button1_GPIO_Port,button1_Pin)==GPIO_PIN_SET)
 8000520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000524:	480c      	ldr	r0, [pc, #48]	; (8000558 <funkcja_button1+0x3c>)
 8000526:	f001 f831 	bl	800158c <HAL_GPIO_ReadPin>
 800052a:	4603      	mov	r3, r0
 800052c:	2b01      	cmp	r3, #1
 800052e:	d104      	bne.n	800053a <funkcja_button1+0x1e>
	{
		stan_button_p=GPIO_PIN_SET;
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <funkcja_button1+0x40>)
 8000532:	2201      	movs	r2, #1
 8000534:	701a      	strb	r2, [r3, #0]
		return GPIO_PIN_NOPUSH;
 8000536:	2300      	movs	r3, #0
 8000538:	e00c      	b.n	8000554 <funkcja_button1+0x38>
	}
	else
	{
		if(stan_button_p==GPIO_PIN_SET)
 800053a:	4b08      	ldr	r3, [pc, #32]	; (800055c <funkcja_button1+0x40>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d104      	bne.n	800054c <funkcja_button1+0x30>
		{
			stan_button_p=GPIO_PIN_RESET;
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <funkcja_button1+0x40>)
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
			return GPIO_PIN_PUSH;
 8000548:	2301      	movs	r3, #1
 800054a:	e003      	b.n	8000554 <funkcja_button1+0x38>
		}
		else
		{
			stan_button_p=GPIO_PIN_RESET;
 800054c:	4b03      	ldr	r3, [pc, #12]	; (800055c <funkcja_button1+0x40>)
 800054e:	2200      	movs	r2, #0
 8000550:	701a      	strb	r2, [r3, #0]
			return GPIO_PIN_NOPUSH;
 8000552:	2300      	movs	r3, #0
		}

	}
}
 8000554:	4618      	mov	r0, r3
 8000556:	bd80      	pop	{r7, pc}
 8000558:	40011000 	.word	0x40011000
 800055c:	20000069 	.word	0x20000069

08000560 <funkcja_button2>:

GPIO_ButtonState funkcja_button2(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
	static GPIO_PinState stan_button_p=GPIO_PIN_PUSH;
	if(HAL_GPIO_ReadPin(button2_GPIO_Port,button2_Pin)==GPIO_PIN_SET)
 8000564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000568:	480c      	ldr	r0, [pc, #48]	; (800059c <funkcja_button2+0x3c>)
 800056a:	f001 f80f 	bl	800158c <HAL_GPIO_ReadPin>
 800056e:	4603      	mov	r3, r0
 8000570:	2b01      	cmp	r3, #1
 8000572:	d104      	bne.n	800057e <funkcja_button2+0x1e>
	{
		stan_button_p=GPIO_PIN_SET;
 8000574:	4b0a      	ldr	r3, [pc, #40]	; (80005a0 <funkcja_button2+0x40>)
 8000576:	2201      	movs	r2, #1
 8000578:	701a      	strb	r2, [r3, #0]
		return GPIO_PIN_NOPUSH;
 800057a:	2300      	movs	r3, #0
 800057c:	e00c      	b.n	8000598 <funkcja_button2+0x38>
	}
	else
	{
		if(stan_button_p==GPIO_PIN_SET)
 800057e:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <funkcja_button2+0x40>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b01      	cmp	r3, #1
 8000584:	d104      	bne.n	8000590 <funkcja_button2+0x30>
		{
			stan_button_p=GPIO_PIN_RESET;
 8000586:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <funkcja_button2+0x40>)
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]
			return GPIO_PIN_PUSH;
 800058c:	2301      	movs	r3, #1
 800058e:	e003      	b.n	8000598 <funkcja_button2+0x38>
		}
		else
		{
			stan_button_p=GPIO_PIN_RESET;
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <funkcja_button2+0x40>)
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]
			return GPIO_PIN_NOPUSH;
 8000596:	2300      	movs	r3, #0
		}

	}
}
 8000598:	4618      	mov	r0, r3
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40011000 	.word	0x40011000
 80005a0:	2000006a 	.word	0x2000006a

080005a4 <funkcja_led>:


void funkcja_led(uint32_t time)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b083      	sub	sp, #12
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	if(time & 0x0100)led1_GPIO_Port->BSRR=led1_Pin;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d004      	beq.n	80005c0 <funkcja_led+0x1c>
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <funkcja_led+0x4c>)
 80005b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005bc:	611a      	str	r2, [r3, #16]
 80005be:	e003      	b.n	80005c8 <funkcja_led+0x24>
	else led1_GPIO_Port->BSRR=led1_Pin<<16;
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <funkcja_led+0x4c>)
 80005c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005c6:	611a      	str	r2, [r3, #16]
	if(time & 0x0200)led2_GPIO_Port->BSRR=led2_Pin;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d004      	beq.n	80005dc <funkcja_led+0x38>
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <funkcja_led+0x4c>)
 80005d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005d8:	611a      	str	r2, [r3, #16]
	else led2_GPIO_Port->BSRR=led2_Pin<<16;
}
 80005da:	e003      	b.n	80005e4 <funkcja_led+0x40>
	else led2_GPIO_Port->BSRR=led2_Pin<<16;
 80005dc:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <funkcja_led+0x4c>)
 80005de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80005e2:	611a      	str	r2, [r3, #16]
}
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	40011800 	.word	0x40011800

080005f4 <funkcja_lcd>:
void funkcja_lcd(uint32_t nr)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	if(nr==1)wysw_ekran(text1);
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d103      	bne.n	800060a <funkcja_lcd+0x16>
 8000602:	4809      	ldr	r0, [pc, #36]	; (8000628 <funkcja_lcd+0x34>)
 8000604:	f000 f95a 	bl	80008bc <wysw_ekran>
	else if(nr==2)wysw_ekran(text2);
	else wysw_ekran(text0);
}
 8000608:	e009      	b.n	800061e <funkcja_lcd+0x2a>
	else if(nr==2)wysw_ekran(text2);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b02      	cmp	r3, #2
 800060e:	d103      	bne.n	8000618 <funkcja_lcd+0x24>
 8000610:	4806      	ldr	r0, [pc, #24]	; (800062c <funkcja_lcd+0x38>)
 8000612:	f000 f953 	bl	80008bc <wysw_ekran>
}
 8000616:	e002      	b.n	800061e <funkcja_lcd+0x2a>
	else wysw_ekran(text0);
 8000618:	4805      	ldr	r0, [pc, #20]	; (8000630 <funkcja_lcd+0x3c>)
 800061a:	f000 f94f 	bl	80008bc <wysw_ekran>
}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000024 	.word	0x20000024
 800062c:	20000048 	.word	0x20000048
 8000630:	20000000 	.word	0x20000000

08000634 <funkcja_joy>:
uint32_t funkcja_joy(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(joy_d_GPIO_Port,joy_d_Pin)==GPIO_PIN_RESET)return 0;
 8000638:	2140      	movs	r1, #64	; 0x40
 800063a:	4818      	ldr	r0, [pc, #96]	; (800069c <funkcja_joy+0x68>)
 800063c:	f000 ffa6 	bl	800158c <HAL_GPIO_ReadPin>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d101      	bne.n	800064a <funkcja_joy+0x16>
 8000646:	2300      	movs	r3, #0
 8000648:	e026      	b.n	8000698 <funkcja_joy+0x64>
	else if(HAL_GPIO_ReadPin(joy_u_GPIO_Port,joy_u_Pin)==GPIO_PIN_RESET)return 1;
 800064a:	2120      	movs	r1, #32
 800064c:	4813      	ldr	r0, [pc, #76]	; (800069c <funkcja_joy+0x68>)
 800064e:	f000 ff9d 	bl	800158c <HAL_GPIO_ReadPin>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d101      	bne.n	800065c <funkcja_joy+0x28>
 8000658:	2301      	movs	r3, #1
 800065a:	e01d      	b.n	8000698 <funkcja_joy+0x64>
	else if(HAL_GPIO_ReadPin(joy_r_GPIO_Port,joy_r_Pin)==GPIO_PIN_RESET)return 2;
 800065c:	2180      	movs	r1, #128	; 0x80
 800065e:	480f      	ldr	r0, [pc, #60]	; (800069c <funkcja_joy+0x68>)
 8000660:	f000 ff94 	bl	800158c <HAL_GPIO_ReadPin>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d101      	bne.n	800066e <funkcja_joy+0x3a>
 800066a:	2302      	movs	r3, #2
 800066c:	e014      	b.n	8000698 <funkcja_joy+0x64>
	else if(HAL_GPIO_ReadPin(joy_l_GPIO_Port,joy_l_Pin)==GPIO_PIN_RESET)return 3;
 800066e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000672:	480a      	ldr	r0, [pc, #40]	; (800069c <funkcja_joy+0x68>)
 8000674:	f000 ff8a 	bl	800158c <HAL_GPIO_ReadPin>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d101      	bne.n	8000682 <funkcja_joy+0x4e>
 800067e:	2303      	movs	r3, #3
 8000680:	e00a      	b.n	8000698 <funkcja_joy+0x64>
	else if(HAL_GPIO_ReadPin(joy_ok_GPIO_Port,joy_ok_Pin)==GPIO_PIN_RESET)return 7;
 8000682:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000686:	4805      	ldr	r0, [pc, #20]	; (800069c <funkcja_joy+0x68>)
 8000688:	f000 ff80 	bl	800158c <HAL_GPIO_ReadPin>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d101      	bne.n	8000696 <funkcja_joy+0x62>
 8000692:	2307      	movs	r3, #7
 8000694:	e000      	b.n	8000698 <funkcja_joy+0x64>
	else return 0xff;
 8000696:	23ff      	movs	r3, #255	; 0xff
}
 8000698:	4618      	mov	r0, r3
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40011000 	.word	0x40011000

080006a0 <funkcja_buzzer>:

void funkcja_buzzer(uint32_t buzzer)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
	static uint32_t licznik_buzzer,stan_buzzer;
	if(buzzer==0x00ff)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2bff      	cmp	r3, #255	; 0xff
 80006ac:	d106      	bne.n	80006bc <funkcja_buzzer+0x1c>
	{
		licznik_buzzer=0;
 80006ae:	4b16      	ldr	r3, [pc, #88]	; (8000708 <funkcja_buzzer+0x68>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
		stan_buzzer=0;
 80006b4:	4b15      	ldr	r3, [pc, #84]	; (800070c <funkcja_buzzer+0x6c>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	e012      	b.n	80006e2 <funkcja_buzzer+0x42>
	}
	else
	{
		licznik_buzzer++;
 80006bc:	4b12      	ldr	r3, [pc, #72]	; (8000708 <funkcja_buzzer+0x68>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	3301      	adds	r3, #1
 80006c2:	4a11      	ldr	r2, [pc, #68]	; (8000708 <funkcja_buzzer+0x68>)
 80006c4:	6013      	str	r3, [r2, #0]
		if(licznik_buzzer>buzzer)
 80006c6:	4b10      	ldr	r3, [pc, #64]	; (8000708 <funkcja_buzzer+0x68>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	429a      	cmp	r2, r3
 80006ce:	d208      	bcs.n	80006e2 <funkcja_buzzer+0x42>
		{
			licznik_buzzer=0;
 80006d0:	4b0d      	ldr	r3, [pc, #52]	; (8000708 <funkcja_buzzer+0x68>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
			stan_buzzer=stan_buzzer ^ 0x0001;
 80006d6:	4b0d      	ldr	r3, [pc, #52]	; (800070c <funkcja_buzzer+0x6c>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f083 0301 	eor.w	r3, r3, #1
 80006de:	4a0b      	ldr	r2, [pc, #44]	; (800070c <funkcja_buzzer+0x6c>)
 80006e0:	6013      	str	r3, [r2, #0]
		}
	}
	if(stan_buzzer)buzzer_GPIO_Port->BSRR=buzzer_Pin;
 80006e2:	4b0a      	ldr	r3, [pc, #40]	; (800070c <funkcja_buzzer+0x6c>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d004      	beq.n	80006f4 <funkcja_buzzer+0x54>
 80006ea:	4b09      	ldr	r3, [pc, #36]	; (8000710 <funkcja_buzzer+0x70>)
 80006ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006f0:	611a      	str	r2, [r3, #16]
	else buzzer_GPIO_Port->BSRR=buzzer_Pin<<16;
}
 80006f2:	e003      	b.n	80006fc <funkcja_buzzer+0x5c>
	else buzzer_GPIO_Port->BSRR=buzzer_Pin<<16;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <funkcja_buzzer+0x70>)
 80006f6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80006fa:	611a      	str	r2, [r3, #16]
}
 80006fc:	bf00      	nop
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	20000094 	.word	0x20000094
 800070c:	20000098 	.word	0x20000098
 8000710:	40011800 	.word	0x40011800

08000714 <delay_mili>:




void delay_mili(uint32_t wartosc)// REALIZACJA OP”èNIENIA WYKORZYSTUJ•CA W£AåCIWOåCI SYSTICK
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	HAL_Delay(wartosc);
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f000 fc7f 	bl	8001020 <HAL_Delay>
}
 8000722:	bf00      	nop
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <delay>:
void delay(uint32_t i)//KR”TKIE OP”ZNIENIE W P TLI
{
 800072a:	b480      	push	{r7}
 800072c:	b083      	sub	sp, #12
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
	while(i){i--;}
 8000732:	e002      	b.n	800073a <delay+0x10>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	3b01      	subs	r3, #1
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d1f9      	bne.n	8000734 <delay+0xa>
}
 8000740:	bf00      	nop
 8000742:	bf00      	nop
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <busy_lcd>:

uint32_t busy_lcd(void)// FUNKCJA ODCZYTU ZAJ TOåCI LCD
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
	uint32_t busy;
	uint32_t i=160;
 8000752:	23a0      	movs	r3, #160	; 0xa0
 8000754:	607b      	str	r3, [r7, #4]
	lcd_config_input();
 8000756:	4b19      	ldr	r3, [pc, #100]	; (80007bc <busy_lcd+0x70>)
 8000758:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800075c:	601a      	str	r2, [r3, #0]
	clear_rs();
 800075e:	4b17      	ldr	r3, [pc, #92]	; (80007bc <busy_lcd+0x70>)
 8000760:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000764:	611a      	str	r2, [r3, #16]
	set_rw();
 8000766:	4b15      	ldr	r3, [pc, #84]	; (80007bc <busy_lcd+0x70>)
 8000768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800076c:	611a      	str	r2, [r3, #16]
	while(i)
 800076e:	e016      	b.n	800079e <busy_lcd+0x52>
	{
		set_e();
 8000770:	4b12      	ldr	r3, [pc, #72]	; (80007bc <busy_lcd+0x70>)
 8000772:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000776:	611a      	str	r2, [r3, #16]
		delay(4);
 8000778:	2004      	movs	r0, #4
 800077a:	f7ff ffd6 	bl	800072a <delay>
		busy=lcd_d_GPIO_Port->IDR & 0x00ff;
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <busy_lcd+0x70>)
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	603b      	str	r3, [r7, #0]
		clear_e();
 8000786:	4b0d      	ldr	r3, [pc, #52]	; (80007bc <busy_lcd+0x70>)
 8000788:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800078c:	611a      	str	r2, [r3, #16]
		if((busy & 0x0080)==0)break;
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000794:	2b00      	cmp	r3, #0
 8000796:	d006      	beq.n	80007a6 <busy_lcd+0x5a>
		i--;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3b01      	subs	r3, #1
 800079c:	607b      	str	r3, [r7, #4]
	while(i)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1e5      	bne.n	8000770 <busy_lcd+0x24>
 80007a4:	e000      	b.n	80007a8 <busy_lcd+0x5c>
		if((busy & 0x0080)==0)break;
 80007a6:	bf00      	nop
	}
	lcd_config_output();
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <busy_lcd+0x70>)
 80007aa:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80007ae:	601a      	str	r2, [r3, #0]
	return i;
 80007b0:	687b      	ldr	r3, [r7, #4]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	40011800 	.word	0x40011800

080007c0 <inic_lcd>:
void inic_lcd(void)//FUNKCJA INICJALIZOWANIA LCD WG DOKUMENTACJI
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	delay_mili(20);
 80007c4:	2014      	movs	r0, #20
 80007c6:	f7ff ffa5 	bl	8000714 <delay_mili>
	write_control(set_function);
 80007ca:	2038      	movs	r0, #56	; 0x38
 80007cc:	f000 f850 	bl	8000870 <write_control>
	delay_mili(5);
 80007d0:	2005      	movs	r0, #5
 80007d2:	f7ff ff9f 	bl	8000714 <delay_mili>
	write_control(set_function);
 80007d6:	2038      	movs	r0, #56	; 0x38
 80007d8:	f000 f84a 	bl	8000870 <write_control>
	delay_mili(1);
 80007dc:	2001      	movs	r0, #1
 80007de:	f7ff ff99 	bl	8000714 <delay_mili>
	write_control(set_function);
 80007e2:	2038      	movs	r0, #56	; 0x38
 80007e4:	f000 f844 	bl	8000870 <write_control>
	delay_mili(1);
 80007e8:	2001      	movs	r0, #1
 80007ea:	f7ff ff93 	bl	8000714 <delay_mili>
	write_control(set_function);
 80007ee:	2038      	movs	r0, #56	; 0x38
 80007f0:	f000 f83e 	bl	8000870 <write_control>
	delay_mili(1);
 80007f4:	2001      	movs	r0, #1
 80007f6:	f7ff ff8d 	bl	8000714 <delay_mili>
	write_control(display_set);
 80007fa:	200c      	movs	r0, #12
 80007fc:	f000 f838 	bl	8000870 <write_control>
	delay_mili(1);
 8000800:	2001      	movs	r0, #1
 8000802:	f7ff ff87 	bl	8000714 <delay_mili>
	write_control(entry_mode_set);
 8000806:	2006      	movs	r0, #6
 8000808:	f000 f832 	bl	8000870 <write_control>
	delay_mili(1);
 800080c:	2001      	movs	r0, #1
 800080e:	f7ff ff81 	bl	8000714 <delay_mili>
	write_control(display_clear);
 8000812:	2001      	movs	r0, #1
 8000814:	f000 f82c 	bl	8000870 <write_control>
	delay_mili(2);
 8000818:	2002      	movs	r0, #2
 800081a:	f7ff ff7b 	bl	8000714 <delay_mili>
}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <write_data>:

void write_data(uint8_t zm)// FUKCJA ZAPISU DANYCH ARGUMENT DANA
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]
	set_rs();
 800082e:	4b0f      	ldr	r3, [pc, #60]	; (800086c <write_data+0x48>)
 8000830:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000834:	611a      	str	r2, [r3, #16]
	clear_rw();
 8000836:	4b0d      	ldr	r3, [pc, #52]	; (800086c <write_data+0x48>)
 8000838:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800083c:	611a      	str	r2, [r3, #16]
	lcd_d_GPIO_Port->BSRR=0x00ff0000;
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <write_data+0x48>)
 8000840:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8000844:	611a      	str	r2, [r3, #16]
	lcd_d_GPIO_Port->BSRR=(uint32_t)zm;
 8000846:	4a09      	ldr	r2, [pc, #36]	; (800086c <write_data+0x48>)
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	6113      	str	r3, [r2, #16]
	set_e();
 800084c:	4b07      	ldr	r3, [pc, #28]	; (800086c <write_data+0x48>)
 800084e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000852:	611a      	str	r2, [r3, #16]
	delay(4);
 8000854:	2004      	movs	r0, #4
 8000856:	f7ff ff68 	bl	800072a <delay>
	clear_e();
 800085a:	4b04      	ldr	r3, [pc, #16]	; (800086c <write_data+0x48>)
 800085c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000860:	611a      	str	r2, [r3, #16]
}
 8000862:	bf00      	nop
 8000864:	3708      	adds	r7, #8
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40011800 	.word	0x40011800

08000870 <write_control>:
void write_control(uint8_t zm)// FUKCJA ZAPISU ROZKAZU ARUMENT ROZKAZ
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
	clear_rs();
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <write_control+0x48>)
 800087c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000880:	611a      	str	r2, [r3, #16]
	clear_rw();
 8000882:	4b0d      	ldr	r3, [pc, #52]	; (80008b8 <write_control+0x48>)
 8000884:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000888:	611a      	str	r2, [r3, #16]
	lcd_d_GPIO_Port->BSRR=0x00ff0000;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <write_control+0x48>)
 800088c:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8000890:	611a      	str	r2, [r3, #16]
	lcd_d_GPIO_Port->BSRR=(uint32_t)zm;
 8000892:	4a09      	ldr	r2, [pc, #36]	; (80008b8 <write_control+0x48>)
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	6113      	str	r3, [r2, #16]
	set_e();
 8000898:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <write_control+0x48>)
 800089a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800089e:	611a      	str	r2, [r3, #16]
	delay(4);
 80008a0:	2004      	movs	r0, #4
 80008a2:	f7ff ff42 	bl	800072a <delay>
	clear_e();
 80008a6:	4b04      	ldr	r3, [pc, #16]	; (80008b8 <write_control+0x48>)
 80008a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80008ac:	611a      	str	r2, [r3, #16]
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40011800 	.word	0x40011800

080008bc <wysw_ekran>:
	*(ws+1)=t_hex_to_ascii[dana & 0x000f];
	dana=dana>>4;
	*(ws)=t_hex_to_ascii[dana & 0x000f];
}
uint32_t wysw_ekran(uint8_t *wzm)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
/*
 * WYSY£A 32 ZNAKI Z TABLICY KT”REJ ADRES OKREåLONY JEST PRZEZ WSKAèNIK ->  wzm
 * PIERWSZE 16 ELEMENT”W TABLICY UMIESZCONE JEST W LINIJCE PIERWSZE POZOSTA£E W DRUGIEJ
 */
	uint32_t i;
	write_control(adres_linia1);
 80008c4:	2080      	movs	r0, #128	; 0x80
 80008c6:	f7ff ffd3 	bl	8000870 <write_control>
	if(busy_lcd()==0)return 0;
 80008ca:	f7ff ff3f 	bl	800074c <busy_lcd>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d101      	bne.n	80008d8 <wysw_ekran+0x1c>
 80008d4:	2300      	movs	r3, #0
 80008d6:	e03a      	b.n	800094e <wysw_ekran+0x92>
	for(i=0;i<16;i++)
 80008d8:	2300      	movs	r3, #0
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	e011      	b.n	8000902 <wysw_ekran+0x46>
	{
		write_data(*wzm);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff ff9e 	bl	8000824 <write_data>
		wzm++;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3301      	adds	r3, #1
 80008ec:	607b      	str	r3, [r7, #4]
		if(busy_lcd()==0)return 0;
 80008ee:	f7ff ff2d 	bl	800074c <busy_lcd>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d101      	bne.n	80008fc <wysw_ekran+0x40>
 80008f8:	2300      	movs	r3, #0
 80008fa:	e028      	b.n	800094e <wysw_ekran+0x92>
	for(i=0;i<16;i++)
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	3301      	adds	r3, #1
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	2b0f      	cmp	r3, #15
 8000906:	d9ea      	bls.n	80008de <wysw_ekran+0x22>
	}
	write_control(adres_linia2);
 8000908:	20c0      	movs	r0, #192	; 0xc0
 800090a:	f7ff ffb1 	bl	8000870 <write_control>
	if(busy_lcd()==0)return 0;
 800090e:	f7ff ff1d 	bl	800074c <busy_lcd>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d101      	bne.n	800091c <wysw_ekran+0x60>
 8000918:	2300      	movs	r3, #0
 800091a:	e018      	b.n	800094e <wysw_ekran+0x92>
	for(i=0;i<16;i++)
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	e011      	b.n	8000946 <wysw_ekran+0x8a>
	{
		write_data(*wzm);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff ff7c 	bl	8000824 <write_data>
		wzm++;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3301      	adds	r3, #1
 8000930:	607b      	str	r3, [r7, #4]
		if(busy_lcd()==0)return 0;
 8000932:	f7ff ff0b 	bl	800074c <busy_lcd>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d101      	bne.n	8000940 <wysw_ekran+0x84>
 800093c:	2300      	movs	r3, #0
 800093e:	e006      	b.n	800094e <wysw_ekran+0x92>
	for(i=0;i<16;i++)
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	3301      	adds	r3, #1
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2b0f      	cmp	r3, #15
 800094a:	d9ea      	bls.n	8000922 <wysw_ekran+0x66>
	}
	return 1;
 800094c:	2301      	movs	r3, #1
}
 800094e:	4618      	mov	r0, r3
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <funkcja_1ms>:
static void MX_GPIO_Init(void);
static void MX_UART4_Init(void);
/* USER CODE BEGIN PFP */

void funkcja_1ms(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
	zm_1ms=1;
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <funkcja_1ms+0x14>)
 800095e:	2201      	movs	r2, #1
 8000960:	601a      	str	r2, [r3, #0]
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	2000009c 	.word	0x2000009c

08000970 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000976:	f000 faf1 	bl	8000f5c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800097a:	f000 f879 	bl	8000a70 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	initUART();
 800097e:	f000 fa5d 	bl	8000e3c <initUART>

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000982:	f000 f8f3 	bl	8000b6c <MX_GPIO_Init>
	MX_UART4_Init();
 8000986:	f000 f8c7 	bl	8000b18 <MX_UART4_Init>
	/* USER CODE BEGIN 2 */

	inic_lcd();
 800098a:	f7ff ff19 	bl	80007c0 <inic_lcd>
	huart4.Instance->CR1 |= USART_CR1_RXNEIE | USART_CR1_TCIE; // Uruchomienie przerwan dla UART
 800098e:	4b30      	ldr	r3, [pc, #192]	; (8000a50 <main+0xe0>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	68da      	ldr	r2, [r3, #12]
 8000994:	4b2e      	ldr	r3, [pc, #184]	; (8000a50 <main+0xe0>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800099c:	60da      	str	r2, [r3, #12]

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	nr_tekst = ekran_0;
 800099e:	4b2d      	ldr	r3, [pc, #180]	; (8000a54 <main+0xe4>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
	while (1)
	{
		if(zm_1ms)
 80009a4:	4b2c      	ldr	r3, [pc, #176]	; (8000a58 <main+0xe8>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d0fb      	beq.n	80009a4 <main+0x34>
		{
			zm_1ms = 0;
 80009ac:	4b2a      	ldr	r3, [pc, #168]	; (8000a58 <main+0xe8>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
			czas++;
 80009b2:	4b2a      	ldr	r3, [pc, #168]	; (8000a5c <main+0xec>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	3301      	adds	r3, #1
 80009b8:	4a28      	ldr	r2, [pc, #160]	; (8000a5c <main+0xec>)
 80009ba:	6013      	str	r3, [r2, #0]

			funkcja_led(czas);
 80009bc:	4b27      	ldr	r3, [pc, #156]	; (8000a5c <main+0xec>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fdef 	bl	80005a4 <funkcja_led>

			if(++odswiez_ekran == 200)
 80009c6:	4b26      	ldr	r3, [pc, #152]	; (8000a60 <main+0xf0>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	3301      	adds	r3, #1
 80009cc:	4a24      	ldr	r2, [pc, #144]	; (8000a60 <main+0xf0>)
 80009ce:	6013      	str	r3, [r2, #0]
 80009d0:	4b23      	ldr	r3, [pc, #140]	; (8000a60 <main+0xf0>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2bc8      	cmp	r3, #200	; 0xc8
 80009d6:	d107      	bne.n	80009e8 <main+0x78>
			{
				odswiez_ekran = 0;
 80009d8:	4b21      	ldr	r3, [pc, #132]	; (8000a60 <main+0xf0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
				funkcja_lcd(nr_tekst);
 80009de:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <main+0xe4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4618      	mov	r0, r3
 80009e4:	f7ff fe06 	bl	80005f4 <funkcja_lcd>
			}

			if(funkcja_button1() == GPIO_PIN_PUSH)
 80009e8:	f7ff fd98 	bl	800051c <funkcja_button1>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d111      	bne.n	8000a16 <main+0xa6>
			{
				nr_tekst = ekran_1;
 80009f2:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <main+0xe4>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	601a      	str	r2, [r3, #0]

				const uint8_t msg1[] = "Hello STM!";
 80009f8:	4a1a      	ldr	r2, [pc, #104]	; (8000a64 <main+0xf4>)
 80009fa:	f107 030c 	add.w	r3, r7, #12
 80009fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a00:	c303      	stmia	r3!, {r0, r1}
 8000a02:	801a      	strh	r2, [r3, #0]
 8000a04:	3302      	adds	r3, #2
 8000a06:	0c12      	lsrs	r2, r2, #16
 8000a08:	701a      	strb	r2, [r3, #0]
				uart_send(msg1, sizeof(msg1));
 8000a0a:	f107 030c 	add.w	r3, r7, #12
 8000a0e:	210b      	movs	r1, #11
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 fa69 	bl	8000ee8 <uart_send>
			}
			if(funkcja_button2() == GPIO_PIN_PUSH)
 8000a16:	f7ff fda3 	bl	8000560 <funkcja_button2>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d10c      	bne.n	8000a3a <main+0xca>
			{
				nr_tekst = ekran_2;
 8000a20:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <main+0xe4>)
 8000a22:	2202      	movs	r2, #2
 8000a24:	601a      	str	r2, [r3, #0]

				const uint8_t msg2[] = "Message!";
 8000a26:	4a10      	ldr	r2, [pc, #64]	; (8000a68 <main+0xf8>)
 8000a28:	463b      	mov	r3, r7
 8000a2a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a2c:	c303      	stmia	r3!, {r0, r1}
 8000a2e:	701a      	strb	r2, [r3, #0]
				uart_send(msg2, sizeof(msg2));
 8000a30:	463b      	mov	r3, r7
 8000a32:	2109      	movs	r1, #9
 8000a34:	4618      	mov	r0, r3
 8000a36:	f000 fa57 	bl	8000ee8 <uart_send>
			}

			stan_joy = funkcja_joy();
 8000a3a:	f7ff fdfb 	bl	8000634 <funkcja_joy>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <main+0xfc>)
 8000a42:	6013      	str	r3, [r2, #0]
			funkcja_buzzer(stan_joy);
 8000a44:	4b09      	ldr	r3, [pc, #36]	; (8000a6c <main+0xfc>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fe29 	bl	80006a0 <funkcja_buzzer>
		if(zm_1ms)
 8000a4e:	e7a9      	b.n	80009a4 <main+0x34>
 8000a50:	200000a8 	.word	0x200000a8
 8000a54:	200000e8 	.word	0x200000e8
 8000a58:	2000009c 	.word	0x2000009c
 8000a5c:	200000a0 	.word	0x200000a0
 8000a60:	200000a4 	.word	0x200000a4
 8000a64:	0800222c 	.word	0x0800222c
 8000a68:	08002238 	.word	0x08002238
 8000a6c:	200000ec 	.word	0x200000ec

08000a70 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b094      	sub	sp, #80	; 0x50
 8000a74:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a76:	f107 0318 	add.w	r3, r7, #24
 8000a7a:	2238      	movs	r2, #56	; 0x38
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f001 fbc0 	bl	8002204 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a92:	2301      	movs	r3, #1
 8000a94:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a9a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000a9c:	2304      	movs	r3, #4
 8000a9e:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8000aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aa8:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ab4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ab8:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8000aba:	2302      	movs	r3, #2
 8000abc:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8000abe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ac2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV2;
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac8:	f107 0318 	add.w	r3, r7, #24
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 fd8d 	bl	80015ec <HAL_RCC_OscConfig>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <SystemClock_Config+0x6c>
	{
		Error_Handler();
 8000ad8:	f000 f8ae 	bl	8000c38 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000adc:	230f      	movs	r3, #15
 8000ade:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ae8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aec:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	2102      	movs	r1, #2
 8000af6:	4618      	mov	r0, r3
 8000af8:	f001 f88e 	bl	8001c18 <HAL_RCC_ClockConfig>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <SystemClock_Config+0x96>
	{
		Error_Handler();
 8000b02:	f000 f899 	bl	8000c38 <Error_Handler>
	}
	/** Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 8000b06:	4b03      	ldr	r3, [pc, #12]	; (8000b14 <SystemClock_Config+0xa4>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	3750      	adds	r7, #80	; 0x50
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	42420070 	.word	0x42420070

08000b18 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b1e:	4a12      	ldr	r2, [pc, #72]	; (8000b68 <MX_UART4_Init+0x50>)
 8000b20:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 19200;
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b24:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000b28:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8000b3c:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b3e:	220c      	movs	r2, #12
 8000b40:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b42:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b4e:	4805      	ldr	r0, [pc, #20]	; (8000b64 <MX_UART4_Init+0x4c>)
 8000b50:	f001 fa58 	bl	8002004 <HAL_UART_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_UART4_Init+0x46>
	{
		Error_Handler();
 8000b5a:	f000 f86d 	bl	8000c38 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	200000a8 	.word	0x200000a8
 8000b68:	40004c00 	.word	0x40004c00

08000b6c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b088      	sub	sp, #32
 8000b70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 0310 	add.w	r3, r7, #16
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000b80:	4b2a      	ldr	r3, [pc, #168]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000b86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b8a:	6193      	str	r3, [r2, #24]
 8000b8c:	4b27      	ldr	r3, [pc, #156]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000b8e:	699b      	ldr	r3, [r3, #24]
 8000b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b98:	4b24      	ldr	r3, [pc, #144]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a23      	ldr	r2, [pc, #140]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000b9e:	f043 0310 	orr.w	r3, r3, #16
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b21      	ldr	r3, [pc, #132]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0310 	and.w	r3, r3, #16
 8000bac:	60bb      	str	r3, [r7, #8]
 8000bae:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb0:	4b1e      	ldr	r3, [pc, #120]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	4a1d      	ldr	r2, [pc, #116]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	6193      	str	r3, [r2, #24]
 8000bbc:	4b1b      	ldr	r3, [pc, #108]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000bbe:	699b      	ldr	r3, [r3, #24]
 8000bc0:	f003 0304 	and.w	r3, r3, #4
 8000bc4:	607b      	str	r3, [r7, #4]
 8000bc6:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc8:	4b18      	ldr	r3, [pc, #96]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a17      	ldr	r2, [pc, #92]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000bce:	f043 0308 	orr.w	r3, r3, #8
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <MX_GPIO_Init+0xc0>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0308 	and.w	r3, r3, #8
 8000bdc:	603b      	str	r3, [r7, #0]
 8000bde:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, lcd_d2_Pin|lcd_d3_Pin|lcd_d4_Pin|lcd_d5_Pin
 8000be0:	2200      	movs	r2, #0
 8000be2:	f24e 71ff 	movw	r1, #59391	; 0xe7ff
 8000be6:	4812      	ldr	r0, [pc, #72]	; (8000c30 <MX_GPIO_Init+0xc4>)
 8000be8:	f000 fce7 	bl	80015ba <HAL_GPIO_WritePin>

	/*Configure GPIO pins : lcd_d2_Pin lcd_d3_Pin lcd_d4_Pin lcd_d5_Pin
                           lcd_d6_Pin lcd_d7_Pin lcd_rs_Pin lcd_e_Pin
                           lcd_rw_Pin buzzer_Pin led1_Pin led2_Pin
                           lcd_d0_Pin lcd_d1_Pin */
	GPIO_InitStruct.Pin = lcd_d2_Pin|lcd_d3_Pin|lcd_d4_Pin|lcd_d5_Pin
 8000bec:	f24e 73ff 	movw	r3, #59391	; 0xe7ff
 8000bf0:	613b      	str	r3, [r7, #16]
			|lcd_d6_Pin|lcd_d7_Pin|lcd_rs_Pin|lcd_e_Pin
			|lcd_rw_Pin|buzzer_Pin|led1_Pin|led2_Pin
			|lcd_d0_Pin|lcd_d1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	4619      	mov	r1, r3
 8000c04:	480a      	ldr	r0, [pc, #40]	; (8000c30 <MX_GPIO_Init+0xc4>)
 8000c06:	f000 fb3d 	bl	8001284 <HAL_GPIO_Init>

	/*Configure GPIO pins : button2_Pin joy_u_Pin joy_d_Pin joy_r_Pin
                           joy_l_Pin joy_ok_Pin button1_Pin */
	GPIO_InitStruct.Pin = button2_Pin|joy_u_Pin|joy_d_Pin|joy_r_Pin
 8000c0a:	f243 33e0 	movw	r3, #13280	; 0x33e0
 8000c0e:	613b      	str	r3, [r7, #16]
			|joy_l_Pin|joy_ok_Pin|button1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c18:	f107 0310 	add.w	r3, r7, #16
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4805      	ldr	r0, [pc, #20]	; (8000c34 <MX_GPIO_Init+0xc8>)
 8000c20:	f000 fb30 	bl	8001284 <HAL_GPIO_Init>

}
 8000c24:	bf00      	nop
 8000c26:	3720      	adds	r7, #32
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	40011800 	.word	0x40011800
 8000c34:	40011000 	.word	0x40011000

08000c38 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c3c:	b672      	cpsid	i
}
 8000c3e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000c40:	e7fe      	b.n	8000c40 <Error_Handler+0x8>

08000c42 <queueInit>:
#include "queue.h"

void queueInit(Queue *queue)
{
 8000c42:	b480      	push	{r7}
 8000c44:	b083      	sub	sp, #12
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
    queue->queueSize = 0;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	621a      	str	r2, [r3, #32]
    queue->startIndex = 0;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2200      	movs	r2, #0
 8000c54:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <queueAdd>:

bool queueAdd(Queue *queue, QueueItem item)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	460b      	mov	r3, r1
 8000c6a:	70fb      	strb	r3, [r7, #3]
    if(queueIsFull(queue))
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f000 f81c 	bl	8000caa <queueIsFull>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <queueAdd+0x1c>
        return false;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	e012      	b.n	8000ca2 <queueAdd+0x42>

    int index = (queue->startIndex + queue->queueSize) % QUEUE_SIZE;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a1b      	ldr	r3, [r3, #32]
 8000c84:	4413      	add	r3, r2
 8000c86:	f003 031f 	and.w	r3, r3, #31
 8000c8a:	60fb      	str	r3, [r7, #12]
    ++(queue->queueSize);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	1c5a      	adds	r2, r3, #1
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	621a      	str	r2, [r3, #32]

    queue->data[index] = item;
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	78fa      	ldrb	r2, [r7, #3]
 8000c9e:	701a      	strb	r2, [r3, #0]
    return true;
 8000ca0:	2301      	movs	r3, #1
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <queueIsFull>:
{
    return queue->queueSize == 0;
}

bool queueIsFull(Queue *queue)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
    return queue->queueSize == QUEUE_SIZE;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6a1b      	ldr	r3, [r3, #32]
 8000cb6:	2b20      	cmp	r3, #32
 8000cb8:	bf0c      	ite	eq
 8000cba:	2301      	moveq	r3, #1
 8000cbc:	2300      	movne	r3, #0
 8000cbe:	b2db      	uxtb	r3, r3
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
	...

08000ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000cd2:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <HAL_MspInit+0x54>)
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <HAL_MspInit+0x54>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	6193      	str	r3, [r2, #24]
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <HAL_MspInit+0x54>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cea:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <HAL_MspInit+0x54>)
 8000cec:	69db      	ldr	r3, [r3, #28]
 8000cee:	4a0c      	ldr	r2, [pc, #48]	; (8000d20 <HAL_MspInit+0x54>)
 8000cf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cf4:	61d3      	str	r3, [r2, #28]
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <HAL_MspInit+0x54>)
 8000cf8:	69db      	ldr	r3, [r3, #28]
 8000cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State
  */
  __HAL_AFIO_REMAP_SWJ_ENABLE();
 8000d02:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <HAL_MspInit+0x58>)
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <HAL_MspInit+0x58>)
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d16:	bf00      	nop
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bc80      	pop	{r7}
 8000d1e:	4770      	bx	lr
 8000d20:	40021000 	.word	0x40021000
 8000d24:	40010000 	.word	0x40010000

08000d28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a20      	ldr	r2, [pc, #128]	; (8000dc4 <HAL_UART_MspInit+0x9c>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d139      	bne.n	8000dbc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000d48:	4b1f      	ldr	r3, [pc, #124]	; (8000dc8 <HAL_UART_MspInit+0xa0>)
 8000d4a:	69db      	ldr	r3, [r3, #28]
 8000d4c:	4a1e      	ldr	r2, [pc, #120]	; (8000dc8 <HAL_UART_MspInit+0xa0>)
 8000d4e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d52:	61d3      	str	r3, [r2, #28]
 8000d54:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <HAL_UART_MspInit+0xa0>)
 8000d56:	69db      	ldr	r3, [r3, #28]
 8000d58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d60:	4b19      	ldr	r3, [pc, #100]	; (8000dc8 <HAL_UART_MspInit+0xa0>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a18      	ldr	r2, [pc, #96]	; (8000dc8 <HAL_UART_MspInit+0xa0>)
 8000d66:	f043 0310 	orr.w	r3, r3, #16
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <HAL_UART_MspInit+0xa0>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0310 	and.w	r3, r3, #16
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	480f      	ldr	r0, [pc, #60]	; (8000dcc <HAL_UART_MspInit+0xa4>)
 8000d8e:	f000 fa79 	bl	8001284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000d92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da0:	f107 0310 	add.w	r3, r7, #16
 8000da4:	4619      	mov	r1, r3
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <HAL_UART_MspInit+0xa4>)
 8000da8:	f000 fa6c 	bl	8001284 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2100      	movs	r1, #0
 8000db0:	2034      	movs	r0, #52	; 0x34
 8000db2:	f000 fa30 	bl	8001216 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000db6:	2034      	movs	r0, #52	; 0x34
 8000db8:	f000 fa49 	bl	800124e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000dbc:	bf00      	nop
 8000dbe:	3720      	adds	r7, #32
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40004c00 	.word	0x40004c00
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	40011000 	.word	0x40011000

08000dd0 <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <NMI_Handler+0x4>

08000dd6 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8000dda:	e7fe      	b.n	8000dda <HardFault_Handler+0x4>

08000ddc <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8000de0:	e7fe      	b.n	8000de0 <MemManage_Handler+0x4>

08000de2 <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8000de6:	e7fe      	b.n	8000de6 <BusFault_Handler+0x4>

08000de8 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8000dec:	e7fe      	b.n	8000dec <UsageFault_Handler+0x4>

08000dee <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8000dee:	b480      	push	{r7}
 8000df0:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000df2:	bf00      	nop
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr

08000dfa <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr

08000e06 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8000e06:	b480      	push	{r7}
 8000e08:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr

08000e12 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */
	funkcja_1ms();
 8000e16:	f7ff fd9f 	bl	8000958 <funkcja_1ms>
	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8000e1a:	f000 f8e5 	bl	8000fe8 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <UART4_IRQHandler>:

/**
 * @brief This function handles UART4 global interrupt.
 */
void UART4_IRQHandler(void)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART4_IRQn 0 */
	obsluga_UART4();
 8000e26:	f000 f81d 	bl	8000e64 <obsluga_UART4>
	/* USER CODE END UART4_IRQn 0 */
	//HAL_UART_IRQHandler(&huart4);
	/* USER CODE BEGIN UART4_IRQn 1 */

	/* USER CODE END UART4_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e2e:	b480      	push	{r7}
 8000e30:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e32:	bf00      	nop
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
	...

08000e3c <initUART>:

// Data to receive
Queue uartReceivedData;

void initUART(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	queueInit(&uartReceivedData);
 8000e40:	4805      	ldr	r0, [pc, #20]	; (8000e58 <initUART+0x1c>)
 8000e42:	f7ff fefe 	bl	8000c42 <queueInit>

	uart4_data = NULL;
 8000e46:	4b05      	ldr	r3, [pc, #20]	; (8000e5c <initUART+0x20>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
	uart4_data_size = 0;
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <initUART+0x24>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	601a      	str	r2, [r3, #0]
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200000f0 	.word	0x200000f0
 8000e5c:	20000118 	.word	0x20000118
 8000e60:	2000011c 	.word	0x2000011c

08000e64 <obsluga_UART4>:

void obsluga_UART4 (void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
	uint16_t IIR, data;

	IIR = UART4->SR;
 8000e6a:	4b1b      	ldr	r3, [pc, #108]	; (8000ed8 <obsluga_UART4+0x74>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	80fb      	strh	r3, [r7, #6]
	UART4->SR &= (~IIR);
 8000e70:	4b19      	ldr	r3, [pc, #100]	; (8000ed8 <obsluga_UART4+0x74>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	88fa      	ldrh	r2, [r7, #6]
 8000e76:	43d2      	mvns	r2, r2
 8000e78:	4611      	mov	r1, r2
 8000e7a:	4a17      	ldr	r2, [pc, #92]	; (8000ed8 <obsluga_UART4+0x74>)
 8000e7c:	400b      	ands	r3, r1
 8000e7e:	6013      	str	r3, [r2, #0]

	if (IIR & USART_SR_RXNE)
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	f003 0320 	and.w	r3, r3, #32
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d009      	beq.n	8000e9e <obsluga_UART4+0x3a>
	{
		data = (uint8_t)(UART4->DR);
 8000e8a:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <obsluga_UART4+0x74>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	80bb      	strh	r3, [r7, #4]
		queueAdd(&uartReceivedData, data);
 8000e92:	88bb      	ldrh	r3, [r7, #4]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	4619      	mov	r1, r3
 8000e98:	4810      	ldr	r0, [pc, #64]	; (8000edc <obsluga_UART4+0x78>)
 8000e9a:	f7ff fee1 	bl	8000c60 <queueAdd>
	}

	if ((IIR & USART_SR_TC) && (uart4_data_size > 0))
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d012      	beq.n	8000ece <obsluga_UART4+0x6a>
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <obsluga_UART4+0x7c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d00e      	beq.n	8000ece <obsluga_UART4+0x6a>
	{
		UART4->DR = *uart4_data;
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <obsluga_UART4+0x80>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	781a      	ldrb	r2, [r3, #0]
 8000eb6:	4b08      	ldr	r3, [pc, #32]	; (8000ed8 <obsluga_UART4+0x74>)
 8000eb8:	605a      	str	r2, [r3, #4]

		--uart4_data_size;
 8000eba:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <obsluga_UART4+0x7c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	4a07      	ldr	r2, [pc, #28]	; (8000ee0 <obsluga_UART4+0x7c>)
 8000ec2:	6013      	str	r3, [r2, #0]
		++uart4_data;
 8000ec4:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <obsluga_UART4+0x80>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	4a06      	ldr	r2, [pc, #24]	; (8000ee4 <obsluga_UART4+0x80>)
 8000ecc:	6013      	str	r3, [r2, #0]
	}
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40004c00 	.word	0x40004c00
 8000edc:	200000f0 	.word	0x200000f0
 8000ee0:	2000011c 	.word	0x2000011c
 8000ee4:	20000118 	.word	0x20000118

08000ee8 <uart_send>:
		return 0;
	return 1;
}

void uart_send(const uint8_t *data, uint32_t dataSize)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
	uart4_data = data;
 8000ef2:	4a05      	ldr	r2, [pc, #20]	; (8000f08 <uart_send+0x20>)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6013      	str	r3, [r2, #0]
	uart4_data_size = dataSize;
 8000ef8:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <uart_send+0x24>)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	6013      	str	r3, [r2, #0]
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	20000118 	.word	0x20000118
 8000f0c:	2000011c 	.word	0x2000011c

08000f10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f10:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f12:	e003      	b.n	8000f1c <LoopCopyDataInit>

08000f14 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000f16:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f18:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f1a:	3104      	adds	r1, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f1c:	480a      	ldr	r0, [pc, #40]	; (8000f48 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000f20:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f22:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f24:	d3f6      	bcc.n	8000f14 <CopyDataInit>
  ldr r2, =_sbss
 8000f26:	4a0a      	ldr	r2, [pc, #40]	; (8000f50 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000f28:	e002      	b.n	8000f30 <LoopFillZerobss>

08000f2a <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f2a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f2c:	f842 3b04 	str.w	r3, [r2], #4

08000f30 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f32:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f34:	d3f9      	bcc.n	8000f2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f36:	f7ff ff7a 	bl	8000e2e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f001 f93f 	bl	80021bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f3e:	f7ff fd17 	bl	8000970 <main>
  bx lr
 8000f42:	4770      	bx	lr
  ldr r3, =_sidata
 8000f44:	0800228c 	.word	0x0800228c
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f4c:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8000f50:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8000f54:	20000124 	.word	0x20000124

08000f58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f58:	e7fe      	b.n	8000f58 <ADC1_2_IRQHandler>
	...

08000f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f60:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_Init+0x28>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a07      	ldr	r2, [pc, #28]	; (8000f84 <HAL_Init+0x28>)
 8000f66:	f043 0310 	orr.w	r3, r3, #16
 8000f6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 f947 	bl	8001200 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f72:	2000      	movs	r0, #0
 8000f74:	f000 f808 	bl	8000f88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f78:	f7ff fea8 	bl	8000ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40022000 	.word	0x40022000

08000f88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f90:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <HAL_InitTick+0x54>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <HAL_InitTick+0x58>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 f95f 	bl	800126a <HAL_SYSTICK_Config>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e00e      	b.n	8000fd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	d80a      	bhi.n	8000fd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc4:	f000 f927 	bl	8001216 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc8:	4a06      	ldr	r2, [pc, #24]	; (8000fe4 <HAL_InitTick+0x5c>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e000      	b.n	8000fd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	2000006c 	.word	0x2000006c
 8000fe0:	20000074 	.word	0x20000074
 8000fe4:	20000070 	.word	0x20000070

08000fe8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fec:	4b05      	ldr	r3, [pc, #20]	; (8001004 <HAL_IncTick+0x1c>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b05      	ldr	r3, [pc, #20]	; (8001008 <HAL_IncTick+0x20>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a03      	ldr	r2, [pc, #12]	; (8001008 <HAL_IncTick+0x20>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr
 8001004:	20000074 	.word	0x20000074
 8001008:	20000120 	.word	0x20000120

0800100c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return uwTick;
 8001010:	4b02      	ldr	r3, [pc, #8]	; (800101c <HAL_GetTick+0x10>)
 8001012:	681b      	ldr	r3, [r3, #0]
}
 8001014:	4618      	mov	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	bc80      	pop	{r7}
 800101a:	4770      	bx	lr
 800101c:	20000120 	.word	0x20000120

08001020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001028:	f7ff fff0 	bl	800100c <HAL_GetTick>
 800102c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001038:	d005      	beq.n	8001046 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_Delay+0x44>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001046:	bf00      	nop
 8001048:	f7ff ffe0 	bl	800100c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	68fa      	ldr	r2, [r7, #12]
 8001054:	429a      	cmp	r2, r3
 8001056:	d8f7      	bhi.n	8001048 <HAL_Delay+0x28>
  {
  }
}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000074 	.word	0x20000074

08001068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001078:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <__NVIC_SetPriorityGrouping+0x44>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001084:	4013      	ands	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001090:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001094:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800109a:	4a04      	ldr	r2, [pc, #16]	; (80010ac <__NVIC_SetPriorityGrouping+0x44>)
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	60d3      	str	r3, [r2, #12]
}
 80010a0:	bf00      	nop
 80010a2:	3714      	adds	r7, #20
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	e000ed00 	.word	0xe000ed00

080010b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b4:	4b04      	ldr	r3, [pc, #16]	; (80010c8 <__NVIC_GetPriorityGrouping+0x18>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	0a1b      	lsrs	r3, r3, #8
 80010ba:	f003 0307 	and.w	r3, r3, #7
}
 80010be:	4618      	mov	r0, r3
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	db0b      	blt.n	80010f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	f003 021f 	and.w	r2, r3, #31
 80010e4:	4906      	ldr	r1, [pc, #24]	; (8001100 <__NVIC_EnableIRQ+0x34>)
 80010e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ea:	095b      	lsrs	r3, r3, #5
 80010ec:	2001      	movs	r0, #1
 80010ee:	fa00 f202 	lsl.w	r2, r0, r2
 80010f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr
 8001100:	e000e100 	.word	0xe000e100

08001104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	6039      	str	r1, [r7, #0]
 800110e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001114:	2b00      	cmp	r3, #0
 8001116:	db0a      	blt.n	800112e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	b2da      	uxtb	r2, r3
 800111c:	490c      	ldr	r1, [pc, #48]	; (8001150 <__NVIC_SetPriority+0x4c>)
 800111e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001122:	0112      	lsls	r2, r2, #4
 8001124:	b2d2      	uxtb	r2, r2
 8001126:	440b      	add	r3, r1
 8001128:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800112c:	e00a      	b.n	8001144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	b2da      	uxtb	r2, r3
 8001132:	4908      	ldr	r1, [pc, #32]	; (8001154 <__NVIC_SetPriority+0x50>)
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	f003 030f 	and.w	r3, r3, #15
 800113a:	3b04      	subs	r3, #4
 800113c:	0112      	lsls	r2, r2, #4
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	440b      	add	r3, r1
 8001142:	761a      	strb	r2, [r3, #24]
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	bc80      	pop	{r7}
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000e100 	.word	0xe000e100
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001158:	b480      	push	{r7}
 800115a:	b089      	sub	sp, #36	; 0x24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	f1c3 0307 	rsb	r3, r3, #7
 8001172:	2b04      	cmp	r3, #4
 8001174:	bf28      	it	cs
 8001176:	2304      	movcs	r3, #4
 8001178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	3304      	adds	r3, #4
 800117e:	2b06      	cmp	r3, #6
 8001180:	d902      	bls.n	8001188 <NVIC_EncodePriority+0x30>
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	3b03      	subs	r3, #3
 8001186:	e000      	b.n	800118a <NVIC_EncodePriority+0x32>
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	f04f 32ff 	mov.w	r2, #4294967295
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43da      	mvns	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	401a      	ands	r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011a0:	f04f 31ff 	mov.w	r1, #4294967295
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	fa01 f303 	lsl.w	r3, r1, r3
 80011aa:	43d9      	mvns	r1, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b0:	4313      	orrs	r3, r2
         );
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3724      	adds	r7, #36	; 0x24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011cc:	d301      	bcc.n	80011d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ce:	2301      	movs	r3, #1
 80011d0:	e00f      	b.n	80011f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011d2:	4a0a      	ldr	r2, [pc, #40]	; (80011fc <SysTick_Config+0x40>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3b01      	subs	r3, #1
 80011d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011da:	210f      	movs	r1, #15
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f7ff ff90 	bl	8001104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011e4:	4b05      	ldr	r3, [pc, #20]	; (80011fc <SysTick_Config+0x40>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ea:	4b04      	ldr	r3, [pc, #16]	; (80011fc <SysTick_Config+0x40>)
 80011ec:	2207      	movs	r2, #7
 80011ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	e000e010 	.word	0xe000e010

08001200 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff2d 	bl	8001068 <__NVIC_SetPriorityGrouping>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001216:	b580      	push	{r7, lr}
 8001218:	b086      	sub	sp, #24
 800121a:	af00      	add	r7, sp, #0
 800121c:	4603      	mov	r3, r0
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
 8001222:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001228:	f7ff ff42 	bl	80010b0 <__NVIC_GetPriorityGrouping>
 800122c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	68b9      	ldr	r1, [r7, #8]
 8001232:	6978      	ldr	r0, [r7, #20]
 8001234:	f7ff ff90 	bl	8001158 <NVIC_EncodePriority>
 8001238:	4602      	mov	r2, r0
 800123a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800123e:	4611      	mov	r1, r2
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff5f 	bl	8001104 <__NVIC_SetPriority>
}
 8001246:	bf00      	nop
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	4603      	mov	r3, r0
 8001256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff ff35 	bl	80010cc <__NVIC_EnableIRQ>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff ffa2 	bl	80011bc <SysTick_Config>
 8001278:	4603      	mov	r3, r0
}
 800127a:	4618      	mov	r0, r3
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
	...

08001284 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001284:	b480      	push	{r7}
 8001286:	b08b      	sub	sp, #44	; 0x2c
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001296:	e169      	b.n	800156c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001298:	2201      	movs	r2, #1
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	69fa      	ldr	r2, [r7, #28]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	f040 8158 	bne.w	8001566 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	4a9a      	ldr	r2, [pc, #616]	; (8001524 <HAL_GPIO_Init+0x2a0>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d05e      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012c0:	4a98      	ldr	r2, [pc, #608]	; (8001524 <HAL_GPIO_Init+0x2a0>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d875      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012c6:	4a98      	ldr	r2, [pc, #608]	; (8001528 <HAL_GPIO_Init+0x2a4>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d058      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012cc:	4a96      	ldr	r2, [pc, #600]	; (8001528 <HAL_GPIO_Init+0x2a4>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d86f      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012d2:	4a96      	ldr	r2, [pc, #600]	; (800152c <HAL_GPIO_Init+0x2a8>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d052      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012d8:	4a94      	ldr	r2, [pc, #592]	; (800152c <HAL_GPIO_Init+0x2a8>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d869      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012de:	4a94      	ldr	r2, [pc, #592]	; (8001530 <HAL_GPIO_Init+0x2ac>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d04c      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012e4:	4a92      	ldr	r2, [pc, #584]	; (8001530 <HAL_GPIO_Init+0x2ac>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d863      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012ea:	4a92      	ldr	r2, [pc, #584]	; (8001534 <HAL_GPIO_Init+0x2b0>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d046      	beq.n	800137e <HAL_GPIO_Init+0xfa>
 80012f0:	4a90      	ldr	r2, [pc, #576]	; (8001534 <HAL_GPIO_Init+0x2b0>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d85d      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012f6:	2b12      	cmp	r3, #18
 80012f8:	d82a      	bhi.n	8001350 <HAL_GPIO_Init+0xcc>
 80012fa:	2b12      	cmp	r3, #18
 80012fc:	d859      	bhi.n	80013b2 <HAL_GPIO_Init+0x12e>
 80012fe:	a201      	add	r2, pc, #4	; (adr r2, 8001304 <HAL_GPIO_Init+0x80>)
 8001300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001304:	0800137f 	.word	0x0800137f
 8001308:	08001359 	.word	0x08001359
 800130c:	0800136b 	.word	0x0800136b
 8001310:	080013ad 	.word	0x080013ad
 8001314:	080013b3 	.word	0x080013b3
 8001318:	080013b3 	.word	0x080013b3
 800131c:	080013b3 	.word	0x080013b3
 8001320:	080013b3 	.word	0x080013b3
 8001324:	080013b3 	.word	0x080013b3
 8001328:	080013b3 	.word	0x080013b3
 800132c:	080013b3 	.word	0x080013b3
 8001330:	080013b3 	.word	0x080013b3
 8001334:	080013b3 	.word	0x080013b3
 8001338:	080013b3 	.word	0x080013b3
 800133c:	080013b3 	.word	0x080013b3
 8001340:	080013b3 	.word	0x080013b3
 8001344:	080013b3 	.word	0x080013b3
 8001348:	08001361 	.word	0x08001361
 800134c:	08001375 	.word	0x08001375
 8001350:	4a79      	ldr	r2, [pc, #484]	; (8001538 <HAL_GPIO_Init+0x2b4>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d013      	beq.n	800137e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001356:	e02c      	b.n	80013b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	623b      	str	r3, [r7, #32]
          break;
 800135e:	e029      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	3304      	adds	r3, #4
 8001366:	623b      	str	r3, [r7, #32]
          break;
 8001368:	e024      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	3308      	adds	r3, #8
 8001370:	623b      	str	r3, [r7, #32]
          break;
 8001372:	e01f      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	330c      	adds	r3, #12
 800137a:	623b      	str	r3, [r7, #32]
          break;
 800137c:	e01a      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d102      	bne.n	800138c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001386:	2304      	movs	r3, #4
 8001388:	623b      	str	r3, [r7, #32]
          break;
 800138a:	e013      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d105      	bne.n	80013a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001394:	2308      	movs	r3, #8
 8001396:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	69fa      	ldr	r2, [r7, #28]
 800139c:	611a      	str	r2, [r3, #16]
          break;
 800139e:	e009      	b.n	80013b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013a0:	2308      	movs	r3, #8
 80013a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69fa      	ldr	r2, [r7, #28]
 80013a8:	615a      	str	r2, [r3, #20]
          break;
 80013aa:	e003      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
          break;
 80013b0:	e000      	b.n	80013b4 <HAL_GPIO_Init+0x130>
          break;
 80013b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	2bff      	cmp	r3, #255	; 0xff
 80013b8:	d801      	bhi.n	80013be <HAL_GPIO_Init+0x13a>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	e001      	b.n	80013c2 <HAL_GPIO_Init+0x13e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3304      	adds	r3, #4
 80013c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	2bff      	cmp	r3, #255	; 0xff
 80013c8:	d802      	bhi.n	80013d0 <HAL_GPIO_Init+0x14c>
 80013ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	e002      	b.n	80013d6 <HAL_GPIO_Init+0x152>
 80013d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d2:	3b08      	subs	r3, #8
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	210f      	movs	r1, #15
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	fa01 f303 	lsl.w	r3, r1, r3
 80013e4:	43db      	mvns	r3, r3
 80013e6:	401a      	ands	r2, r3
 80013e8:	6a39      	ldr	r1, [r7, #32]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	fa01 f303 	lsl.w	r3, r1, r3
 80013f0:	431a      	orrs	r2, r3
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80b1 	beq.w	8001566 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001404:	4b4d      	ldr	r3, [pc, #308]	; (800153c <HAL_GPIO_Init+0x2b8>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a4c      	ldr	r2, [pc, #304]	; (800153c <HAL_GPIO_Init+0x2b8>)
 800140a:	f043 0301 	orr.w	r3, r3, #1
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b4a      	ldr	r3, [pc, #296]	; (800153c <HAL_GPIO_Init+0x2b8>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800141c:	4a48      	ldr	r2, [pc, #288]	; (8001540 <HAL_GPIO_Init+0x2bc>)
 800141e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001420:	089b      	lsrs	r3, r3, #2
 8001422:	3302      	adds	r3, #2
 8001424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001428:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	220f      	movs	r2, #15
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	43db      	mvns	r3, r3
 800143a:	68fa      	ldr	r2, [r7, #12]
 800143c:	4013      	ands	r3, r2
 800143e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a40      	ldr	r2, [pc, #256]	; (8001544 <HAL_GPIO_Init+0x2c0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d013      	beq.n	8001470 <HAL_GPIO_Init+0x1ec>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	4a3f      	ldr	r2, [pc, #252]	; (8001548 <HAL_GPIO_Init+0x2c4>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d00d      	beq.n	800146c <HAL_GPIO_Init+0x1e8>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a3e      	ldr	r2, [pc, #248]	; (800154c <HAL_GPIO_Init+0x2c8>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d007      	beq.n	8001468 <HAL_GPIO_Init+0x1e4>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a3d      	ldr	r2, [pc, #244]	; (8001550 <HAL_GPIO_Init+0x2cc>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d101      	bne.n	8001464 <HAL_GPIO_Init+0x1e0>
 8001460:	2303      	movs	r3, #3
 8001462:	e006      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 8001464:	2304      	movs	r3, #4
 8001466:	e004      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 8001468:	2302      	movs	r3, #2
 800146a:	e002      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 800146c:	2301      	movs	r3, #1
 800146e:	e000      	b.n	8001472 <HAL_GPIO_Init+0x1ee>
 8001470:	2300      	movs	r3, #0
 8001472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001474:	f002 0203 	and.w	r2, r2, #3
 8001478:	0092      	lsls	r2, r2, #2
 800147a:	4093      	lsls	r3, r2
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	4313      	orrs	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001482:	492f      	ldr	r1, [pc, #188]	; (8001540 <HAL_GPIO_Init+0x2bc>)
 8001484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001486:	089b      	lsrs	r3, r3, #2
 8001488:	3302      	adds	r3, #2
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800149c:	4b2d      	ldr	r3, [pc, #180]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	492c      	ldr	r1, [pc, #176]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	600b      	str	r3, [r1, #0]
 80014a8:	e006      	b.n	80014b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014aa:	4b2a      	ldr	r3, [pc, #168]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	43db      	mvns	r3, r3
 80014b2:	4928      	ldr	r1, [pc, #160]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d006      	beq.n	80014d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80014c4:	4b23      	ldr	r3, [pc, #140]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014c6:	685a      	ldr	r2, [r3, #4]
 80014c8:	4922      	ldr	r1, [pc, #136]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	604b      	str	r3, [r1, #4]
 80014d0:	e006      	b.n	80014e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80014d2:	4b20      	ldr	r3, [pc, #128]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	43db      	mvns	r3, r3
 80014da:	491e      	ldr	r1, [pc, #120]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014dc:	4013      	ands	r3, r2
 80014de:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d006      	beq.n	80014fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014ee:	689a      	ldr	r2, [r3, #8]
 80014f0:	4918      	ldr	r1, [pc, #96]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	608b      	str	r3, [r1, #8]
 80014f8:	e006      	b.n	8001508 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014fa:	4b16      	ldr	r3, [pc, #88]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 80014fc:	689a      	ldr	r2, [r3, #8]
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	43db      	mvns	r3, r3
 8001502:	4914      	ldr	r1, [pc, #80]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 8001504:	4013      	ands	r3, r2
 8001506:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d021      	beq.n	8001558 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001514:	4b0f      	ldr	r3, [pc, #60]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 8001516:	68da      	ldr	r2, [r3, #12]
 8001518:	490e      	ldr	r1, [pc, #56]	; (8001554 <HAL_GPIO_Init+0x2d0>)
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	4313      	orrs	r3, r2
 800151e:	60cb      	str	r3, [r1, #12]
 8001520:	e021      	b.n	8001566 <HAL_GPIO_Init+0x2e2>
 8001522:	bf00      	nop
 8001524:	10320000 	.word	0x10320000
 8001528:	10310000 	.word	0x10310000
 800152c:	10220000 	.word	0x10220000
 8001530:	10210000 	.word	0x10210000
 8001534:	10120000 	.word	0x10120000
 8001538:	10110000 	.word	0x10110000
 800153c:	40021000 	.word	0x40021000
 8001540:	40010000 	.word	0x40010000
 8001544:	40010800 	.word	0x40010800
 8001548:	40010c00 	.word	0x40010c00
 800154c:	40011000 	.word	0x40011000
 8001550:	40011400 	.word	0x40011400
 8001554:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001558:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <HAL_GPIO_Init+0x304>)
 800155a:	68da      	ldr	r2, [r3, #12]
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	43db      	mvns	r3, r3
 8001560:	4909      	ldr	r1, [pc, #36]	; (8001588 <HAL_GPIO_Init+0x304>)
 8001562:	4013      	ands	r3, r2
 8001564:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	3301      	adds	r3, #1
 800156a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001572:	fa22 f303 	lsr.w	r3, r2, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	f47f ae8e 	bne.w	8001298 <HAL_GPIO_Init+0x14>
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	372c      	adds	r7, #44	; 0x2c
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	40010400 	.word	0x40010400

0800158c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	4013      	ands	r3, r2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d002      	beq.n	80015aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015a4:	2301      	movs	r3, #1
 80015a6:	73fb      	strb	r3, [r7, #15]
 80015a8:	e001      	b.n	80015ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015aa:	2300      	movs	r3, #0
 80015ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr

080015ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ba:	b480      	push	{r7}
 80015bc:	b083      	sub	sp, #12
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
 80015c2:	460b      	mov	r3, r1
 80015c4:	807b      	strh	r3, [r7, #2]
 80015c6:	4613      	mov	r3, r2
 80015c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015ca:	787b      	ldrb	r3, [r7, #1]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015d0:	887a      	ldrh	r2, [r7, #2]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015d6:	e003      	b.n	80015e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015d8:	887b      	ldrh	r3, [r7, #2]
 80015da:	041a      	lsls	r2, r3, #16
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	611a      	str	r2, [r3, #16]
}
 80015e0:	bf00      	nop
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e304      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	f000 8087 	beq.w	800171a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800160c:	4b92      	ldr	r3, [pc, #584]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 030c 	and.w	r3, r3, #12
 8001614:	2b04      	cmp	r3, #4
 8001616:	d00c      	beq.n	8001632 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001618:	4b8f      	ldr	r3, [pc, #572]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 030c 	and.w	r3, r3, #12
 8001620:	2b08      	cmp	r3, #8
 8001622:	d112      	bne.n	800164a <HAL_RCC_OscConfig+0x5e>
 8001624:	4b8c      	ldr	r3, [pc, #560]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800162c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001630:	d10b      	bne.n	800164a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001632:	4b89      	ldr	r3, [pc, #548]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d06c      	beq.n	8001718 <HAL_RCC_OscConfig+0x12c>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d168      	bne.n	8001718 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e2de      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001652:	d106      	bne.n	8001662 <HAL_RCC_OscConfig+0x76>
 8001654:	4b80      	ldr	r3, [pc, #512]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a7f      	ldr	r2, [pc, #508]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800165a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	e02e      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10c      	bne.n	8001684 <HAL_RCC_OscConfig+0x98>
 800166a:	4b7b      	ldr	r3, [pc, #492]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a7a      	ldr	r2, [pc, #488]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	4b78      	ldr	r3, [pc, #480]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a77      	ldr	r2, [pc, #476]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800167c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e01d      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800168c:	d10c      	bne.n	80016a8 <HAL_RCC_OscConfig+0xbc>
 800168e:	4b72      	ldr	r3, [pc, #456]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a71      	ldr	r2, [pc, #452]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001694:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	4b6f      	ldr	r3, [pc, #444]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6e      	ldr	r2, [pc, #440]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	e00b      	b.n	80016c0 <HAL_RCC_OscConfig+0xd4>
 80016a8:	4b6b      	ldr	r3, [pc, #428]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a6a      	ldr	r2, [pc, #424]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b68      	ldr	r3, [pc, #416]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a67      	ldr	r2, [pc, #412]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d013      	beq.n	80016f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff fca0 	bl	800100c <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d0:	f7ff fc9c 	bl	800100c <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	; 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e292      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e2:	4b5d      	ldr	r3, [pc, #372]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0xe4>
 80016ee:	e014      	b.n	800171a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fc8c 	bl	800100c <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016f8:	f7ff fc88 	bl	800100c <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b64      	cmp	r3, #100	; 0x64
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e27e      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170a:	4b53      	ldr	r3, [pc, #332]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x10c>
 8001716:	e000      	b.n	800171a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d063      	beq.n	80017ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001726:	4b4c      	ldr	r3, [pc, #304]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f003 030c 	and.w	r3, r3, #12
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00b      	beq.n	800174a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001732:	4b49      	ldr	r3, [pc, #292]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 030c 	and.w	r3, r3, #12
 800173a:	2b08      	cmp	r3, #8
 800173c:	d11c      	bne.n	8001778 <HAL_RCC_OscConfig+0x18c>
 800173e:	4b46      	ldr	r3, [pc, #280]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d116      	bne.n	8001778 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174a:	4b43      	ldr	r3, [pc, #268]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d005      	beq.n	8001762 <HAL_RCC_OscConfig+0x176>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	695b      	ldr	r3, [r3, #20]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d001      	beq.n	8001762 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e252      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	4b3d      	ldr	r3, [pc, #244]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	4939      	ldr	r1, [pc, #228]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001776:	e03a      	b.n	80017ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d020      	beq.n	80017c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001780:	4b36      	ldr	r3, [pc, #216]	; (800185c <HAL_RCC_OscConfig+0x270>)
 8001782:	2201      	movs	r2, #1
 8001784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001786:	f7ff fc41 	bl	800100c <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800178e:	f7ff fc3d 	bl	800100c <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e233      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a0:	4b2d      	ldr	r3, [pc, #180]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f0      	beq.n	800178e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ac:	4b2a      	ldr	r3, [pc, #168]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	00db      	lsls	r3, r3, #3
 80017ba:	4927      	ldr	r1, [pc, #156]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
 80017c0:	e015      	b.n	80017ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c2:	4b26      	ldr	r3, [pc, #152]	; (800185c <HAL_RCC_OscConfig+0x270>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fc20 	bl	800100c <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d0:	f7ff fc1c 	bl	800100c <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b02      	cmp	r3, #2
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e212      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e2:	4b1d      	ldr	r3, [pc, #116]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d03a      	beq.n	8001870 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d019      	beq.n	8001836 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001802:	4b17      	ldr	r3, [pc, #92]	; (8001860 <HAL_RCC_OscConfig+0x274>)
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001808:	f7ff fc00 	bl	800100c <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001810:	f7ff fbfc 	bl	800100c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e1f2      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <HAL_RCC_OscConfig+0x26c>)
 8001824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0f0      	beq.n	8001810 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800182e:	2001      	movs	r0, #1
 8001830:	f000 fbca 	bl	8001fc8 <RCC_Delay>
 8001834:	e01c      	b.n	8001870 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001836:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <HAL_RCC_OscConfig+0x274>)
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800183c:	f7ff fbe6 	bl	800100c <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001842:	e00f      	b.n	8001864 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001844:	f7ff fbe2 	bl	800100c <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d908      	bls.n	8001864 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e1d8      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000
 800185c:	42420000 	.word	0x42420000
 8001860:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001864:	4b9b      	ldr	r3, [pc, #620]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1e9      	bne.n	8001844 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 80a6 	beq.w	80019ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001882:	4b94      	ldr	r3, [pc, #592]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10d      	bne.n	80018aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	4b91      	ldr	r3, [pc, #580]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	4a90      	ldr	r2, [pc, #576]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001894:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001898:	61d3      	str	r3, [r2, #28]
 800189a:	4b8e      	ldr	r3, [pc, #568]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018a6:	2301      	movs	r3, #1
 80018a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018aa:	4b8b      	ldr	r3, [pc, #556]	; (8001ad8 <HAL_RCC_OscConfig+0x4ec>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d118      	bne.n	80018e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018b6:	4b88      	ldr	r3, [pc, #544]	; (8001ad8 <HAL_RCC_OscConfig+0x4ec>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a87      	ldr	r2, [pc, #540]	; (8001ad8 <HAL_RCC_OscConfig+0x4ec>)
 80018bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018c2:	f7ff fba3 	bl	800100c <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ca:	f7ff fb9f 	bl	800100c <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	; 0x64
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e195      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018dc:	4b7e      	ldr	r3, [pc, #504]	; (8001ad8 <HAL_RCC_OscConfig+0x4ec>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d106      	bne.n	80018fe <HAL_RCC_OscConfig+0x312>
 80018f0:	4b78      	ldr	r3, [pc, #480]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	4a77      	ldr	r2, [pc, #476]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	6213      	str	r3, [r2, #32]
 80018fc:	e02d      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	691b      	ldr	r3, [r3, #16]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10c      	bne.n	8001920 <HAL_RCC_OscConfig+0x334>
 8001906:	4b73      	ldr	r3, [pc, #460]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	4a72      	ldr	r2, [pc, #456]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	6213      	str	r3, [r2, #32]
 8001912:	4b70      	ldr	r3, [pc, #448]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	4a6f      	ldr	r2, [pc, #444]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001918:	f023 0304 	bic.w	r3, r3, #4
 800191c:	6213      	str	r3, [r2, #32]
 800191e:	e01c      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	691b      	ldr	r3, [r3, #16]
 8001924:	2b05      	cmp	r3, #5
 8001926:	d10c      	bne.n	8001942 <HAL_RCC_OscConfig+0x356>
 8001928:	4b6a      	ldr	r3, [pc, #424]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	4a69      	ldr	r2, [pc, #420]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	6213      	str	r3, [r2, #32]
 8001934:	4b67      	ldr	r3, [pc, #412]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001936:	6a1b      	ldr	r3, [r3, #32]
 8001938:	4a66      	ldr	r2, [pc, #408]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6213      	str	r3, [r2, #32]
 8001940:	e00b      	b.n	800195a <HAL_RCC_OscConfig+0x36e>
 8001942:	4b64      	ldr	r3, [pc, #400]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	4a63      	ldr	r2, [pc, #396]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	6213      	str	r3, [r2, #32]
 800194e:	4b61      	ldr	r3, [pc, #388]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	4a60      	ldr	r2, [pc, #384]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001954:	f023 0304 	bic.w	r3, r3, #4
 8001958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d015      	beq.n	800198e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001962:	f7ff fb53 	bl	800100c <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001968:	e00a      	b.n	8001980 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196a:	f7ff fb4f 	bl	800100c <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	f241 3288 	movw	r2, #5000	; 0x1388
 8001978:	4293      	cmp	r3, r2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e143      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001980:	4b54      	ldr	r3, [pc, #336]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0ee      	beq.n	800196a <HAL_RCC_OscConfig+0x37e>
 800198c:	e014      	b.n	80019b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800198e:	f7ff fb3d 	bl	800100c <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001994:	e00a      	b.n	80019ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001996:	f7ff fb39 	bl	800100c <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e12d      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ac:	4b49      	ldr	r3, [pc, #292]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80019ae:	6a1b      	ldr	r3, [r3, #32]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1ee      	bne.n	8001996 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d105      	bne.n	80019ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019be:	4b45      	ldr	r3, [pc, #276]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	4a44      	ldr	r2, [pc, #272]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80019c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019c8:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f000 808c 	beq.w	8001aec <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80019d4:	4b3f      	ldr	r3, [pc, #252]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019e0:	d10e      	bne.n	8001a00 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80019e2:	4b3c      	ldr	r3, [pc, #240]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80019ea:	2b08      	cmp	r3, #8
 80019ec:	d108      	bne.n	8001a00 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80019ee:	4b39      	ldr	r3, [pc, #228]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 80019f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80019f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019fa:	d101      	bne.n	8001a00 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e103      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d14e      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8001a08:	4b32      	ldr	r3, [pc, #200]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d009      	beq.n	8001a28 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8001a14:	4b2f      	ldr	r3, [pc, #188]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a18:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d001      	beq.n	8001a28 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e0ef      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8001a28:	4b2c      	ldr	r3, [pc, #176]	; (8001adc <HAL_RCC_OscConfig+0x4f0>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2e:	f7ff faed 	bl	800100c <HAL_GetTick>
 8001a32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001a34:	e008      	b.n	8001a48 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001a36:	f7ff fae9 	bl	800100c <HAL_GetTick>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	1ad3      	subs	r3, r2, r3
 8001a40:	2b64      	cmp	r3, #100	; 0x64
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e0df      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001a48:	4b22      	ldr	r3, [pc, #136]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1f0      	bne.n	8001a36 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8001a54:	4b1f      	ldr	r3, [pc, #124]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a60:	491c      	ldr	r1, [pc, #112]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8001a66:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4918      	ldr	r1, [pc, #96]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a74:	4313      	orrs	r3, r2
 8001a76:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8001a78:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_RCC_OscConfig+0x4f0>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7e:	f7ff fac5 	bl	800100c <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001a86:	f7ff fac1 	bl	800100c <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b64      	cmp	r3, #100	; 0x64
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e0b7      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001a98:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCC_OscConfig+0x49a>
 8001aa4:	e022      	b.n	8001aec <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ad4 <HAL_RCC_OscConfig+0x4e8>)
 8001aac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ab0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <HAL_RCC_OscConfig+0x4f0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab8:	f7ff faa8 	bl	800100c <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001abe:	e00f      	b.n	8001ae0 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001ac0:	f7ff faa4 	bl	800100c <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b64      	cmp	r3, #100	; 0x64
 8001acc:	d908      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e09a      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40007000 	.word	0x40007000
 8001adc:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001ae0:	4b4b      	ldr	r3, [pc, #300]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1e9      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f000 8088 	beq.w	8001c06 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af6:	4b46      	ldr	r3, [pc, #280]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f003 030c 	and.w	r3, r3, #12
 8001afe:	2b08      	cmp	r3, #8
 8001b00:	d068      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d14d      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0a:	4b42      	ldr	r3, [pc, #264]	; (8001c14 <HAL_RCC_OscConfig+0x628>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7ff fa7c 	bl	800100c <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff fa78 	bl	800100c <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e06e      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2a:	4b39      	ldr	r3, [pc, #228]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b3e:	d10f      	bne.n	8001b60 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8001b40:	4b33      	ldr	r3, [pc, #204]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	4931      	ldr	r1, [pc, #196]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b4e:	4b30      	ldr	r3, [pc, #192]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b52:	f023 020f 	bic.w	r2, r3, #15
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	68db      	ldr	r3, [r3, #12]
 8001b5a:	492d      	ldr	r1, [pc, #180]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b60:	4b2b      	ldr	r3, [pc, #172]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b70:	430b      	orrs	r3, r1
 8001b72:	4927      	ldr	r1, [pc, #156]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b74:	4313      	orrs	r3, r2
 8001b76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b78:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <HAL_RCC_OscConfig+0x628>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff fa45 	bl	800100c <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b86:	f7ff fa41 	bl	800100c <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e037      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b98:	4b1d      	ldr	r3, [pc, #116]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f0      	beq.n	8001b86 <HAL_RCC_OscConfig+0x59a>
 8001ba4:	e02f      	b.n	8001c06 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <HAL_RCC_OscConfig+0x628>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bac:	f7ff fa2e 	bl	800100c <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb4:	f7ff fa2a 	bl	800100c <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e020      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bc6:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x5c8>
 8001bd2:	e018      	b.n	8001c06 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a1b      	ldr	r3, [r3, #32]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d101      	bne.n	8001be0 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e013      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001be0:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <HAL_RCC_OscConfig+0x624>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d106      	bne.n	8001c02 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d001      	beq.n	8001c06 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e000      	b.n	8001c08 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	42420060 	.word	0x42420060

08001c18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0d0      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c2c:	4b6a      	ldr	r3, [pc, #424]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d910      	bls.n	8001c5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c3a:	4b67      	ldr	r3, [pc, #412]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 0207 	bic.w	r2, r3, #7
 8001c42:	4965      	ldr	r1, [pc, #404]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c4a:	4b63      	ldr	r3, [pc, #396]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d001      	beq.n	8001c5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0b8      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d020      	beq.n	8001caa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d005      	beq.n	8001c80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c74:	4b59      	ldr	r3, [pc, #356]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	4a58      	ldr	r2, [pc, #352]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0308 	and.w	r3, r3, #8
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d005      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c8c:	4b53      	ldr	r3, [pc, #332]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	4a52      	ldr	r2, [pc, #328]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c98:	4b50      	ldr	r3, [pc, #320]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	494d      	ldr	r1, [pc, #308]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d040      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d107      	bne.n	8001cce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cbe:	4b47      	ldr	r3, [pc, #284]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d115      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e07f      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d107      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd6:	4b41      	ldr	r3, [pc, #260]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d109      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e073      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce6:	4b3d      	ldr	r3, [pc, #244]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e06b      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cf6:	4b39      	ldr	r3, [pc, #228]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f023 0203 	bic.w	r2, r3, #3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	4936      	ldr	r1, [pc, #216]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d08:	f7ff f980 	bl	800100c <HAL_GetTick>
 8001d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d0e:	e00a      	b.n	8001d26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d10:	f7ff f97c 	bl	800100c <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e053      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d26:	4b2d      	ldr	r3, [pc, #180]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 020c 	and.w	r2, r3, #12
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d1eb      	bne.n	8001d10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d38:	4b27      	ldr	r3, [pc, #156]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d210      	bcs.n	8001d68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d46:	4b24      	ldr	r3, [pc, #144]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f023 0207 	bic.w	r2, r3, #7
 8001d4e:	4922      	ldr	r1, [pc, #136]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d56:	4b20      	ldr	r3, [pc, #128]	; (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d001      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e032      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d008      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d74:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	4916      	ldr	r1, [pc, #88]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0308 	and.w	r3, r3, #8
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d009      	beq.n	8001da6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d92:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	490e      	ldr	r1, [pc, #56]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001da6:	f000 f821 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 8001daa:	4602      	mov	r2, r0
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	490a      	ldr	r1, [pc, #40]	; (8001de0 <HAL_RCC_ClockConfig+0x1c8>)
 8001db8:	5ccb      	ldrb	r3, [r1, r3]
 8001dba:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbe:	4a09      	ldr	r2, [pc, #36]	; (8001de4 <HAL_RCC_ClockConfig+0x1cc>)
 8001dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001dc2:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <HAL_RCC_ClockConfig+0x1d0>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff f8de 	bl	8000f88 <HAL_InitTick>

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40022000 	.word	0x40022000
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	08002264 	.word	0x08002264
 8001de4:	2000006c 	.word	0x2000006c
 8001de8:	20000070 	.word	0x20000070

08001dec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dee:	b091      	sub	sp, #68	; 0x44
 8001df0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8001df2:	4b56      	ldr	r3, [pc, #344]	; (8001f4c <HAL_RCC_GetSysClockFreq+0x160>)
 8001df4:	f107 0414 	add.w	r4, r7, #20
 8001df8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dfa:	c407      	stmia	r4!, {r0, r1, r2}
 8001dfc:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001dfe:	4b54      	ldr	r3, [pc, #336]	; (8001f50 <HAL_RCC_GetSysClockFreq+0x164>)
 8001e00:	1d3c      	adds	r4, r7, #4
 8001e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	637b      	str	r3, [r7, #52]	; 0x34
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	633b      	str	r3, [r7, #48]	; 0x30
 8001e10:	2300      	movs	r3, #0
 8001e12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e14:	2300      	movs	r3, #0
 8001e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e24:	4b4b      	ldr	r3, [pc, #300]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e2c:	f003 030c 	and.w	r3, r3, #12
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d002      	beq.n	8001e3a <HAL_RCC_GetSysClockFreq+0x4e>
 8001e34:	2b08      	cmp	r3, #8
 8001e36:	d003      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x54>
 8001e38:	e080      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e3a:	4b47      	ldr	r3, [pc, #284]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001e3c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001e3e:	e080      	b.n	8001f42 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e42:	0c9b      	lsrs	r3, r3, #18
 8001e44:	f003 030f 	and.w	r3, r3, #15
 8001e48:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8001e52:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d066      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0x140>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001e5e:	4b3d      	ldr	r3, [pc, #244]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001e6a:	4413      	add	r3, r2
 8001e6c:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001e70:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8001e72:	4b38      	ldr	r3, [pc, #224]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d044      	beq.n	8001f08 <HAL_RCC_GetSysClockFreq+0x11c>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8001e7e:	4b35      	ldr	r3, [pc, #212]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e82:	091b      	lsrs	r3, r3, #4
 8001e84:	f003 030f 	and.w	r3, r3, #15
 8001e88:	3301      	adds	r3, #1
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001e8c:	4b31      	ldr	r3, [pc, #196]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x168>)
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	0a1b      	lsrs	r3, r3, #8
 8001e92:	f003 030f 	and.w	r3, r3, #15
 8001e96:	3302      	adds	r3, #2
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f04f 0100 	mov.w	r1, #0
 8001ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	f04f 0300 	mov.w	r3, #0
 8001eaa:	fb02 f501 	mul.w	r5, r2, r1
 8001eae:	fb00 f403 	mul.w	r4, r0, r3
 8001eb2:	442c      	add	r4, r5
 8001eb4:	fba0 2302 	umull	r2, r3, r0, r2
 8001eb8:	18e1      	adds	r1, r4, r3
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4926      	ldr	r1, [pc, #152]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001ebe:	fb01 f003 	mul.w	r0, r1, r3
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	fb01 f102 	mul.w	r1, r1, r2
 8001ec8:	4401      	add	r1, r0
 8001eca:	4823      	ldr	r0, [pc, #140]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001ecc:	fba2 4500 	umull	r4, r5, r2, r0
 8001ed0:	194b      	adds	r3, r1, r5
 8001ed2:	461d      	mov	r5, r3
 8001ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f04f 0100 	mov.w	r1, #0
 8001edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ede:	461a      	mov	r2, r3
 8001ee0:	f04f 0300 	mov.w	r3, #0
 8001ee4:	fb02 fc01 	mul.w	ip, r2, r1
 8001ee8:	fb00 f603 	mul.w	r6, r0, r3
 8001eec:	4466      	add	r6, ip
 8001eee:	fba0 2302 	umull	r2, r3, r0, r2
 8001ef2:	18f1      	adds	r1, r6, r3
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	4629      	mov	r1, r5
 8001efa:	f7fe f993 	bl	8000224 <__aeabi_uldivmod>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	4613      	mov	r3, r2
 8001f04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f06:	e007      	b.n	8001f18 <HAL_RCC_GetSysClockFreq+0x12c>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8001f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f0a:	4a13      	ldr	r2, [pc, #76]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001f0c:	fb02 f203 	mul.w	r2, r2, r3
 8001f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f16:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8001f18:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d108      	bne.n	8001f36 <HAL_RCC_GetSysClockFreq+0x14a>
        {
          pllclk = pllclk / 2;
 8001f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f26:	085b      	lsrs	r3, r3, #1
 8001f28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f2a:	e004      	b.n	8001f36 <HAL_RCC_GetSysClockFreq+0x14a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f2e:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x170>)
 8001f30:	fb02 f303 	mul.w	r3, r2, r3
 8001f34:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8001f36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f38:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f3a:	e002      	b.n	8001f42 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f3c:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x174>)
 8001f3e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3744      	adds	r7, #68	; 0x44
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f4c:	08002244 	.word	0x08002244
 8001f50:	08002254 	.word	0x08002254
 8001f54:	40021000 	.word	0x40021000
 8001f58:	00989680 	.word	0x00989680
 8001f5c:	003d0900 	.word	0x003d0900
 8001f60:	007a1200 	.word	0x007a1200

08001f64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f68:	4b02      	ldr	r3, [pc, #8]	; (8001f74 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bc80      	pop	{r7}
 8001f72:	4770      	bx	lr
 8001f74:	2000006c 	.word	0x2000006c

08001f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f7c:	f7ff fff2 	bl	8001f64 <HAL_RCC_GetHCLKFreq>
 8001f80:	4602      	mov	r2, r0
 8001f82:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	0a1b      	lsrs	r3, r3, #8
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	4903      	ldr	r1, [pc, #12]	; (8001f9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f8e:	5ccb      	ldrb	r3, [r1, r3]
 8001f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	08002274 	.word	0x08002274

08001fa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fa4:	f7ff ffde 	bl	8001f64 <HAL_RCC_GetHCLKFreq>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b05      	ldr	r3, [pc, #20]	; (8001fc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	0adb      	lsrs	r3, r3, #11
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	4903      	ldr	r1, [pc, #12]	; (8001fc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	08002274 	.word	0x08002274

08001fc8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <RCC_Delay+0x34>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0a      	ldr	r2, [pc, #40]	; (8002000 <RCC_Delay+0x38>)
 8001fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fda:	0a5b      	lsrs	r3, r3, #9
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	fb02 f303 	mul.w	r3, r2, r3
 8001fe2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fe4:	bf00      	nop
  }
  while (Delay --);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	1e5a      	subs	r2, r3, #1
 8001fea:	60fa      	str	r2, [r7, #12]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d1f9      	bne.n	8001fe4 <RCC_Delay+0x1c>
}
 8001ff0:	bf00      	nop
 8001ff2:	bf00      	nop
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bc80      	pop	{r7}
 8001ffa:	4770      	bx	lr
 8001ffc:	2000006c 	.word	0x2000006c
 8002000:	10624dd3 	.word	0x10624dd3

08002004 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e03f      	b.n	8002096 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d106      	bne.n	8002030 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7fe fe7c 	bl	8000d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2224      	movs	r2, #36	; 0x24
 8002034:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002046:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f829 	bl	80020a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	691a      	ldr	r2, [r3, #16]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800205c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	695a      	ldr	r2, [r3, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800206c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800207c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2220      	movs	r2, #32
 8002088:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2220      	movs	r2, #32
 8002090:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
	...

080020a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	691b      	ldr	r3, [r3, #16]
 80020ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	431a      	orrs	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	695b      	ldr	r3, [r3, #20]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80020da:	f023 030c 	bic.w	r3, r3, #12
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6812      	ldr	r2, [r2, #0]
 80020e2:	68b9      	ldr	r1, [r7, #8]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a2c      	ldr	r2, [pc, #176]	; (80021b4 <UART_SetConfig+0x114>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d103      	bne.n	8002110 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002108:	f7ff ff4a 	bl	8001fa0 <HAL_RCC_GetPCLK2Freq>
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	e002      	b.n	8002116 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002110:	f7ff ff32 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 8002114:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	4613      	mov	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	009a      	lsls	r2, r3, #2
 8002120:	441a      	add	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	fbb2 f3f3 	udiv	r3, r2, r3
 800212c:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <UART_SetConfig+0x118>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	0119      	lsls	r1, r3, #4
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	4613      	mov	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	4413      	add	r3, r2
 800213e:	009a      	lsls	r2, r3, #2
 8002140:	441a      	add	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	fbb2 f2f3 	udiv	r2, r2, r3
 800214c:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <UART_SetConfig+0x118>)
 800214e:	fba3 0302 	umull	r0, r3, r3, r2
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	2064      	movs	r0, #100	; 0x64
 8002156:	fb00 f303 	mul.w	r3, r0, r3
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	3332      	adds	r3, #50	; 0x32
 8002160:	4a15      	ldr	r2, [pc, #84]	; (80021b8 <UART_SetConfig+0x118>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	095b      	lsrs	r3, r3, #5
 8002168:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800216c:	4419      	add	r1, r3
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	4613      	mov	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	009a      	lsls	r2, r3, #2
 8002178:	441a      	add	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	fbb2 f2f3 	udiv	r2, r2, r3
 8002184:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <UART_SetConfig+0x118>)
 8002186:	fba3 0302 	umull	r0, r3, r3, r2
 800218a:	095b      	lsrs	r3, r3, #5
 800218c:	2064      	movs	r0, #100	; 0x64
 800218e:	fb00 f303 	mul.w	r3, r0, r3
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	011b      	lsls	r3, r3, #4
 8002196:	3332      	adds	r3, #50	; 0x32
 8002198:	4a07      	ldr	r2, [pc, #28]	; (80021b8 <UART_SetConfig+0x118>)
 800219a:	fba2 2303 	umull	r2, r3, r2, r3
 800219e:	095b      	lsrs	r3, r3, #5
 80021a0:	f003 020f 	and.w	r2, r3, #15
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	440a      	add	r2, r1
 80021aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40013800 	.word	0x40013800
 80021b8:	51eb851f 	.word	0x51eb851f

080021bc <__libc_init_array>:
 80021bc:	b570      	push	{r4, r5, r6, lr}
 80021be:	2600      	movs	r6, #0
 80021c0:	4d0c      	ldr	r5, [pc, #48]	; (80021f4 <__libc_init_array+0x38>)
 80021c2:	4c0d      	ldr	r4, [pc, #52]	; (80021f8 <__libc_init_array+0x3c>)
 80021c4:	1b64      	subs	r4, r4, r5
 80021c6:	10a4      	asrs	r4, r4, #2
 80021c8:	42a6      	cmp	r6, r4
 80021ca:	d109      	bne.n	80021e0 <__libc_init_array+0x24>
 80021cc:	f000 f822 	bl	8002214 <_init>
 80021d0:	2600      	movs	r6, #0
 80021d2:	4d0a      	ldr	r5, [pc, #40]	; (80021fc <__libc_init_array+0x40>)
 80021d4:	4c0a      	ldr	r4, [pc, #40]	; (8002200 <__libc_init_array+0x44>)
 80021d6:	1b64      	subs	r4, r4, r5
 80021d8:	10a4      	asrs	r4, r4, #2
 80021da:	42a6      	cmp	r6, r4
 80021dc:	d105      	bne.n	80021ea <__libc_init_array+0x2e>
 80021de:	bd70      	pop	{r4, r5, r6, pc}
 80021e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021e4:	4798      	blx	r3
 80021e6:	3601      	adds	r6, #1
 80021e8:	e7ee      	b.n	80021c8 <__libc_init_array+0xc>
 80021ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80021ee:	4798      	blx	r3
 80021f0:	3601      	adds	r6, #1
 80021f2:	e7f2      	b.n	80021da <__libc_init_array+0x1e>
 80021f4:	08002284 	.word	0x08002284
 80021f8:	08002284 	.word	0x08002284
 80021fc:	08002284 	.word	0x08002284
 8002200:	08002288 	.word	0x08002288

08002204 <memset>:
 8002204:	4603      	mov	r3, r0
 8002206:	4402      	add	r2, r0
 8002208:	4293      	cmp	r3, r2
 800220a:	d100      	bne.n	800220e <memset+0xa>
 800220c:	4770      	bx	lr
 800220e:	f803 1b01 	strb.w	r1, [r3], #1
 8002212:	e7f9      	b.n	8002208 <memset+0x4>

08002214 <_init>:
 8002214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002216:	bf00      	nop
 8002218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800221a:	bc08      	pop	{r3}
 800221c:	469e      	mov	lr, r3
 800221e:	4770      	bx	lr

08002220 <_fini>:
 8002220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002222:	bf00      	nop
 8002224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002226:	bc08      	pop	{r3}
 8002228:	469e      	mov	lr, r3
 800222a:	4770      	bx	lr
