{
  "module_name": "dcn20_dpp.h",
  "hash_id": "bde19b4282759b0f54bb9a430cb218b15caa3d58d21936fc1d358e55348ee86c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_dpp.h",
  "human_readable_source": " \n\n#ifndef __DCN20_DPP_H__\n#define __DCN20_DPP_H__\n\n#include \"dcn10/dcn10_dpp.h\"\n\n#define TO_DCN20_DPP(dpp)\\\n\tcontainer_of(dpp, struct dcn20_dpp, base)\n\n#define TF_REG_LIST_DCN20_COMMON_UPDATED(id) \\\n\tSRI(CM_BLNDGAM_LUT_WRITE_EN_MASK, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_SLOPE_CNTL_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_SLOPE_CNTL_R, CM, id)\n\n#define TF_REG_LIST_DCN20_COMMON(id) \\\n\tSRI(CM_BLNDGAM_CONTROL, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_START_CNTL_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_START_CNTL_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_START_CNTL_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_END_CNTL1_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_END_CNTL2_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_END_CNTL1_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_END_CNTL2_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_END_CNTL1_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_END_CNTL2_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_0_1, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_2_3, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_4_5, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_6_7, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_8_9, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_10_11, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_12_13, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_14_15, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_16_17, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_18_19, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_20_21, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_22_23, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_24_25, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_26_27, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_28_29, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_30_31, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMB_REGION_32_33, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_START_CNTL_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_START_CNTL_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_START_CNTL_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_END_CNTL1_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_END_CNTL2_B, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_END_CNTL1_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_END_CNTL2_G, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_END_CNTL1_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_END_CNTL2_R, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_0_1, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_2_3, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_4_5, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_6_7, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_8_9, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_10_11, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_12_13, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_14_15, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_16_17, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_18_19, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_20_21, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_22_23, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_24_25, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_26_27, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_28_29, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_30_31, CM, id), \\\n\tSRI(CM_BLNDGAM_RAMA_REGION_32_33, CM, id), \\\n\tSRI(CM_BLNDGAM_LUT_INDEX, CM, id), \\\n\tSRI(CM_BLNDGAM_LUT_DATA, CM, id), \\\n\tSRI(CM_3DLUT_MODE, CM, id), \\\n\tSRI(CM_3DLUT_INDEX, CM, id), \\\n\tSRI(CM_3DLUT_DATA, CM, id), \\\n\tSRI(CM_3DLUT_DATA_30BIT, CM, id), \\\n\tSRI(CM_3DLUT_READ_WRITE_CONTROL, CM, id), \\\n\tSRI(CM_SHAPER_LUT_WRITE_EN_MASK, CM, id), \\\n\tSRI(CM_SHAPER_CONTROL, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_START_CNTL_B, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_START_CNTL_G, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_START_CNTL_R, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_END_CNTL_B, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_END_CNTL_G, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_END_CNTL_R, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_0_1, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_2_3, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_4_5, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_6_7, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_8_9, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_10_11, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_12_13, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_14_15, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_16_17, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_18_19, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_20_21, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_22_23, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_24_25, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_26_27, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_28_29, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_30_31, CM, id), \\\n\tSRI(CM_SHAPER_RAMB_REGION_32_33, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_START_CNTL_B, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_START_CNTL_G, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_START_CNTL_R, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_END_CNTL_B, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_END_CNTL_G, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_END_CNTL_R, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_0_1, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_2_3, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_4_5, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_6_7, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_8_9, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_10_11, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_12_13, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_14_15, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_16_17, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_18_19, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_20_21, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_22_23, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_24_25, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_26_27, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_28_29, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_30_31, CM, id), \\\n\tSRI(CM_SHAPER_RAMA_REGION_32_33, CM, id), \\\n\tSRI(CM_SHAPER_LUT_INDEX, CM, id)\n\n#define TF_REG_LIST_DCN20_COMMON_APPEND(id) \\\n\tSRI(CM_GAMUT_REMAP_B_C11_C12, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C13_C14, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C21_C22, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C23_C24, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C31_C32, CM, id),\\\n\tSRI(CM_GAMUT_REMAP_B_C33_C34, CM, id),\\\n\tSRI(CM_ICSC_B_C11_C12, CM, id), \\\n\tSRI(CM_ICSC_B_C33_C34, CM, id)\n\n#define TF_REG_LIST_DCN20(id) \\\n\tTF_REG_LIST_DCN(id), \\\n\tTF_REG_LIST_DCN20_COMMON(id), \\\n\tTF_REG_LIST_DCN20_COMMON_UPDATED(id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id), \\\n\tSRI(ALPHA_2BIT_LUT, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_BIAS_R, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_BIAS_G, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_BIAS_B, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_SCALE_R, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_SCALE_G, CNVC_CFG, id), \\\n\tSRI(FCNV_FP_SCALE_B, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_CONTROL, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_ALPHA, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_RED, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_GREEN, CNVC_CFG, id), \\\n\tSRI(COLOR_KEYER_BLUE, CNVC_CFG, id), \\\n\tSRI(CM_SHAPER_LUT_DATA, CM, id), \\\n\tSRI(CURSOR_CONTROL, CURSOR0_, id),\\\n\tSRI(OBUF_MEM_PWR_CTRL, DSCL, id),\\\n\tSRI(DSCL_MEM_PWR_CTRL, DSCL, id)\n\n\n#define TF_REG_LIST_SH_MASK_DCN20_UPDATED(mask_sh)\\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_SLOPE_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_B, CM_BLNDGAM_RAMB_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_G, CM_BLNDGAM_RAMB_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL1_R, CM_BLNDGAM_RAMB_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_SLOPE_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_LINEAR_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_B, CM_BLNDGAM_RAMA_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_G, CM_BLNDGAM_RAMA_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL1_R, CM_BLNDGAM_RAMA_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_B, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_G, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_R, CM_BLNDGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_CONTROL, CM_BLNDGAM_LUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_WRITE_EN_MASK, CM_BLNDGAM_LUT_WRITE_EN_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_WRITE_EN_MASK, CM_BLNDGAM_LUT_WRITE_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_WRITE_EN_MASK, CM_BLNDGAM_CONFIG_STATUS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_CONTROL, CM_SHAPER_LUT_MODE, mask_sh)\n\n\n#define TF_REG_LIST_SH_MASK_DCN20_COMMON(mask_sh)\\\n\tTF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_B, CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_G, CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_START_CNTL_R, CM_BLNDGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL2_B, CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL2_G, CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_END_CNTL2_R, CM_BLNDGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_0_1, CM_BLNDGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION2_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION2_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION3_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_2_3, CM_BLNDGAM_RAMB_EXP_REGION3_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION4_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION4_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION5_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_4_5, CM_BLNDGAM_RAMB_EXP_REGION5_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION6_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION6_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION7_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_6_7, CM_BLNDGAM_RAMB_EXP_REGION7_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION8_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION8_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION9_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_8_9, CM_BLNDGAM_RAMB_EXP_REGION9_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION10_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION10_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION11_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_10_11, CM_BLNDGAM_RAMB_EXP_REGION11_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION12_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION12_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION13_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_12_13, CM_BLNDGAM_RAMB_EXP_REGION13_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_14_15, CM_BLNDGAM_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION16_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION16_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION17_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_16_17, CM_BLNDGAM_RAMB_EXP_REGION17_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION18_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION18_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION19_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_18_19, CM_BLNDGAM_RAMB_EXP_REGION19_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION20_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION20_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION21_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_20_21, CM_BLNDGAM_RAMB_EXP_REGION21_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION22_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION22_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION23_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_22_23, CM_BLNDGAM_RAMB_EXP_REGION23_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION24_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION24_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION25_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_24_25, CM_BLNDGAM_RAMB_EXP_REGION25_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION26_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION26_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION27_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_26_27, CM_BLNDGAM_RAMB_EXP_REGION27_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION28_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION28_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION29_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_28_29, CM_BLNDGAM_RAMB_EXP_REGION29_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION30_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION30_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION31_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_30_31, CM_BLNDGAM_RAMB_EXP_REGION31_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMB_REGION_32_33, CM_BLNDGAM_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_B, CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_G, CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_START_CNTL_R, CM_BLNDGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_B, CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_G, CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_END_CNTL2_R, CM_BLNDGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_0_1, CM_BLNDGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION2_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION2_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION3_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_2_3, CM_BLNDGAM_RAMA_EXP_REGION3_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION4_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION4_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION5_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_4_5, CM_BLNDGAM_RAMA_EXP_REGION5_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION6_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION6_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION7_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_6_7, CM_BLNDGAM_RAMA_EXP_REGION7_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION8_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION8_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION9_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_8_9, CM_BLNDGAM_RAMA_EXP_REGION9_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION10_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION10_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION11_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_10_11, CM_BLNDGAM_RAMA_EXP_REGION11_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION12_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION12_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION13_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_12_13, CM_BLNDGAM_RAMA_EXP_REGION13_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_14_15, CM_BLNDGAM_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION16_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION16_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION17_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_16_17, CM_BLNDGAM_RAMA_EXP_REGION17_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION18_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION18_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION19_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_18_19, CM_BLNDGAM_RAMA_EXP_REGION19_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION20_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION20_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION21_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_20_21, CM_BLNDGAM_RAMA_EXP_REGION21_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION22_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION22_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION23_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_22_23, CM_BLNDGAM_RAMA_EXP_REGION23_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION24_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION24_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION25_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_24_25, CM_BLNDGAM_RAMA_EXP_REGION25_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION26_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION26_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION27_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_26_27, CM_BLNDGAM_RAMA_EXP_REGION27_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION28_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION28_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION29_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_28_29, CM_BLNDGAM_RAMA_EXP_REGION29_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION30_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION30_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION31_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_30_31, CM_BLNDGAM_RAMA_EXP_REGION31_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_RAMA_REGION_32_33, CM_BLNDGAM_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_INDEX, CM_BLNDGAM_LUT_INDEX, mask_sh), \\\n\tTF_SF(CM0_CM_BLNDGAM_LUT_DATA, CM_BLNDGAM_LUT_DATA, mask_sh), \\\n\tTF_SF(CM0_CM_MEM_PWR_CTRL, BLNDGAM_MEM_PWR_FORCE, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_MODE, CM_3DLUT_SIZE, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_INDEX, CM_3DLUT_INDEX, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_DATA, CM_3DLUT_DATA0, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_DATA, CM_3DLUT_DATA1, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_DATA_30BIT, CM_3DLUT_DATA_30BIT, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_WRITE_EN_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_RAM_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_30BIT_EN, mask_sh), \\\n\tTF_SF(CM0_CM_3DLUT_READ_WRITE_CONTROL, CM_3DLUT_READ_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_CONTROL, CM_SHAPER_LUT_MODE, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_START_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_B, CM_SHAPER_RAMB_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_G, CM_SHAPER_RAMB_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_END_CNTL_R, CM_SHAPER_RAMB_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_0_1, CM_SHAPER_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION2_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION2_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION3_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_2_3, CM_SHAPER_RAMB_EXP_REGION3_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION4_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION4_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION5_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_4_5, CM_SHAPER_RAMB_EXP_REGION5_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION6_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION6_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION7_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_6_7, CM_SHAPER_RAMB_EXP_REGION7_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION8_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION8_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION9_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_8_9, CM_SHAPER_RAMB_EXP_REGION9_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION10_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION10_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION11_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_10_11, CM_SHAPER_RAMB_EXP_REGION11_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION12_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION12_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION13_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_12_13, CM_SHAPER_RAMB_EXP_REGION13_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_14_15, CM_SHAPER_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION16_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION16_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION17_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_16_17, CM_SHAPER_RAMB_EXP_REGION17_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION18_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION18_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION19_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_18_19, CM_SHAPER_RAMB_EXP_REGION19_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION20_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION20_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION21_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_20_21, CM_SHAPER_RAMB_EXP_REGION21_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION22_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION22_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION23_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_22_23, CM_SHAPER_RAMB_EXP_REGION23_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION24_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION24_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION25_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_24_25, CM_SHAPER_RAMB_EXP_REGION25_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION26_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION26_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION27_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_26_27, CM_SHAPER_RAMB_EXP_REGION27_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION28_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION28_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION29_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_28_29, CM_SHAPER_RAMB_EXP_REGION29_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION30_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION30_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION31_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_30_31, CM_SHAPER_RAMB_EXP_REGION31_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMB_REGION_32_33, CM_SHAPER_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_START_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_START_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_START_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_START_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_END_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_B, CM_SHAPER_RAMA_EXP_REGION_END_BASE_B, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_END_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_G, CM_SHAPER_RAMA_EXP_REGION_END_BASE_G, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_END_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_END_CNTL_R, CM_SHAPER_RAMA_EXP_REGION_END_BASE_R, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_0_1, CM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION2_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION2_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION3_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_2_3, CM_SHAPER_RAMA_EXP_REGION3_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION4_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION4_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION5_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_4_5, CM_SHAPER_RAMA_EXP_REGION5_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION6_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION6_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION7_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_6_7, CM_SHAPER_RAMA_EXP_REGION7_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION8_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION8_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION9_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_8_9, CM_SHAPER_RAMA_EXP_REGION9_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION10_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION10_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION11_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_10_11, CM_SHAPER_RAMA_EXP_REGION11_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION12_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION12_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION13_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_12_13, CM_SHAPER_RAMA_EXP_REGION13_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_14_15, CM_SHAPER_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION16_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION16_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION17_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_16_17, CM_SHAPER_RAMA_EXP_REGION17_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION18_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION18_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION19_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_18_19, CM_SHAPER_RAMA_EXP_REGION19_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION20_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION20_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION21_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_20_21, CM_SHAPER_RAMA_EXP_REGION21_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION22_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION22_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION23_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_22_23, CM_SHAPER_RAMA_EXP_REGION23_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION24_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION24_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION25_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_24_25, CM_SHAPER_RAMA_EXP_REGION25_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION26_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION26_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION27_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_26_27, CM_SHAPER_RAMA_EXP_REGION27_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION28_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION28_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION29_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_28_29, CM_SHAPER_RAMA_EXP_REGION29_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION30_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION30_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION31_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_30_31, CM_SHAPER_RAMA_EXP_REGION31_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_RAMA_REGION_32_33, CM_SHAPER_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_LUT_WRITE_EN_MASK, CM_SHAPER_LUT_WRITE_EN_MASK, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_LUT_WRITE_EN_MASK, CM_SHAPER_LUT_WRITE_SEL, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_LUT_INDEX, CM_SHAPER_LUT_INDEX, mask_sh), \\\n\tTF_SF(CM0_CM_SHAPER_LUT_DATA, CM_SHAPER_LUT_DATA, mask_sh)\n\n\n#define TF_REG_LIST_SH_MASK_DCN20(mask_sh)\\\n\tTF_REG_LIST_SH_MASK_DCN(mask_sh), \\\n\tTF_REG_LIST_SH_MASK_DCN20_COMMON(mask_sh), \\\n\tTF_REG_LIST_SH_MASK_DCN20_UPDATED(mask_sh), \\\n\tTF_SF(CM0_CM_DGAM_LUT_WRITE_EN_MASK, CM_DGAM_CONFIG_STATUS, mask_sh), \\\n\tTF_SF(CM0_CM_CONTROL, CM_BYPASS, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_MODE, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_PITCH, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_LINES_PER_CHUNK, mask_sh), \\\n\tTF_SF(CURSOR0_0_CURSOR_CONTROL, CURSOR_ENABLE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, FORMAT_CNV16, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CNVC_BYPASS_MSB_ALIGN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CLAMP_POSITIVE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FORMAT_CONTROL, CLAMP_POSITIVE_C, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT0, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT1, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT2, mask_sh), \\\n\tTF_SF(CNVC_CFG0_ALPHA_2BIT_LUT, ALPHA_2BIT_LUT3, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_BIAS_R, FCNV_FP_BIAS_R, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_BIAS_G, FCNV_FP_BIAS_G, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_BIAS_B, FCNV_FP_BIAS_B, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_SCALE_R, FCNV_FP_SCALE_R, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_SCALE_G, FCNV_FP_SCALE_G, mask_sh), \\\n\tTF_SF(CNVC_CFG0_FCNV_FP_SCALE_B, FCNV_FP_SCALE_B, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_CONTROL, COLOR_KEYER_EN, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_CONTROL, COLOR_KEYER_MODE, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_ALPHA, COLOR_KEYER_ALPHA_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_ALPHA, COLOR_KEYER_ALPHA_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_RED, COLOR_KEYER_RED_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_RED, COLOR_KEYER_RED_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_GREEN, COLOR_KEYER_GREEN_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_GREEN, COLOR_KEYER_GREEN_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_BLUE, COLOR_KEYER_BLUE_LOW, mask_sh), \\\n\tTF_SF(CNVC_CFG0_COLOR_KEYER_BLUE, COLOR_KEYER_BLUE_HIGH, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_PIX_INV_MODE, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_PIXEL_ALPHA_MOD_EN, mask_sh), \\\n\tTF_SF(CNVC_CUR0_CURSOR0_CONTROL, CUR0_ROM_EN, mask_sh),\\\n\tTF_SF(DSCL0_OBUF_MEM_PWR_CTRL, OBUF_MEM_PWR_FORCE, mask_sh),\\\n\tTF_SF(DSCL0_DSCL_MEM_PWR_CTRL, LUT_MEM_PWR_FORCE, mask_sh)\n\n \n#define CM_TEST_DEBUG_DATA_STATUS_IDX 9\n\n#define TF_DEBUG_REG_LIST_SH_DCN20 \\\n\tTF_DEBUG_REG_LIST_SH_DCN10, \\\n\t.CM_TEST_DEBUG_DATA_ICSC_MODE = 3, \\\n\t.CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE = 9\n\n#define TF_DEBUG_REG_LIST_MASK_DCN20 \\\n\tTF_DEBUG_REG_LIST_MASK_DCN10, \\\n\t.CM_TEST_DEBUG_DATA_ICSC_MODE = 0x18, \\\n\t.CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE = 0x600\n\n#define TF_REG_FIELD_LIST_DCN2_0(type) \\\n\tTF_REG_FIELD_LIST(type) \\\n\ttype CM_BLNDGAM_LUT_DATA; \\\n\ttype CM_TEST_DEBUG_DATA_ICSC_MODE; \\\n\ttype CM_TEST_DEBUG_DATA_GAMUT_REMAP_MODE; \\\n\ttype FORMAT_CNV16; \\\n\ttype CNVC_BYPASS_MSB_ALIGN; \\\n\ttype CLAMP_POSITIVE; \\\n\ttype CLAMP_POSITIVE_C; \\\n\ttype ALPHA_2BIT_LUT0; \\\n\ttype ALPHA_2BIT_LUT1; \\\n\ttype ALPHA_2BIT_LUT2; \\\n\ttype ALPHA_2BIT_LUT3; \\\n\ttype FCNV_FP_BIAS_R; \\\n\ttype FCNV_FP_BIAS_G; \\\n\ttype FCNV_FP_BIAS_B; \\\n\ttype FCNV_FP_SCALE_R; \\\n\ttype FCNV_FP_SCALE_G; \\\n\ttype FCNV_FP_SCALE_B; \\\n\ttype COLOR_KEYER_EN; \\\n\ttype COLOR_KEYER_MODE; \\\n\ttype COLOR_KEYER_ALPHA_LOW; \\\n\ttype COLOR_KEYER_ALPHA_HIGH; \\\n\ttype COLOR_KEYER_RED_LOW; \\\n\ttype COLOR_KEYER_RED_HIGH; \\\n\ttype COLOR_KEYER_GREEN_LOW; \\\n\ttype COLOR_KEYER_GREEN_HIGH; \\\n\ttype COLOR_KEYER_BLUE_LOW; \\\n\ttype COLOR_KEYER_BLUE_HIGH; \\\n\ttype CUR0_PIX_INV_MODE; \\\n\ttype CUR0_PIXEL_ALPHA_MOD_EN; \\\n\ttype CUR0_ROM_EN;\\\n\ttype OBUF_MEM_PWR_FORCE\n\n\nstruct dcn2_dpp_shift {\n\tTF_REG_FIELD_LIST_DCN2_0(uint8_t);\n};\n\nstruct dcn2_dpp_mask {\n\tTF_REG_FIELD_LIST_DCN2_0(uint32_t);\n};\n\n#define DPP_DCN2_REG_VARIABLE_LIST \\\n\tDPP_COMMON_REG_VARIABLE_LIST \\\n\tuint32_t CM_BLNDGAM_LUT_DATA; \\\n\tuint32_t ALPHA_2BIT_LUT; \\\n\tuint32_t FCNV_FP_BIAS_R; \\\n\tuint32_t FCNV_FP_BIAS_G; \\\n\tuint32_t FCNV_FP_BIAS_B; \\\n\tuint32_t FCNV_FP_SCALE_R; \\\n\tuint32_t FCNV_FP_SCALE_G; \\\n\tuint32_t FCNV_FP_SCALE_B; \\\n\tuint32_t COLOR_KEYER_CONTROL; \\\n\tuint32_t COLOR_KEYER_ALPHA; \\\n\tuint32_t COLOR_KEYER_RED; \\\n\tuint32_t COLOR_KEYER_GREEN; \\\n\tuint32_t COLOR_KEYER_BLUE; \\\n\tuint32_t OBUF_MEM_PWR_CTRL\n\n#define DPP_DCN2_REG_VARIABLE_LIST_CM_APPEND \\\n\tuint32_t CM_GAMUT_REMAP_B_C11_C12; \\\n\tuint32_t CM_GAMUT_REMAP_B_C13_C14; \\\n\tuint32_t CM_GAMUT_REMAP_B_C21_C22; \\\n\tuint32_t CM_GAMUT_REMAP_B_C23_C24; \\\n\tuint32_t CM_GAMUT_REMAP_B_C31_C32; \\\n\tuint32_t CM_GAMUT_REMAP_B_C33_C34; \\\n\tuint32_t CM_ICSC_B_C11_C12; \\\n\tuint32_t CM_ICSC_B_C33_C34\n\nstruct dcn2_dpp_registers {\n\tDPP_DCN2_REG_VARIABLE_LIST;\n\tDPP_DCN2_REG_VARIABLE_LIST_CM_APPEND;\n};\n\nstruct dcn20_dpp {\n\tstruct dpp base;\n\n\tconst struct dcn2_dpp_registers *tf_regs;\n\tconst struct dcn2_dpp_shift *tf_shift;\n\tconst struct dcn2_dpp_mask *tf_mask;\n\n\tconst uint16_t *filter_v;\n\tconst uint16_t *filter_h;\n\tconst uint16_t *filter_v_c;\n\tconst uint16_t *filter_h_c;\n\tint lb_pixel_depth_supported;\n\tint lb_memory_size;\n\tint lb_bits_per_entry;\n\tbool is_write_to_ram_a_safe;\n\tstruct scaler_data scl_data;\n\tstruct pwl_params pwl_data;\n};\n\nenum dcn20_input_csc_select {\n\tDCN2_ICSC_SELECT_BYPASS = 0,\n\tDCN2_ICSC_SELECT_ICSC_A = 1,\n\tDCN2_ICSC_SELECT_ICSC_B = 2\n};\n\nenum dcn20_gamut_remap_select {\n\tDCN2_GAMUT_REMAP_BYPASS = 0,\n\tDCN2_GAMUT_REMAP_COEF_A = 1,\n\tDCN2_GAMUT_REMAP_COEF_B = 2\n};\n\nvoid dpp20_read_state(struct dpp *dpp_base,\n\t\tstruct dcn_dpp_state *s);\n\nvoid dpp2_set_degamma_pwl(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\n\nvoid dpp2_set_degamma(\n\t\tstruct dpp *dpp_base,\n\t\tenum ipp_degamma_mode mode);\n\nvoid dpp2_cm_set_gamut_remap(\n\tstruct dpp *dpp_base,\n\tconst struct dpp_grph_csc_adjustment *adjust);\n\nvoid dpp2_program_input_csc(\n\t\tstruct dpp *dpp_base,\n\t\tenum dc_color_space color_space,\n\t\tenum dcn20_input_csc_select input_select,\n\t\tconst struct out_csc_color_matrix *tbl_entry);\n\nbool dpp20_program_blnd_lut(\n\tstruct dpp *dpp_base, const struct pwl_params *params);\n\nbool dpp20_program_shaper(\n\t\tstruct dpp *dpp_base,\n\t\tconst struct pwl_params *params);\n\nbool dpp20_program_3dlut(\n\t\tstruct dpp *dpp_base,\n\t\tstruct tetrahedral_params *params);\n\nvoid dpp2_cnv_set_alpha_keyer(\n\t\t\tstruct dpp *dpp_base,\n\t\t\tstruct cnv_color_keyer_params *color_keyer);\n\nvoid dscl2_calc_lb_num_partitions(\n\t\t\tconst struct scaler_data *scl_data,\n\t\t\tenum lb_memory_config lb_config,\n\t\t\tint *num_part_y,\n\t\t\tint *num_part_c);\n\nvoid dpp2_set_cursor_attributes(\n\t\tstruct dpp *dpp_base,\n\t\tstruct dc_cursor_attributes *cursor_attributes);\n\nvoid dpp2_dummy_program_input_lut(\n\t\t\tstruct dpp *dpp_base,\n\t\t\tconst struct dc_gamma *gamma);\n\nvoid oppn20_dummy_program_regamma_pwl(\n\t\t\tstruct dpp *dpp,\n\t\t\tconst struct pwl_params *params,\n\t\t\tenum opp_regamma mode);\n\nvoid dpp2_set_hdr_multiplier(\n\t\tstruct dpp *dpp_base,\n\t\tuint32_t multiplier);\n\nbool dpp2_construct(struct dcn20_dpp *dpp2,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn2_dpp_registers *tf_regs,\n\tconst struct dcn2_dpp_shift *tf_shift,\n\tconst struct dcn2_dpp_mask *tf_mask);\n\nvoid dpp2_power_on_obuf(\n\t\tstruct dpp *dpp_base,\n\tbool power_on);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}