

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32_nvic.h</div>  </div>
</div>
<div class="contents">
<a href="stm32__nvic_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef STM32_NVIC_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define STM32_NVIC_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 
<a name="l00043"></a>00043 <span class="comment">/*\{*/</span>
<a name="l00044"></a><a class="code" href="stm32__nvic_8h.html#a430fa0c657a0d4550c893bf9a4f32e85">00044</a> <span class="preprocessor">#define FAULT_NMI               2           ///&lt; NMI fault</span>
<a name="l00045"></a><a class="code" href="stm32__nvic_8h.html#ad222a320629f296a52af3b09a49c590e">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_HARD              3           ///&lt; Hard fault</span>
<a name="l00046"></a><a class="code" href="stm32__nvic_8h.html#a50e6a1690bac07a5eeb247a96052c880">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_MPU               4           ///&lt; MPU fault</span>
<a name="l00047"></a><a class="code" href="stm32__nvic_8h.html#a7a1eb1756e8cb3daef28e32700dc1af8">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_BUS               5           ///&lt; Bus fault</span>
<a name="l00048"></a><a class="code" href="stm32__nvic_8h.html#a5c057879273f43117ddfab32e2d38362">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_USAGE             6           ///&lt; Usage fault</span>
<a name="l00049"></a><a class="code" href="stm32__nvic_8h.html#aebd3a741809d75b39132c46c9923fc28">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_SVCALL            11          ///&lt; SVCall</span>
<a name="l00050"></a><a class="code" href="stm32__nvic_8h.html#a48e2e37b2403ccb0ee54921c28cc9920">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_DEBUG             12          ///&lt; Debug monitor</span>
<a name="l00051"></a><a class="code" href="stm32__nvic_8h.html#ae25ed9ac134da15fc8622911d0ac1905">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_PENDSV            14          ///&lt; PendSV</span>
<a name="l00052"></a><a class="code" href="stm32__nvic_8h.html#a1e5182e81ff1f65efe91eb68228944df">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define FAULT_SYSTICK           15          ///&lt; System Tick</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00054"></a>00054 
<a name="l00058"></a>00058 <span class="comment">/*\{*/</span>
<a name="l00059"></a><a class="code" href="stm32__nvic_8h.html#ab335c63546ed75cd020b83589c420de2">00059</a> <span class="preprocessor">#define NVIC_INT_TYPE_R         (*((reg32_t *)0xE000E004))</span>
<a name="l00060"></a><a class="code" href="stm32__nvic_8h.html#adcfc8530f81c2ebea5d6b229ba4f9d3f">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_R          (*((reg32_t *)0xE000E010))</span>
<a name="l00061"></a><a class="code" href="stm32__nvic_8h.html#a1c404f068f1ba79d68c7cc4302112da3">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_RELOAD_R        (*((reg32_t *)0xE000E014))</span>
<a name="l00062"></a><a class="code" href="stm32__nvic_8h.html#a83b8a7cd422c2dde3c671c9255216cff">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT_R       (*((reg32_t *)0xE000E018))</span>
<a name="l00063"></a><a class="code" href="stm32__nvic_8h.html#ad6e2b1c5e5145bc250c9e863f85adaf5">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CAL_R           (*((reg32_t *)0xE000E01C))</span>
<a name="l00064"></a><a class="code" href="stm32__nvic_8h.html#a116f514784f648ad8b4634731406bd4c">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_R              (*((reg32_t *)0xE000E100))</span>
<a name="l00065"></a><a class="code" href="stm32__nvic_8h.html#a2579967f4c45e4eaca0f61838ee3687b">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_R              (*((reg32_t *)0xE000E104))</span>
<a name="l00066"></a><a class="code" href="stm32__nvic_8h.html#a565459a50e1b07fa61a0d5efc4529abc">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_R             (*((reg32_t *)0xE000E180))</span>
<a name="l00067"></a><a class="code" href="stm32__nvic_8h.html#a4eccb4f2da75d2355453ade9684150fd">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_R             (*((reg32_t *)0xE000E184))</span>
<a name="l00068"></a><a class="code" href="stm32__nvic_8h.html#a7711d5eb6659a97130369dff33889c43">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_R            (*((reg32_t *)0xE000E200))</span>
<a name="l00069"></a><a class="code" href="stm32__nvic_8h.html#ab13c10a2635ca85257e0e6441a395713">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_R            (*((reg32_t *)0xE000E204))</span>
<a name="l00070"></a><a class="code" href="stm32__nvic_8h.html#a1d2ee6c9fdba7ec41d4ed852a071d38f">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_R          (*((reg32_t *)0xE000E280))</span>
<a name="l00071"></a><a class="code" href="stm32__nvic_8h.html#ab69cb7cc34e51b4759b573ddde3a7ff5">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_R          (*((reg32_t *)0xE000E284))</span>
<a name="l00072"></a><a class="code" href="stm32__nvic_8h.html#af7e01a7a50d12d2cc5aa8ec837b4f3ec">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_R          (*((reg32_t *)0xE000E300))</span>
<a name="l00073"></a><a class="code" href="stm32__nvic_8h.html#a08d936e0f61f3ae051b69596ffe44bb9">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_R          (*((reg32_t *)0xE000E304))</span>
<a name="l00074"></a><a class="code" href="stm32__nvic_8h.html#a5ee6cb33bdf24be635b0b2715b3adb42">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_R             (*((reg32_t *)0xE000E400))</span>
<a name="l00075"></a><a class="code" href="stm32__nvic_8h.html#afe220c4ac6d767bea3964cd7a1c82b1b">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_R             (*((reg32_t *)0xE000E404))</span>
<a name="l00076"></a><a class="code" href="stm32__nvic_8h.html#ad87fe7431448b6cc63171d6bf15f9708">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_R             (*((reg32_t *)0xE000E408))</span>
<a name="l00077"></a><a class="code" href="stm32__nvic_8h.html#a614f72de957a18270cc3f289886a6c5f">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_R             (*((reg32_t *)0xE000E40C))</span>
<a name="l00078"></a><a class="code" href="stm32__nvic_8h.html#a97c926754314606ed21e81bd95eb4853">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_R             (*((reg32_t *)0xE000E410))</span>
<a name="l00079"></a><a class="code" href="stm32__nvic_8h.html#a6e68aaff24b391826c3aae499ad363f5">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_R             (*((reg32_t *)0xE000E414))</span>
<a name="l00080"></a><a class="code" href="stm32__nvic_8h.html#aa3cba9d7384d0e5b3e7cfc346167124b">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_R             (*((reg32_t *)0xE000E418))</span>
<a name="l00081"></a><a class="code" href="stm32__nvic_8h.html#a99518c2f441b268bdd8a951931e749a9">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_R             (*((reg32_t *)0xE000E41C))</span>
<a name="l00082"></a><a class="code" href="stm32__nvic_8h.html#a8f1ca0fd10e309091183f43fd7d58ed1">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_R             (*((reg32_t *)0xE000E420))</span>
<a name="l00083"></a><a class="code" href="stm32__nvic_8h.html#a192eee7be5b14e989c832d78a15ca378">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_R             (*((reg32_t *)0xE000E424))</span>
<a name="l00084"></a><a class="code" href="stm32__nvic_8h.html#a9cb9b63bd02c7d6831fa31381358ec1d">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_R            (*((reg32_t *)0xE000E428))</span>
<a name="l00085"></a><a class="code" href="stm32__nvic_8h.html#aa06ab34b7159486977ac5a0180cd0730">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_R            (*((reg32_t *)0xE000ED00))</span>
<a name="l00086"></a><a class="code" href="stm32__nvic_8h.html#a2abbb6599c6c0a35d4c38de4e60dbf86">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_R         (*((reg32_t *)0xE000ED04))</span>
<a name="l00087"></a><a class="code" href="stm32__nvic_8h.html#a32315c8fcc675d189d48a2b2f5097606">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE_R           (*((reg32_t *)0xE000ED08))</span>
<a name="l00088"></a><a class="code" href="stm32__nvic_8h.html#a323015b27500fbe8b2c6537e92e03bc7">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_R            (*((reg32_t *)0xE000ED0C))</span>
<a name="l00089"></a><a class="code" href="stm32__nvic_8h.html#a92d69b1ac59011ad6af11cc5f659be07">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_R         (*((reg32_t *)0xE000ED10))</span>
<a name="l00090"></a><a class="code" href="stm32__nvic_8h.html#a40c16190c71b807700d9b7c092fe4aba">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_R         (*((reg32_t *)0xE000ED14))</span>
<a name="l00091"></a><a class="code" href="stm32__nvic_8h.html#aaf32ad7592a5695ee47b5f66da40cdb0">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_R         (*((reg32_t *)0xE000ED18))</span>
<a name="l00092"></a><a class="code" href="stm32__nvic_8h.html#ad47651752c852aa71770b45f9f74927f">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2_R         (*((reg32_t *)0xE000ED1C))</span>
<a name="l00093"></a><a class="code" href="stm32__nvic_8h.html#ae124bbab8a26211271fe4116d9d33a63">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_R         (*((reg32_t *)0xE000ED20))</span>
<a name="l00094"></a><a class="code" href="stm32__nvic_8h.html#a6b09bb2869fbbf59d3efc31d1d284a45">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_R     (*((reg32_t *)0xE000ED24))</span>
<a name="l00095"></a><a class="code" href="stm32__nvic_8h.html#afec383a5915fb7027a3e71c1211fe924">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_R       (*((reg32_t *)0xE000ED28))</span>
<a name="l00096"></a><a class="code" href="stm32__nvic_8h.html#a9d205e9765910e214676d9a3846fd0a3">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_R      (*((reg32_t *)0xE000ED2C))</span>
<a name="l00097"></a><a class="code" href="stm32__nvic_8h.html#a55ea2221c24a95e1bfd30aaff6b6f59a">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_R       (*((reg32_t *)0xE000ED30))</span>
<a name="l00098"></a><a class="code" href="stm32__nvic_8h.html#a5ca3c70013431cd29e51996da147c4f7">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR_R          (*((reg32_t *)0xE000ED34))</span>
<a name="l00099"></a><a class="code" href="stm32__nvic_8h.html#ae1298974d3465a118437a4617e3de494">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR_R       (*((reg32_t *)0xE000ED38))</span>
<a name="l00100"></a><a class="code" href="stm32__nvic_8h.html#a1ea67ae834a2a91ec8595041aa36b9d0">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_R         (*((reg32_t *)0xE000ED90))</span>
<a name="l00101"></a><a class="code" href="stm32__nvic_8h.html#a1672ded993e802f265bbd273be751a98">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_R         (*((reg32_t *)0xE000ED94))</span>
<a name="l00102"></a><a class="code" href="stm32__nvic_8h.html#ab16313b1297dea678d11893e79a6a82e">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER_R       (*((reg32_t *)0xE000ED98))</span>
<a name="l00103"></a><a class="code" href="stm32__nvic_8h.html#ac11a10801ed8abefd8180dd0a7d04a12">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_R         (*((reg32_t *)0xE000ED9C))</span>
<a name="l00104"></a><a class="code" href="stm32__nvic_8h.html#a9a38c9a7382764e138de20dd18c4ee6d">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_R         (*((reg32_t *)0xE000EDA0))</span>
<a name="l00105"></a><a class="code" href="stm32__nvic_8h.html#acdec05109960efb78c2fc719b78e69ad">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_R         (*((reg32_t *)0xE000EDF0))</span>
<a name="l00106"></a><a class="code" href="stm32__nvic_8h.html#ad68812bb672ef5e5cf4accec80ccab32">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_R         (*((reg32_t *)0xE000EDF4))</span>
<a name="l00107"></a><a class="code" href="stm32__nvic_8h.html#a56bb836adfd737f7d2d4028e3fdc8f1d">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA_R         (*((reg32_t *)0xE000EDF8))</span>
<a name="l00108"></a><a class="code" href="stm32__nvic_8h.html#a7853f9a2c22f2b6ce5d70b14f3d69630">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_R          (*((reg32_t *)0xE000EDFC))</span>
<a name="l00109"></a><a class="code" href="stm32__nvic_8h.html#ab726e13ec19610f5252f69d8596df1ee">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG_R          (*((reg32_t *)0xE000EF00))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00111"></a>00111 
<a name="l00115"></a>00115 <span class="comment">/*\{*/</span>
<a name="l00116"></a><a class="code" href="stm32__nvic_8h.html#a3ceca6a96b1398f5e8ce2bb75d32789d">00116</a> <span class="preprocessor">#define NVIC_INT_TYPE           0xE000E004  ///&lt; Interrupt Controller Type Reg</span>
<a name="l00117"></a><a class="code" href="stm32__nvic_8h.html#a767bbd2f329184ac62b26b3882a4590b">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL            0xE000E010  ///&lt; SysTick Control and Status Reg</span>
<a name="l00118"></a><a class="code" href="stm32__nvic_8h.html#ac2f5cafa69f951520d4fd44dd4e924b4">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_RELOAD          0xE000E014  ///&lt; SysTick Reload Value Register</span>
<a name="l00119"></a><a class="code" href="stm32__nvic_8h.html#a0f17a366e81b0725e62a3090b6ed4d41">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT         0xE000E018  ///&lt; SysTick Current Value Register</span>
<a name="l00120"></a><a class="code" href="stm32__nvic_8h.html#a1f9d680ba44c92832dcd2eb242718b5a">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CAL             0xE000E01C  ///&lt; SysTick Calibration Value Reg</span>
<a name="l00121"></a><a class="code" href="stm32__nvic_8h.html#a0daccf03d4cbd559a3018bbb9cd96ad3">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0                0xE000E100  ///&lt; IRQ 0 to 31 Set Enable Register</span>
<a name="l00122"></a><a class="code" href="stm32__nvic_8h.html#a9829912cd8ad095150c59f0007a70db5">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1                0xE000E104  ///&lt; IRQ 32 to 63 Set Enable Register</span>
<a name="l00123"></a><a class="code" href="stm32__nvic_8h.html#ac9888a13dfbc4e6f087ffb299b784cd3">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0               0xE000E180  ///&lt; IRQ 0 to 31 Clear Enable Reg</span>
<a name="l00124"></a><a class="code" href="stm32__nvic_8h.html#a9f8f5c06e619e8230d854fe86cd6f1ca">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1               0xE000E184  ///&lt; IRQ 32 to 63 Clear Enable Reg</span>
<a name="l00125"></a><a class="code" href="stm32__nvic_8h.html#a1c227f4e486e43e89889548daf74a8bf">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0              0xE000E200  ///&lt; IRQ 0 to 31 Set Pending Register</span>
<a name="l00126"></a><a class="code" href="stm32__nvic_8h.html#ab97ab845d8d2750beede3fa0b49d1064">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1              0xE000E204  ///&lt; IRQ 32 to 63 Set Pending Reg</span>
<a name="l00127"></a><a class="code" href="stm32__nvic_8h.html#a5f10bf99e21c6b76d3431a518071fd71">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0            0xE000E280  ///&lt; IRQ 0 to 31 Clear Pending Reg</span>
<a name="l00128"></a><a class="code" href="stm32__nvic_8h.html#a17db90deb5ddafd6aa4b4f1f3568fc43">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1            0xE000E284  ///&lt; IRQ 32 to 63 Clear Pending Reg</span>
<a name="l00129"></a><a class="code" href="stm32__nvic_8h.html#ac000f145a5bace31e22573a57248c781">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0            0xE000E300  ///&lt; IRQ 0 to 31 Active Register</span>
<a name="l00130"></a><a class="code" href="stm32__nvic_8h.html#ab477cde51d26aecc301161b117b7bb56">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1            0xE000E304  ///&lt; IRQ 32 to 63 Active Register</span>
<a name="l00131"></a><a class="code" href="stm32__nvic_8h.html#a18cea92c71bd04c864eb6d2ed7438885">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0               0xE000E400  ///&lt; IRQ 0 to 3 Priority Register</span>
<a name="l00132"></a><a class="code" href="stm32__nvic_8h.html#a1a9e2a8df93a2504c1a55aa95962a73a">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1               0xE000E404  ///&lt; IRQ 4 to 7 Priority Register</span>
<a name="l00133"></a><a class="code" href="stm32__nvic_8h.html#a8c7e668b3262773a397fc25c4d0cdbcb">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2               0xE000E408  ///&lt; IRQ 8 to 11 Priority Register</span>
<a name="l00134"></a><a class="code" href="stm32__nvic_8h.html#a94acb841e721388468ac76b29f44ab06">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3               0xE000E40C  ///&lt; IRQ 12 to 15 Priority Register</span>
<a name="l00135"></a><a class="code" href="stm32__nvic_8h.html#af966c67de90708e2137c37fba54e91bc">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4               0xE000E410  ///&lt; IRQ 16 to 19 Priority Register</span>
<a name="l00136"></a><a class="code" href="stm32__nvic_8h.html#a3d0ccbe9b6733e7f3003a356b9ec998c">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5               0xE000E414  ///&lt; IRQ 20 to 23 Priority Register</span>
<a name="l00137"></a><a class="code" href="stm32__nvic_8h.html#a517055d422a98ee117e548da8bab6cd2">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6               0xE000E418  ///&lt; IRQ 24 to 27 Priority Register</span>
<a name="l00138"></a><a class="code" href="stm32__nvic_8h.html#acb5880381bb3ccc41a43769cbb7d0380">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7               0xE000E41C  ///&lt; IRQ 28 to 31 Priority Register</span>
<a name="l00139"></a><a class="code" href="stm32__nvic_8h.html#a3a4b85819dabf11849c195cd486e9998">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8               0xE000E420  ///&lt; IRQ 32 to 35 Priority Register</span>
<a name="l00140"></a><a class="code" href="stm32__nvic_8h.html#a8078d70d80da47831a9747b799dd9edb">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9               0xE000E424  ///&lt; IRQ 36 to 39 Priority Register</span>
<a name="l00141"></a><a class="code" href="stm32__nvic_8h.html#a11d56252a7d015637eba9501f52633b6">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10              0xE000E428  ///&lt; IRQ 40 to 43 Priority Register</span>
<a name="l00142"></a><a class="code" href="stm32__nvic_8h.html#a0c59a490d0dd67147dcae93b45c0f109">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11              0xE000E42C  ///&lt; IRQ 44 to 47 Priority Register</span>
<a name="l00143"></a><a class="code" href="stm32__nvic_8h.html#a155fb32059321478ae7fbad99d384f2f">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12              0xE000E430  ///&lt; IRQ 48 to 51 Priority Register</span>
<a name="l00144"></a><a class="code" href="stm32__nvic_8h.html#ad1d93011f649138c55405a816a6d9800">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13              0xE000E434  ///&lt; IRQ 52 to 55 Priority Register</span>
<a name="l00145"></a><a class="code" href="stm32__nvic_8h.html#ac0b341e1cdaa51a86b0cf9cf56988695">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID              0xE000ED00  ///&lt; CPUID Base Register</span>
<a name="l00146"></a><a class="code" href="stm32__nvic_8h.html#afa1ca44ad548bf5bfa2f19d7438c722a">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL           0xE000ED04  ///&lt; Interrupt Control State Register</span>
<a name="l00147"></a><a class="code" href="stm32__nvic_8h.html#a8028743cd542dca6de67524512f015b0">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE             0xE000ED08  ///&lt; Vector Table Offset Register</span>
<a name="l00148"></a><a class="code" href="stm32__nvic_8h.html#a4b8063473ed37bbc7f9a41da65b9c2ad">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT              0xE000ED0C  ///&lt; App. Int &amp; Reset Control Reg</span>
<a name="l00149"></a><a class="code" href="stm32__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL           0xE000ED10  ///&lt; System Control Register</span>
<a name="l00150"></a><a class="code" href="stm32__nvic_8h.html#a51ae1d31f483a442ba3b67c605419f03">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL           0xE000ED14  ///&lt; Configuration Control Register</span>
<a name="l00151"></a><a class="code" href="stm32__nvic_8h.html#aaca44d8032156f85991ffc303f1baddf">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1           0xE000ED18  ///&lt; Sys. Handlers 4 to 7 Priority</span>
<a name="l00152"></a><a class="code" href="stm32__nvic_8h.html#a618b94c9eb37d0fa3ce8a015000af87e">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2           0xE000ED1C  ///&lt; Sys. Handlers 8 to 11 Priority</span>
<a name="l00153"></a><a class="code" href="stm32__nvic_8h.html#a11a289b2016fdb8e0f1d9bd27dc355ed">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3           0xE000ED20  ///&lt; Sys. Handlers 12 to 15 Priority</span>
<a name="l00154"></a><a class="code" href="stm32__nvic_8h.html#a529f8f0eef63e12214fdd2c723a3d155">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL       0xE000ED24  ///&lt; System Handler Control and State</span>
<a name="l00155"></a><a class="code" href="stm32__nvic_8h.html#af7ee8c85a3eedaf44f73ed49c20a44af">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT         0xE000ED28  ///&lt; Configurable Fault Status Reg</span>
<a name="l00156"></a><a class="code" href="stm32__nvic_8h.html#aaa94249a2a6bd06073cc33b064ef2bc9">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT        0xE000ED2C  ///&lt; Hard Fault Status Register</span>
<a name="l00157"></a><a class="code" href="stm32__nvic_8h.html#ab5d71ec1866230429979a72b36d96b8d">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT         0xE000ED30  ///&lt; Debug Status Register</span>
<a name="l00158"></a><a class="code" href="stm32__nvic_8h.html#ae0b49e0585292833147af2d025c0843c">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR            0xE000ED34  ///&lt; Mem Manage Address Register</span>
<a name="l00159"></a><a class="code" href="stm32__nvic_8h.html#a8d1260111b683a702662798be078f899">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR         0xE000ED38  ///&lt; Bus Fault Address Register</span>
<a name="l00160"></a><a class="code" href="stm32__nvic_8h.html#a7be75ffdc159ad15d871dc79b12a6675">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE           0xE000ED90  ///&lt; MPU Type Register</span>
<a name="l00161"></a><a class="code" href="stm32__nvic_8h.html#a3ddc77a4059aa9dcb20fbd9f543363a0">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL           0xE000ED94  ///&lt; MPU Control Register</span>
<a name="l00162"></a><a class="code" href="stm32__nvic_8h.html#ade051e0e6b4c898e3488eb39bfaae129">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER         0xE000ED98  ///&lt; MPU Region Number Register</span>
<a name="l00163"></a><a class="code" href="stm32__nvic_8h.html#a89eef9b61007afd7b03f5384a4eed0f4">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE           0xE000ED9C  ///&lt; MPU Region Base Address Register</span>
<a name="l00164"></a><a class="code" href="stm32__nvic_8h.html#a27fcd26de5ff56333143e9d4e48c2198">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR           0xE000EDA0  ///&lt; MPU Region Attribute &amp; Size Reg</span>
<a name="l00165"></a><a class="code" href="stm32__nvic_8h.html#a1f4c68985928d88474bbb2000912f9ad">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL           0xE000EDF0  ///&lt; Debug Control and Status Reg</span>
<a name="l00166"></a><a class="code" href="stm32__nvic_8h.html#a1ecf7e4a6729766387f4742939183be9">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER           0xE000EDF4  ///&lt; Debug Core Reg. Transfer Select</span>
<a name="l00167"></a><a class="code" href="stm32__nvic_8h.html#adb1e0fc271cbed105133b2efe0d75b9c">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA           0xE000EDF8  ///&lt; Debug Core Register Data</span>
<a name="l00168"></a><a class="code" href="stm32__nvic_8h.html#a088d9b67bd0c0b785e2821b502f5990f">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT            0xE000EDFC  ///&lt; Debug Reset Interrupt Control</span>
<a name="l00169"></a><a class="code" href="stm32__nvic_8h.html#aff93a807f44930ad5cc13c5d9cf58b82">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG            0xE000EF00  ///&lt; Software Trigger Interrupt Reg</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00171"></a>00171 
<a name="l00175"></a>00175 <span class="comment">/*\{*/</span>
<a name="l00176"></a><a class="code" href="stm32__nvic_8h.html#a0d11842a20c7ea883fbdae0f1010bd8b">00176</a> <span class="preprocessor">#define NVIC_INT_TYPE_LINES_M   0x0000001F  ///&lt; Number of interrupt lines (x32)</span>
<a name="l00177"></a><a class="code" href="stm32__nvic_8h.html#a199868ec52f5d31e4f67a22ba5e349d3">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_TYPE_LINES_S   0</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00179"></a>00179 
<a name="l00183"></a>00183 <span class="comment">/*\{*/</span>
<a name="l00184"></a><a class="code" href="stm32__nvic_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">00184</a> <span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  ///&lt; Count flag</span>
<a name="l00185"></a><a class="code" href="stm32__nvic_8h.html#a5a6d19d13e11441d5e62ce699749eea7">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  ///&lt; Clock Source</span>
<a name="l00186"></a><a class="code" href="stm32__nvic_8h.html#aff514c40eb9dcd7438077ec36b184b32">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  ///&lt; Interrupt enable</span>
<a name="l00187"></a><a class="code" href="stm32__nvic_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  ///&lt; Counter mode</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00189"></a>00189 
<a name="l00193"></a>00193 <span class="comment">/*\{*/</span>
<a name="l00194"></a><a class="code" href="stm32__nvic_8h.html#aa4be427c338d1f3929a136a2774c4d7e">00194</a> <span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  ///&lt; Counter load value</span>
<a name="l00195"></a><a class="code" href="stm32__nvic_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00197"></a>00197 
<a name="l00202"></a>00202 <span class="comment">/*\{*/</span>
<a name="l00203"></a><a class="code" href="stm32__nvic_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">00203</a> <span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  ///&lt; Counter current value</span>
<a name="l00204"></a><a class="code" href="stm32__nvic_8h.html#ae84004a0580f5e245034804b9fc28795">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00206"></a>00206 
<a name="l00210"></a>00210 <span class="comment">/*\{*/</span>
<a name="l00211"></a><a class="code" href="stm32__nvic_8h.html#ac26764c333259ec44475d0252d231e85">00211</a> <span class="preprocessor">#define NVIC_ST_CAL_NOREF       0x80000000  ///&lt; No reference clock</span>
<a name="l00212"></a><a class="code" href="stm32__nvic_8h.html#a68b74528e936ba0b42c758077b86cdec">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CAL_SKEW        0x40000000  ///&lt; Clock skew</span>
<a name="l00213"></a><a class="code" href="stm32__nvic_8h.html#a14012cbdf400e1a602865b034033f155">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CAL_ONEMS_M     0x00FFFFFF  ///&lt; 1ms reference value</span>
<a name="l00214"></a><a class="code" href="stm32__nvic_8h.html#ade3e95cc6cdcfebce18bc1d7814971a8">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CAL_ONEMS_S     0</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00216"></a>00216 
<a name="l00220"></a>00220 <span class="comment">/*\{*/</span>
<a name="l00221"></a><a class="code" href="stm32__nvic_8h.html#a3701d7d2844c65e46db1de64bbfb4630">00221</a> <span class="preprocessor">#define NVIC_EN0_INT31          0x80000000  ///&lt; Interrupt 31 enable</span>
<a name="l00222"></a><a class="code" href="stm32__nvic_8h.html#a3ac167930cb833e65b40952ff27b6dfb">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT30          0x40000000  ///&lt; Interrupt 30 enable</span>
<a name="l00223"></a><a class="code" href="stm32__nvic_8h.html#adcbe7e2a4812f74900273472fe40b0f7">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT29          0x20000000  ///&lt; Interrupt 29 enable</span>
<a name="l00224"></a><a class="code" href="stm32__nvic_8h.html#a1e74f8e5561670e98a9275c13ae2d3c2">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT28          0x10000000  ///&lt; Interrupt 28 enable</span>
<a name="l00225"></a><a class="code" href="stm32__nvic_8h.html#aa52c527ca04c214c466e154d0c7abb12">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT27          0x08000000  ///&lt; Interrupt 27 enable</span>
<a name="l00226"></a><a class="code" href="stm32__nvic_8h.html#a493494173579df2fd6179eb6465e8509">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT26          0x04000000  ///&lt; Interrupt 26 enable</span>
<a name="l00227"></a><a class="code" href="stm32__nvic_8h.html#ad2a87070962305fba59398d9874fe192">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT25          0x02000000  ///&lt; Interrupt 25 enable</span>
<a name="l00228"></a><a class="code" href="stm32__nvic_8h.html#a69bc5ed9ab67413d330b2ed1914bb807">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT24          0x01000000  ///&lt; Interrupt 24 enable</span>
<a name="l00229"></a><a class="code" href="stm32__nvic_8h.html#a56c47c671cde851b706b87c4e88528bb">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT23          0x00800000  ///&lt; Interrupt 23 enable</span>
<a name="l00230"></a><a class="code" href="stm32__nvic_8h.html#a32611cb28e9008187abe5eb7de2b704c">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT22          0x00400000  ///&lt; Interrupt 22 enable</span>
<a name="l00231"></a><a class="code" href="stm32__nvic_8h.html#a98bfa7086d520dcb9e31bfbe90db712d">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT21          0x00200000  ///&lt; Interrupt 21 enable</span>
<a name="l00232"></a><a class="code" href="stm32__nvic_8h.html#a8bcafaa9008067c4d82edf302c9930b2">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT20          0x00100000  ///&lt; Interrupt 20 enable</span>
<a name="l00233"></a><a class="code" href="stm32__nvic_8h.html#a12a7a725a54391cadde6e48ef6870b50">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT19          0x00080000  ///&lt; Interrupt 19 enable</span>
<a name="l00234"></a><a class="code" href="stm32__nvic_8h.html#a5c44f4362868d69febb714c98950c47d">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT18          0x00040000  ///&lt; Interrupt 18 enable</span>
<a name="l00235"></a><a class="code" href="stm32__nvic_8h.html#a2629072d7e1688ac0dab86a17962b510">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT17          0x00020000  ///&lt; Interrupt 17 enable</span>
<a name="l00236"></a><a class="code" href="stm32__nvic_8h.html#a3b0769d6b42b4042519a286ee8e6961d">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT16          0x00010000  ///&lt; Interrupt 16 enable</span>
<a name="l00237"></a><a class="code" href="stm32__nvic_8h.html#aa5d81e31c06922d4c87b6a59a6f5246a">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT15          0x00008000  ///&lt; Interrupt 15 enable</span>
<a name="l00238"></a><a class="code" href="stm32__nvic_8h.html#aa8139da20a8231a1c67220d52e9614ea">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT14          0x00004000  ///&lt; Interrupt 14 enable</span>
<a name="l00239"></a><a class="code" href="stm32__nvic_8h.html#a4202388c51aca02c9b9e9aeea49280b9">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT13          0x00002000  ///&lt; Interrupt 13 enable</span>
<a name="l00240"></a><a class="code" href="stm32__nvic_8h.html#a9491508ff43e7f9a09a8ae9f60df856e">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT12          0x00001000  ///&lt; Interrupt 12 enable</span>
<a name="l00241"></a><a class="code" href="stm32__nvic_8h.html#a4eb4405cf71c5d291673a42cb73fca8f">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT11          0x00000800  ///&lt; Interrupt 11 enable</span>
<a name="l00242"></a><a class="code" href="stm32__nvic_8h.html#a6135d4ad9b0f649b175db2eb6d34c112">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT10          0x00000400  ///&lt; Interrupt 10 enable</span>
<a name="l00243"></a><a class="code" href="stm32__nvic_8h.html#a54ef44b505e072d655550d9608f2c957">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT9           0x00000200  ///&lt; Interrupt 9 enable</span>
<a name="l00244"></a><a class="code" href="stm32__nvic_8h.html#a0b149a72f7542fe9693ff8aeb2054d5e">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT8           0x00000100  ///&lt; Interrupt 8 enable</span>
<a name="l00245"></a><a class="code" href="stm32__nvic_8h.html#ac5d7065478cc994da0651bd48736dc1c">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT7           0x00000080  ///&lt; Interrupt 7 enable</span>
<a name="l00246"></a><a class="code" href="stm32__nvic_8h.html#a513eab8e0fc568d45a35653bedb5a9ac">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT6           0x00000040  ///&lt; Interrupt 6 enable</span>
<a name="l00247"></a><a class="code" href="stm32__nvic_8h.html#a6fcb7289bfdc9c7b5822da314fbb7dd3">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT5           0x00000020  ///&lt; Interrupt 5 enable</span>
<a name="l00248"></a><a class="code" href="stm32__nvic_8h.html#abbf3c230547272756404e6cead952fb9">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT4           0x00000010  ///&lt; Interrupt 4 enable</span>
<a name="l00249"></a><a class="code" href="stm32__nvic_8h.html#a6ab5e2c605345a08dc91a8f93baf9b96">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT3           0x00000008  ///&lt; Interrupt 3 enable</span>
<a name="l00250"></a><a class="code" href="stm32__nvic_8h.html#a51bb99438d2c40c37c3e84c3b4f33021">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT2           0x00000004  ///&lt; Interrupt 2 enable</span>
<a name="l00251"></a><a class="code" href="stm32__nvic_8h.html#a1879338b31199cc2993bb210864c5bae">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT1           0x00000002  ///&lt; Interrupt 1 enable</span>
<a name="l00252"></a><a class="code" href="stm32__nvic_8h.html#aafdb0103b8e68c49a75531f610866a8a">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_INT0           0x00000001  ///&lt; Interrupt 0 enable</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00254"></a>00254 
<a name="l00258"></a>00258 <span class="comment">/*\{*/</span>
<a name="l00259"></a><a class="code" href="stm32__nvic_8h.html#a376ac6429b28667a29438e73beed9606">00259</a> <span class="preprocessor">#define NVIC_EN1_INT59          0x08000000  ///&lt; Interrupt 59 enable</span>
<a name="l00260"></a><a class="code" href="stm32__nvic_8h.html#ac20f95b3eb454fe66427041fe4af01c1">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT58          0x04000000  ///&lt; Interrupt 58 enable</span>
<a name="l00261"></a><a class="code" href="stm32__nvic_8h.html#af0054d61fa90e21c35bea9ad43b8815f">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT57          0x02000000  ///&lt; Interrupt 57 enable</span>
<a name="l00262"></a><a class="code" href="stm32__nvic_8h.html#a16ae667234def46be3ed5f672cfe2942">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT56          0x01000000  ///&lt; Interrupt 56 enable</span>
<a name="l00263"></a><a class="code" href="stm32__nvic_8h.html#a8d40894ebe0ff37fad2cd13d4bd8836c">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT55          0x00800000  ///&lt; Interrupt 55 enable</span>
<a name="l00264"></a><a class="code" href="stm32__nvic_8h.html#a979431e2509cc410901a6bea320af4f9">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT54          0x00400000  ///&lt; Interrupt 54 enable</span>
<a name="l00265"></a><a class="code" href="stm32__nvic_8h.html#aca2aeed95546c1ab67029213bfe81632">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT53          0x00200000  ///&lt; Interrupt 53 enable</span>
<a name="l00266"></a><a class="code" href="stm32__nvic_8h.html#af48e165abf9fbf667d82404477ae8e64">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT52          0x00100000  ///&lt; Interrupt 52 enable</span>
<a name="l00267"></a><a class="code" href="stm32__nvic_8h.html#abe87a2602504a69f8443d6f1c932a349">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT51          0x00080000  ///&lt; Interrupt 51 enable</span>
<a name="l00268"></a><a class="code" href="stm32__nvic_8h.html#a2f3087a55bfb04f5193bfb0b2d514589">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT50          0x00040000  ///&lt; Interrupt 50 enable</span>
<a name="l00269"></a><a class="code" href="stm32__nvic_8h.html#a92d922b4234e322a058b0bc766e2086f">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT49          0x00020000  ///&lt; Interrupt 49 enable</span>
<a name="l00270"></a><a class="code" href="stm32__nvic_8h.html#a14f2ba247604b98bdd612f2b015cdc24">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT48          0x00010000  ///&lt; Interrupt 48 enable</span>
<a name="l00271"></a><a class="code" href="stm32__nvic_8h.html#a91a3d29520cd6491bcfcbab32edfd5d1">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT47          0x00008000  ///&lt; Interrupt 47 enable</span>
<a name="l00272"></a><a class="code" href="stm32__nvic_8h.html#a6b2952ca7505c3582bd070f632c5ee66">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT46          0x00004000  ///&lt; Interrupt 46 enable</span>
<a name="l00273"></a><a class="code" href="stm32__nvic_8h.html#a50b14f21773b9580fecf7f74199e74b6">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT45          0x00002000  ///&lt; Interrupt 45 enable</span>
<a name="l00274"></a><a class="code" href="stm32__nvic_8h.html#ac7c5b9778b42fe907d943173714a41f8">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT44          0x00001000  ///&lt; Interrupt 44 enable</span>
<a name="l00275"></a><a class="code" href="stm32__nvic_8h.html#ac4082069f15f4cb203cbe03713493448">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT43          0x00000800  ///&lt; Interrupt 43 enable</span>
<a name="l00276"></a><a class="code" href="stm32__nvic_8h.html#af172050be7e4c043068f3ff5e2ecc709">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT42          0x00000400  ///&lt; Interrupt 42 enable</span>
<a name="l00277"></a><a class="code" href="stm32__nvic_8h.html#ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT41          0x00000200  ///&lt; Interrupt 41 enable</span>
<a name="l00278"></a><a class="code" href="stm32__nvic_8h.html#aea535a97b7344da9d753b8e04958df3b">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT40          0x00000100  ///&lt; Interrupt 40 enable</span>
<a name="l00279"></a><a class="code" href="stm32__nvic_8h.html#ad503af87e62170301914164ecda010d3">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT39          0x00000080  ///&lt; Interrupt 39 enable</span>
<a name="l00280"></a><a class="code" href="stm32__nvic_8h.html#a904088740e68d0ce6d0f12de4c2c44f3">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT38          0x00000040  ///&lt; Interrupt 38 enable</span>
<a name="l00281"></a><a class="code" href="stm32__nvic_8h.html#a789c83d2aac3eb20620c42e8f4027a9e">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT37          0x00000020  ///&lt; Interrupt 37 enable</span>
<a name="l00282"></a><a class="code" href="stm32__nvic_8h.html#a6a4d5dd64399ea1c70248391649bc677">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT36          0x00000010  ///&lt; Interrupt 36 enable</span>
<a name="l00283"></a><a class="code" href="stm32__nvic_8h.html#ad31fe4ca3f92102ad73f35a2760148b3">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT35          0x00000008  ///&lt; Interrupt 35 enable</span>
<a name="l00284"></a><a class="code" href="stm32__nvic_8h.html#a44a9f7a279caf25cc8d07f2f64cb37e9">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT34          0x00000004  ///&lt; Interrupt 34 enable</span>
<a name="l00285"></a><a class="code" href="stm32__nvic_8h.html#a4f95d7c07a07d2083822cfca6fba8703">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT33          0x00000002  ///&lt; Interrupt 33 enable</span>
<a name="l00286"></a><a class="code" href="stm32__nvic_8h.html#a36d1617eb96013f628dc30f288db0b22">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_INT32          0x00000001  ///&lt; Interrupt 32 enable</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00288"></a>00288 
<a name="l00292"></a>00292 <span class="comment">/*\{*/</span>
<a name="l00293"></a><a class="code" href="stm32__nvic_8h.html#aa223791eb605c77e64bee563f619ed08">00293</a> <span class="preprocessor">#define NVIC_DIS0_INT31         0x80000000  ///&lt; Interrupt 31 disable</span>
<a name="l00294"></a><a class="code" href="stm32__nvic_8h.html#ab4509201eea8bcd2b2ed2edf40d5a91e">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT30         0x40000000  ///&lt; Interrupt 30 disable</span>
<a name="l00295"></a><a class="code" href="stm32__nvic_8h.html#a1c3a4c61f91dbea4c74a5be661ef7e22">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT29         0x20000000  ///&lt; Interrupt 29 disable</span>
<a name="l00296"></a><a class="code" href="stm32__nvic_8h.html#a3c8409e82ad27e3d769fa578dce19337">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT28         0x10000000  ///&lt; Interrupt 28 disable</span>
<a name="l00297"></a><a class="code" href="stm32__nvic_8h.html#a24707a1c2e702968a407d698262cbf7f">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT27         0x08000000  ///&lt; Interrupt 27 disable</span>
<a name="l00298"></a><a class="code" href="stm32__nvic_8h.html#abe10bad68290069214f96f87e9f14ee0">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT26         0x04000000  ///&lt; Interrupt 26 disable</span>
<a name="l00299"></a><a class="code" href="stm32__nvic_8h.html#acec9c98212087024bcba44d165690a17">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT25         0x02000000  ///&lt; Interrupt 25 disable</span>
<a name="l00300"></a><a class="code" href="stm32__nvic_8h.html#ab678fdb66b87f0c13ef755bab5df3dc8">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT24         0x01000000  ///&lt; Interrupt 24 disable</span>
<a name="l00301"></a><a class="code" href="stm32__nvic_8h.html#a75af6f8e98e0c256f5b33a0abb368569">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT23         0x00800000  ///&lt; Interrupt 23 disable</span>
<a name="l00302"></a><a class="code" href="stm32__nvic_8h.html#ab7167aed5aee50055df2ba6762f3fd83">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT22         0x00400000  ///&lt; Interrupt 22 disable</span>
<a name="l00303"></a><a class="code" href="stm32__nvic_8h.html#aec88448e0f84d8923809e28d0e5ebcb1">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT21         0x00200000  ///&lt; Interrupt 21 disable</span>
<a name="l00304"></a><a class="code" href="stm32__nvic_8h.html#a22325556e971372eee0b8e019242b9d8">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT20         0x00100000  ///&lt; Interrupt 20 disable</span>
<a name="l00305"></a><a class="code" href="stm32__nvic_8h.html#abf07c5517e32d97be11ee28bff0387fe">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT19         0x00080000  ///&lt; Interrupt 19 disable</span>
<a name="l00306"></a><a class="code" href="stm32__nvic_8h.html#a48748b1dfe63a4914a4efa14988cd466">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT18         0x00040000  ///&lt; Interrupt 18 disable</span>
<a name="l00307"></a><a class="code" href="stm32__nvic_8h.html#a7c4dd16d7f59d5cbc98e4d3881208cf2">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT17         0x00020000  ///&lt; Interrupt 17 disable</span>
<a name="l00308"></a><a class="code" href="stm32__nvic_8h.html#ae20b9dad2c2fa07fb21fa1070bdb084f">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT16         0x00010000  ///&lt; Interrupt 16 disable</span>
<a name="l00309"></a><a class="code" href="stm32__nvic_8h.html#af6b5b6f5dac98ff109b8ce5187132f16">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT15         0x00008000  ///&lt; Interrupt 15 disable</span>
<a name="l00310"></a><a class="code" href="stm32__nvic_8h.html#a95b1cd4d6eac13c4869fb67dcd30e662">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT14         0x00004000  ///&lt; Interrupt 14 disable</span>
<a name="l00311"></a><a class="code" href="stm32__nvic_8h.html#a8659077f6dc401d8f938bf60d159febe">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT13         0x00002000  ///&lt; Interrupt 13 disable</span>
<a name="l00312"></a><a class="code" href="stm32__nvic_8h.html#a02ac2f3450ab5be673d02fa67f4f3627">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT12         0x00001000  ///&lt; Interrupt 12 disable</span>
<a name="l00313"></a><a class="code" href="stm32__nvic_8h.html#a8dd1e43ae73d1fcefd64c446651ddab7">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT11         0x00000800  ///&lt; Interrupt 11 disable</span>
<a name="l00314"></a><a class="code" href="stm32__nvic_8h.html#a6abdb4edda4925da6640b4b8e0d6c1f2">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT10         0x00000400  ///&lt; Interrupt 10 disable</span>
<a name="l00315"></a><a class="code" href="stm32__nvic_8h.html#a75c9d3d488b985ee80467cee518a237b">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT9          0x00000200  ///&lt; Interrupt 9 disable</span>
<a name="l00316"></a><a class="code" href="stm32__nvic_8h.html#a4494a199bba2e1d3c86642c20cab6166">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT8          0x00000100  ///&lt; Interrupt 8 disable</span>
<a name="l00317"></a><a class="code" href="stm32__nvic_8h.html#a42106dbc0e1b4f16a3ac16e072df8462">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT7          0x00000080  ///&lt; Interrupt 7 disable</span>
<a name="l00318"></a><a class="code" href="stm32__nvic_8h.html#a3135d8a1c14ab38a5f2efa48b0f6e0d9">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT6          0x00000040  ///&lt; Interrupt 6 disable</span>
<a name="l00319"></a><a class="code" href="stm32__nvic_8h.html#a69183dcad0263c69972d078d4b167f3a">00319</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT5          0x00000020  ///&lt; Interrupt 5 disable</span>
<a name="l00320"></a><a class="code" href="stm32__nvic_8h.html#a28a56354f99b1b4e2c3b21398d1c9766">00320</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT4          0x00000010  ///&lt; Interrupt 4 disable</span>
<a name="l00321"></a><a class="code" href="stm32__nvic_8h.html#acc907476367c539e2d25a9023376fea0">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT3          0x00000008  ///&lt; Interrupt 3 disable</span>
<a name="l00322"></a><a class="code" href="stm32__nvic_8h.html#ad348845b9c96d03924aa08338580fa11">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT2          0x00000004  ///&lt; Interrupt 2 disable</span>
<a name="l00323"></a><a class="code" href="stm32__nvic_8h.html#a95f411d5569094304d5a91ee1aed254a">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT1          0x00000002  ///&lt; Interrupt 1 disable</span>
<a name="l00324"></a><a class="code" href="stm32__nvic_8h.html#a243950b469c2ab40fa33d7cd7bfb8457">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_INT0          0x00000001  ///&lt; Interrupt 0 disable</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00326"></a>00326 
<a name="l00330"></a>00330 <span class="comment">/*\{*/</span>
<a name="l00331"></a><a class="code" href="stm32__nvic_8h.html#a23f44682afd695756a4d39d68b9b5fa9">00331</a> <span class="preprocessor">#define NVIC_DIS1_INT59         0x08000000  ///&lt; Interrupt 59 disable</span>
<a name="l00332"></a><a class="code" href="stm32__nvic_8h.html#af7b78ce416b1a1cee1c16bd23c9b85d3">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT58         0x04000000  ///&lt; Interrupt 58 disable</span>
<a name="l00333"></a><a class="code" href="stm32__nvic_8h.html#a2d1c0edc216c3fbf67672c708bdcd1fe">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT57         0x02000000  ///&lt; Interrupt 57 disable</span>
<a name="l00334"></a><a class="code" href="stm32__nvic_8h.html#a8d45c5ffecb6f1508c6316861ce8a701">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT56         0x01000000  ///&lt; Interrupt 56 disable</span>
<a name="l00335"></a><a class="code" href="stm32__nvic_8h.html#a91b2e5355ee9384151de1ea93d11b290">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT55         0x00800000  ///&lt; Interrupt 55 disable</span>
<a name="l00336"></a><a class="code" href="stm32__nvic_8h.html#a9bbd10cb990a806cf1fb8533df0e86d2">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT54         0x00400000  ///&lt; Interrupt 54 disable</span>
<a name="l00337"></a><a class="code" href="stm32__nvic_8h.html#a63f9abf202e82eb00b0b3b6f5fcedf8d">00337</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT53         0x00200000  ///&lt; Interrupt 53 disable</span>
<a name="l00338"></a><a class="code" href="stm32__nvic_8h.html#a7dfb702a950ad07758698bba75279ed6">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT52         0x00100000  ///&lt; Interrupt 52 disable</span>
<a name="l00339"></a><a class="code" href="stm32__nvic_8h.html#ac7e115a33ed1f007c00c9709ca984d39">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT51         0x00080000  ///&lt; Interrupt 51 disable</span>
<a name="l00340"></a><a class="code" href="stm32__nvic_8h.html#a6cb41ff31014ddb301b8a27726934e9e">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT50         0x00040000  ///&lt; Interrupt 50 disable</span>
<a name="l00341"></a><a class="code" href="stm32__nvic_8h.html#a886979445dfd37a5c64c87df48d87e54">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT49         0x00020000  ///&lt; Interrupt 49 disable</span>
<a name="l00342"></a><a class="code" href="stm32__nvic_8h.html#a3cc80d39dd7433c796b8f2cf662c5167">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT48         0x00010000  ///&lt; Interrupt 48 disable</span>
<a name="l00343"></a><a class="code" href="stm32__nvic_8h.html#a59eea49a7913429652cc89142764a0e8">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT47         0x00008000  ///&lt; Interrupt 47 disable</span>
<a name="l00344"></a><a class="code" href="stm32__nvic_8h.html#a710e8b54d80edd68c8ac453d88bda12b">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT46         0x00004000  ///&lt; Interrupt 46 disable</span>
<a name="l00345"></a><a class="code" href="stm32__nvic_8h.html#a180f093547dc72f90e9c526db7aec862">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT45         0x00002000  ///&lt; Interrupt 45 disable</span>
<a name="l00346"></a><a class="code" href="stm32__nvic_8h.html#aa2468f444ac3af8ec34f429b8fc8b01e">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT44         0x00001000  ///&lt; Interrupt 44 disable</span>
<a name="l00347"></a><a class="code" href="stm32__nvic_8h.html#a784c7fbe24ff91bae22e20c2e8edec5f">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT43         0x00000800  ///&lt; Interrupt 43 disable</span>
<a name="l00348"></a><a class="code" href="stm32__nvic_8h.html#a27e6e7be28e6927156552d86bc0ff887">00348</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT42         0x00000400  ///&lt; Interrupt 42 disable</span>
<a name="l00349"></a><a class="code" href="stm32__nvic_8h.html#a19e626ea1b1df2a6174e77c3c0ed9f36">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT41         0x00000200  ///&lt; Interrupt 41 disable</span>
<a name="l00350"></a><a class="code" href="stm32__nvic_8h.html#a7cda628851bd1752a8e446acb32f5407">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT40         0x00000100  ///&lt; Interrupt 40 disable</span>
<a name="l00351"></a><a class="code" href="stm32__nvic_8h.html#ab3c6d21eb1c774c619f45aa3378ec251">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT39         0x00000080  ///&lt; Interrupt 39 disable</span>
<a name="l00352"></a><a class="code" href="stm32__nvic_8h.html#a7ab308efd8c58bd94f9c4d1fd6a065e3">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT38         0x00000040  ///&lt; Interrupt 38 disable</span>
<a name="l00353"></a><a class="code" href="stm32__nvic_8h.html#acaf90d2716f7f20a15fbb7f5f0336666">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT37         0x00000020  ///&lt; Interrupt 37 disable</span>
<a name="l00354"></a><a class="code" href="stm32__nvic_8h.html#ac67fa836f6816b2fe06c20a7c2c96247">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT36         0x00000010  ///&lt; Interrupt 36 disable</span>
<a name="l00355"></a><a class="code" href="stm32__nvic_8h.html#aa274dc861ca4d0de86529b58106c09a7">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT35         0x00000008  ///&lt; Interrupt 35 disable</span>
<a name="l00356"></a><a class="code" href="stm32__nvic_8h.html#a2aef072574d83ab17d6ea9f2769c48dc">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT34         0x00000004  ///&lt; Interrupt 34 disable</span>
<a name="l00357"></a><a class="code" href="stm32__nvic_8h.html#a389c43cdff5a7d3718b5a3df9230e688">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT33         0x00000002  ///&lt; Interrupt 33 disable</span>
<a name="l00358"></a><a class="code" href="stm32__nvic_8h.html#a1a197b1840959c0afc25ff8603ed2acc">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_INT32         0x00000001  ///&lt; Interrupt 32 disable</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00360"></a>00360 
<a name="l00364"></a>00364 <span class="comment">/*\{*/</span>
<a name="l00365"></a><a class="code" href="stm32__nvic_8h.html#a94a0630a823b1b1dc10debe9f0fe7f06">00365</a> <span class="preprocessor">#define NVIC_PEND0_INT31        0x80000000  ///&lt; Interrupt 31 pend</span>
<a name="l00366"></a><a class="code" href="stm32__nvic_8h.html#a7f1113a6587f9183ab60804faafe2276">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT30        0x40000000  ///&lt; Interrupt 30 pend</span>
<a name="l00367"></a><a class="code" href="stm32__nvic_8h.html#a66e5abd6b55575baa5daebd45c16182b">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT29        0x20000000  ///&lt; Interrupt 29 pend</span>
<a name="l00368"></a><a class="code" href="stm32__nvic_8h.html#ae5304e639ec61bf63e3448f11563b3c2">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT28        0x10000000  ///&lt; Interrupt 28 pend</span>
<a name="l00369"></a><a class="code" href="stm32__nvic_8h.html#a6b14c5177265a0639bc87cb8a9a715bd">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT27        0x08000000  ///&lt; Interrupt 27 pend</span>
<a name="l00370"></a><a class="code" href="stm32__nvic_8h.html#a572f3c1cc98be56b3795a518a5c5023a">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT26        0x04000000  ///&lt; Interrupt 26 pend</span>
<a name="l00371"></a><a class="code" href="stm32__nvic_8h.html#aba3a76becbf5ca65bb941d754dbcec58">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT25        0x02000000  ///&lt; Interrupt 25 pend</span>
<a name="l00372"></a><a class="code" href="stm32__nvic_8h.html#a09f38f09fe668b0a259071d6b4c9ac03">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT24        0x01000000  ///&lt; Interrupt 24 pend</span>
<a name="l00373"></a><a class="code" href="stm32__nvic_8h.html#ad0270a73ae506ca29b5d92b468a3424a">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT23        0x00800000  ///&lt; Interrupt 23 pend</span>
<a name="l00374"></a><a class="code" href="stm32__nvic_8h.html#a19bf10943634a92a4fec9e551e870622">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT22        0x00400000  ///&lt; Interrupt 22 pend</span>
<a name="l00375"></a><a class="code" href="stm32__nvic_8h.html#a8d3c3744ef87947d9122e3a4986e81d0">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT21        0x00200000  ///&lt; Interrupt 21 pend</span>
<a name="l00376"></a><a class="code" href="stm32__nvic_8h.html#a48206921d4ecb8e9219c5263e295e61c">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT20        0x00100000  ///&lt; Interrupt 20 pend</span>
<a name="l00377"></a><a class="code" href="stm32__nvic_8h.html#abfa306be6d3c9801d83dca5ca82df1e8">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT19        0x00080000  ///&lt; Interrupt 19 pend</span>
<a name="l00378"></a><a class="code" href="stm32__nvic_8h.html#a04cd05e9db7c25e07263239c87c6b3d1">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT18        0x00040000  ///&lt; Interrupt 18 pend</span>
<a name="l00379"></a><a class="code" href="stm32__nvic_8h.html#af7145d356232d414eb06a17645c526e3">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT17        0x00020000  ///&lt; Interrupt 17 pend</span>
<a name="l00380"></a><a class="code" href="stm32__nvic_8h.html#a94bae16dd6d24186edf6b450ded92ffc">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT16        0x00010000  ///&lt; Interrupt 16 pend</span>
<a name="l00381"></a><a class="code" href="stm32__nvic_8h.html#a8c3f2c9442b448500bb8e9a1ae73ff5c">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT15        0x00008000  ///&lt; Interrupt 15 pend</span>
<a name="l00382"></a><a class="code" href="stm32__nvic_8h.html#a57e92b2047efd7eb94d5a586804a7333">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT14        0x00004000  ///&lt; Interrupt 14 pend</span>
<a name="l00383"></a><a class="code" href="stm32__nvic_8h.html#a40663dcfb634f508a85aa2ecf1f66eb1">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT13        0x00002000  ///&lt; Interrupt 13 pend</span>
<a name="l00384"></a><a class="code" href="stm32__nvic_8h.html#ace606a4e3dfb6aae1014d19a71fb5a59">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT12        0x00001000  ///&lt; Interrupt 12 pend</span>
<a name="l00385"></a><a class="code" href="stm32__nvic_8h.html#ab9d53be296b419a9c7b7a5f377664356">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT11        0x00000800  ///&lt; Interrupt 11 pend</span>
<a name="l00386"></a><a class="code" href="stm32__nvic_8h.html#a3223750081f0a2043814f6ac45d8fa77">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT10        0x00000400  ///&lt; Interrupt 10 pend</span>
<a name="l00387"></a><a class="code" href="stm32__nvic_8h.html#acc5d675ee16a75a4cfd25d53c0501b53">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT9         0x00000200  ///&lt; Interrupt 9 pend</span>
<a name="l00388"></a><a class="code" href="stm32__nvic_8h.html#a395ff92fd889255b3e5ed4254801f325">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT8         0x00000100  ///&lt; Interrupt 8 pend</span>
<a name="l00389"></a><a class="code" href="stm32__nvic_8h.html#a90adbf19895e0ed86cf485d6d086fbd6">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT7         0x00000080  ///&lt; Interrupt 7 pend</span>
<a name="l00390"></a><a class="code" href="stm32__nvic_8h.html#a6404a1053ebec2e9f1057b0cc0277f1f">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT6         0x00000040  ///&lt; Interrupt 6 pend</span>
<a name="l00391"></a><a class="code" href="stm32__nvic_8h.html#ae5bfa50407dbf29ef7b4296f42ee3759">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT5         0x00000020  ///&lt; Interrupt 5 pend</span>
<a name="l00392"></a><a class="code" href="stm32__nvic_8h.html#adbeaeb3d9b06240adf5e3acd97dca74f">00392</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT4         0x00000010  ///&lt; Interrupt 4 pend</span>
<a name="l00393"></a><a class="code" href="stm32__nvic_8h.html#abba6fe6f13c783af61db77f14af51ca0">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT3         0x00000008  ///&lt; Interrupt 3 pend</span>
<a name="l00394"></a><a class="code" href="stm32__nvic_8h.html#a81c4618d93dd51bbb5b6b5c9969aeb99">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT2         0x00000004  ///&lt; Interrupt 2 pend</span>
<a name="l00395"></a><a class="code" href="stm32__nvic_8h.html#a38ae78979baee493e31fc1ed0224a51e">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT1         0x00000002  ///&lt; Interrupt 1 pend</span>
<a name="l00396"></a><a class="code" href="stm32__nvic_8h.html#a72aeac18b405b407f50740aa80634539">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_INT0         0x00000001  ///&lt; Interrupt 0 pend</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00398"></a>00398 
<a name="l00402"></a>00402 <span class="comment">/*\{*/</span>
<a name="l00403"></a><a class="code" href="stm32__nvic_8h.html#a089a1c009147478d35b21480413402b7">00403</a> <span class="preprocessor">#define NVIC_PEND1_INT59        0x08000000  ///&lt; Interrupt 59 pend</span>
<a name="l00404"></a><a class="code" href="stm32__nvic_8h.html#afb7e743322356304b2bd5e671ecf54fb">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT58        0x04000000  ///&lt; Interrupt 58 pend</span>
<a name="l00405"></a><a class="code" href="stm32__nvic_8h.html#af2751839e41919c99eeac7839ae7b295">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT57        0x02000000  ///&lt; Interrupt 57 pend</span>
<a name="l00406"></a><a class="code" href="stm32__nvic_8h.html#a76252156c73d2db9311fc71f582170bf">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT56        0x01000000  ///&lt; Interrupt 56 pend</span>
<a name="l00407"></a><a class="code" href="stm32__nvic_8h.html#a4a58a69ce70c6ae4cd685a36ce00f58e">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT55        0x00800000  ///&lt; Interrupt 55 pend</span>
<a name="l00408"></a><a class="code" href="stm32__nvic_8h.html#ac2516fd40effe574f0650b20484defa5">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT54        0x00400000  ///&lt; Interrupt 54 pend</span>
<a name="l00409"></a><a class="code" href="stm32__nvic_8h.html#a11878cb3b4a16f655a5979e318dda012">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT53        0x00200000  ///&lt; Interrupt 53 pend</span>
<a name="l00410"></a><a class="code" href="stm32__nvic_8h.html#ab888de4e7f497f61e3644fd29e44951e">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT52        0x00100000  ///&lt; Interrupt 52 pend</span>
<a name="l00411"></a><a class="code" href="stm32__nvic_8h.html#afd854523a585aa1fc4ef1a09317163e3">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT51        0x00080000  ///&lt; Interrupt 51 pend</span>
<a name="l00412"></a><a class="code" href="stm32__nvic_8h.html#a200c9b345d97fca311b86ebe6cf5e585">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT50        0x00040000  ///&lt; Interrupt 50 pend</span>
<a name="l00413"></a><a class="code" href="stm32__nvic_8h.html#a0b82298b17529e0c60026a242da43238">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT49        0x00020000  ///&lt; Interrupt 49 pend</span>
<a name="l00414"></a><a class="code" href="stm32__nvic_8h.html#ace11e946c5cdf8b8778234b4114dd423">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT48        0x00010000  ///&lt; Interrupt 48 pend</span>
<a name="l00415"></a><a class="code" href="stm32__nvic_8h.html#a342c98988b19b3be996f05bb6bfa9503">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT47        0x00008000  ///&lt; Interrupt 47 pend</span>
<a name="l00416"></a><a class="code" href="stm32__nvic_8h.html#aa4a5bf455b2bdf3122dd5592d4c5a437">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT46        0x00004000  ///&lt; Interrupt 46 pend</span>
<a name="l00417"></a><a class="code" href="stm32__nvic_8h.html#ae231e5ac446c1deaa9d7d89fc7c08797">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT45        0x00002000  ///&lt; Interrupt 45 pend</span>
<a name="l00418"></a><a class="code" href="stm32__nvic_8h.html#ad00c5fce9a39146e1e8adaf10646d082">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT44        0x00001000  ///&lt; Interrupt 44 pend</span>
<a name="l00419"></a><a class="code" href="stm32__nvic_8h.html#a72e98ebb5043862ac55e614da523f196">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT43        0x00000800  ///&lt; Interrupt 43 pend</span>
<a name="l00420"></a><a class="code" href="stm32__nvic_8h.html#a1663684e2082354c136a9a43b04e6838">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT42        0x00000400  ///&lt; Interrupt 42 pend</span>
<a name="l00421"></a><a class="code" href="stm32__nvic_8h.html#a1ba030d74e093d251904a1cc45a0c3ee">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT41        0x00000200  ///&lt; Interrupt 41 pend</span>
<a name="l00422"></a><a class="code" href="stm32__nvic_8h.html#af6499d4bf484ada40545d6c8acb6795c">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT40        0x00000100  ///&lt; Interrupt 40 pend</span>
<a name="l00423"></a><a class="code" href="stm32__nvic_8h.html#ab8e05e5c65aac47a9d6aaede4e9e9635">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT39        0x00000080  ///&lt; Interrupt 39 pend</span>
<a name="l00424"></a><a class="code" href="stm32__nvic_8h.html#a67efff088023f4d3789557484569c447">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT38        0x00000040  ///&lt; Interrupt 38 pend</span>
<a name="l00425"></a><a class="code" href="stm32__nvic_8h.html#ac5003500eda8bc5c5d256a5ed61d7ccc">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT37        0x00000020  ///&lt; Interrupt 37 pend</span>
<a name="l00426"></a><a class="code" href="stm32__nvic_8h.html#a42499e92d5db3d783d7616a811ad193c">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT36        0x00000010  ///&lt; Interrupt 36 pend</span>
<a name="l00427"></a><a class="code" href="stm32__nvic_8h.html#a3a56469d75c646fa96559382027af417">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT35        0x00000008  ///&lt; Interrupt 35 pend</span>
<a name="l00428"></a><a class="code" href="stm32__nvic_8h.html#a617e6e5fae13fe78c34234e4dc702c2c">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT34        0x00000004  ///&lt; Interrupt 34 pend</span>
<a name="l00429"></a><a class="code" href="stm32__nvic_8h.html#a3df43fe0e32947d49d6e7aa5c2906872">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT33        0x00000002  ///&lt; Interrupt 33 pend</span>
<a name="l00430"></a><a class="code" href="stm32__nvic_8h.html#afadb314d081507d99db0ad8a67e4f080">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_INT32        0x00000001  ///&lt; Interrupt 32 pend</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00432"></a>00432 
<a name="l00436"></a>00436 <span class="comment">/*\{*/</span>
<a name="l00437"></a><a class="code" href="stm32__nvic_8h.html#a0f550d84b8ac905d4537e18117ed1f23">00437</a> <span class="preprocessor">#define NVIC_UNPEND0_INT31      0x80000000  ///&lt; Interrupt 31 unpend</span>
<a name="l00438"></a><a class="code" href="stm32__nvic_8h.html#afafa8c369db9060742255bd34ae9bae9">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT30      0x40000000  ///&lt; Interrupt 30 unpend</span>
<a name="l00439"></a><a class="code" href="stm32__nvic_8h.html#ae0a5fc3bbfe1a2b02690396f7dc46de6">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT29      0x20000000  ///&lt; Interrupt 29 unpend</span>
<a name="l00440"></a><a class="code" href="stm32__nvic_8h.html#ae7df6a6f064584b56a57bd184b34a9b0">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT28      0x10000000  ///&lt; Interrupt 28 unpend</span>
<a name="l00441"></a><a class="code" href="stm32__nvic_8h.html#a73e9d25dfce51d6bb6b436d21abbde45">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT27      0x08000000  ///&lt; Interrupt 27 unpend</span>
<a name="l00442"></a><a class="code" href="stm32__nvic_8h.html#a4f712e396aa8fda4ebeb6d1051a8f496">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT26      0x04000000  ///&lt; Interrupt 26 unpend</span>
<a name="l00443"></a><a class="code" href="stm32__nvic_8h.html#ad02e9a3608571da246de400fd5a3c3f9">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT25      0x02000000  ///&lt; Interrupt 25 unpend</span>
<a name="l00444"></a><a class="code" href="stm32__nvic_8h.html#a41d8d3658a1bc0251952f3e529414580">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT24      0x01000000  ///&lt; Interrupt 24 unpend</span>
<a name="l00445"></a><a class="code" href="stm32__nvic_8h.html#a8a01cbd2f8da42dac913ce5d3714ab0f">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT23      0x00800000  ///&lt; Interrupt 23 unpend</span>
<a name="l00446"></a><a class="code" href="stm32__nvic_8h.html#a4a8b0b287d618d924042138c177871fd">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT22      0x00400000  ///&lt; Interrupt 22 unpend</span>
<a name="l00447"></a><a class="code" href="stm32__nvic_8h.html#adac9befe96d2c117ae4942ec826df705">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT21      0x00200000  ///&lt; Interrupt 21 unpend</span>
<a name="l00448"></a><a class="code" href="stm32__nvic_8h.html#ab70a2f083f458b6e23481a0e282ff617">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT20      0x00100000  ///&lt; Interrupt 20 unpend</span>
<a name="l00449"></a><a class="code" href="stm32__nvic_8h.html#a23239ec41ef2655a3c645f8981be4a70">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT19      0x00080000  ///&lt; Interrupt 19 unpend</span>
<a name="l00450"></a><a class="code" href="stm32__nvic_8h.html#a3066276873bd7244b3422b7a0357ecf5">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT18      0x00040000  ///&lt; Interrupt 18 unpend</span>
<a name="l00451"></a><a class="code" href="stm32__nvic_8h.html#aef914fed28c1b9258aebd2211cafc484">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT17      0x00020000  ///&lt; Interrupt 17 unpend</span>
<a name="l00452"></a><a class="code" href="stm32__nvic_8h.html#ad0ca3c002b591951185f62b13a79247c">00452</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT16      0x00010000  ///&lt; Interrupt 16 unpend</span>
<a name="l00453"></a><a class="code" href="stm32__nvic_8h.html#a4314d44c363ce9305d4908d6d320baa2">00453</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT15      0x00008000  ///&lt; Interrupt 15 unpend</span>
<a name="l00454"></a><a class="code" href="stm32__nvic_8h.html#aae4d891b2c51041ceaf7817d8f86501d">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT14      0x00004000  ///&lt; Interrupt 14 unpend</span>
<a name="l00455"></a><a class="code" href="stm32__nvic_8h.html#a836a5c3b3ecb4928f3d796ef7ff219fe">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT13      0x00002000  ///&lt; Interrupt 13 unpend</span>
<a name="l00456"></a><a class="code" href="stm32__nvic_8h.html#aa7b00d06867827cf0d801c64989b856f">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT12      0x00001000  ///&lt; Interrupt 12 unpend</span>
<a name="l00457"></a><a class="code" href="stm32__nvic_8h.html#ac1758222ba930c67a1fe1b4a00380fce">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT11      0x00000800  ///&lt; Interrupt 11 unpend</span>
<a name="l00458"></a><a class="code" href="stm32__nvic_8h.html#a0877399edaf07d64945a4773bcd2d290">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT10      0x00000400  ///&lt; Interrupt 10 unpend</span>
<a name="l00459"></a><a class="code" href="stm32__nvic_8h.html#a565d4051475f17f4a6576240ce974176">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT9       0x00000200  ///&lt; Interrupt 9 unpend</span>
<a name="l00460"></a><a class="code" href="stm32__nvic_8h.html#ad2475ac1477293e18eb3aba0ad8badf8">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT8       0x00000100  ///&lt; Interrupt 8 unpend</span>
<a name="l00461"></a><a class="code" href="stm32__nvic_8h.html#aadaa31c9243d6e3c82a0c796d853b59f">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT7       0x00000080  ///&lt; Interrupt 7 unpend</span>
<a name="l00462"></a><a class="code" href="stm32__nvic_8h.html#ac0d8f124de0d0fdffecfea4a1944bd4b">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT6       0x00000040  ///&lt; Interrupt 6 unpend</span>
<a name="l00463"></a><a class="code" href="stm32__nvic_8h.html#a69c5e875aecf3ec3dd0b08cc6d8f0df9">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT5       0x00000020  ///&lt; Interrupt 5 unpend</span>
<a name="l00464"></a><a class="code" href="stm32__nvic_8h.html#a62e0ea70598b717449abf7fb75bf0cc7">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT4       0x00000010  ///&lt; Interrupt 4 unpend</span>
<a name="l00465"></a><a class="code" href="stm32__nvic_8h.html#a709b4c302c429e114d3e7220d912ad8d">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT3       0x00000008  ///&lt; Interrupt 3 unpend</span>
<a name="l00466"></a><a class="code" href="stm32__nvic_8h.html#ae9bde6c944e10b36f97ea42431fda031">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT2       0x00000004  ///&lt; Interrupt 2 unpend</span>
<a name="l00467"></a><a class="code" href="stm32__nvic_8h.html#a5d95487d148086df73921e3e04b2468c">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT1       0x00000002  ///&lt; Interrupt 1 unpend</span>
<a name="l00468"></a><a class="code" href="stm32__nvic_8h.html#a904221fa41d30fed59ffcc772a16dbb2">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_INT0       0x00000001  ///&lt; Interrupt 0 unpend</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00470"></a>00470 
<a name="l00474"></a>00474 <span class="comment">/*\{*/</span>
<a name="l00475"></a><a class="code" href="stm32__nvic_8h.html#a054104294fb57ef55eb0e3660326d8fa">00475</a> <span class="preprocessor">#define NVIC_UNPEND1_INT59      0x08000000  ///&lt; Interrupt 59 unpend</span>
<a name="l00476"></a><a class="code" href="stm32__nvic_8h.html#a568533bf2909accdfb90e4fe9fd50ff0">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT58      0x04000000  ///&lt; Interrupt 58 unpend</span>
<a name="l00477"></a><a class="code" href="stm32__nvic_8h.html#ae87ad5f4a67dd54e7cee385f5e71b6d4">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT57      0x02000000  ///&lt; Interrupt 57 unpend</span>
<a name="l00478"></a><a class="code" href="stm32__nvic_8h.html#a55a8e9ef7ffd885579bf9b9730f84f05">00478</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT56      0x01000000  ///&lt; Interrupt 56 unpend</span>
<a name="l00479"></a><a class="code" href="stm32__nvic_8h.html#a2f705af13e5ce856a0d198e778d1a157">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT55      0x00800000  ///&lt; Interrupt 55 unpend</span>
<a name="l00480"></a><a class="code" href="stm32__nvic_8h.html#a65767bd2db08a66b013a9fd296c647a9">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT54      0x00400000  ///&lt; Interrupt 54 unpend</span>
<a name="l00481"></a><a class="code" href="stm32__nvic_8h.html#a969b008d4476e4591419e934a6c59740">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT53      0x00200000  ///&lt; Interrupt 53 unpend</span>
<a name="l00482"></a><a class="code" href="stm32__nvic_8h.html#a390418326ea06fc68ea203801aa817df">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT52      0x00100000  ///&lt; Interrupt 52 unpend</span>
<a name="l00483"></a><a class="code" href="stm32__nvic_8h.html#a896aa569aa818a5047090d055fe2872c">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT51      0x00080000  ///&lt; Interrupt 51 unpend</span>
<a name="l00484"></a><a class="code" href="stm32__nvic_8h.html#aa71384b39e3139b46c50c33cf6d84418">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT50      0x00040000  ///&lt; Interrupt 50 unpend</span>
<a name="l00485"></a><a class="code" href="stm32__nvic_8h.html#afef8d2411a5e4ee71bced5697a8ac654">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT49      0x00020000  ///&lt; Interrupt 49 unpend</span>
<a name="l00486"></a><a class="code" href="stm32__nvic_8h.html#acf9b261c7056b8026fecdef130aeb5b8">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT48      0x00010000  ///&lt; Interrupt 48 unpend</span>
<a name="l00487"></a><a class="code" href="stm32__nvic_8h.html#af16f50fa36792e2599c241b9480c851a">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT47      0x00008000  ///&lt; Interrupt 47 unpend</span>
<a name="l00488"></a><a class="code" href="stm32__nvic_8h.html#a318423af1ccdfbb14d6bc89ed71b9290">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT46      0x00004000  ///&lt; Interrupt 46 unpend</span>
<a name="l00489"></a><a class="code" href="stm32__nvic_8h.html#a6b65920a6e2e7e8bec822ac38d03839f">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT45      0x00002000  ///&lt; Interrupt 45 unpend</span>
<a name="l00490"></a><a class="code" href="stm32__nvic_8h.html#a9bba2c6a831d091bb7ec5c42d63ea50e">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT44      0x00001000  ///&lt; Interrupt 44 unpend</span>
<a name="l00491"></a><a class="code" href="stm32__nvic_8h.html#a1c76b61bbebe6d2af16999c416a29fad">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT43      0x00000800  ///&lt; Interrupt 43 unpend</span>
<a name="l00492"></a><a class="code" href="stm32__nvic_8h.html#a6fec9ed6969ac8563000c17920b52b62">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT42      0x00000400  ///&lt; Interrupt 42 unpend</span>
<a name="l00493"></a><a class="code" href="stm32__nvic_8h.html#a83318a28d1589f76c8a5ee0f3a241a7d">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT41      0x00000200  ///&lt; Interrupt 41 unpend</span>
<a name="l00494"></a><a class="code" href="stm32__nvic_8h.html#ad610b0a9388975bed5ec638138350161">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT40      0x00000100  ///&lt; Interrupt 40 unpend</span>
<a name="l00495"></a><a class="code" href="stm32__nvic_8h.html#a5d41d53acb19c02c78a2a5e90d06f901">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT39      0x00000080  ///&lt; Interrupt 39 unpend</span>
<a name="l00496"></a><a class="code" href="stm32__nvic_8h.html#a6e1126e4ac29861b0659da220c6839c9">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT38      0x00000040  ///&lt; Interrupt 38 unpend</span>
<a name="l00497"></a><a class="code" href="stm32__nvic_8h.html#aa92783f25a062f55992ed856ad8d5107">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT37      0x00000020  ///&lt; Interrupt 37 unpend</span>
<a name="l00498"></a><a class="code" href="stm32__nvic_8h.html#ac8367006138315978c1a08e9c6c08449">00498</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT36      0x00000010  ///&lt; Interrupt 36 unpend</span>
<a name="l00499"></a><a class="code" href="stm32__nvic_8h.html#a6efc251ded4f1e4de5cdf12a5ff23fd0">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT35      0x00000008  ///&lt; Interrupt 35 unpend</span>
<a name="l00500"></a><a class="code" href="stm32__nvic_8h.html#a4c7cf712f840aa8868bcd95e7e1868af">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT34      0x00000004  ///&lt; Interrupt 34 unpend</span>
<a name="l00501"></a><a class="code" href="stm32__nvic_8h.html#a3f2c061706abf09230580611d81fadc9">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT33      0x00000002  ///&lt; Interrupt 33 unpend</span>
<a name="l00502"></a><a class="code" href="stm32__nvic_8h.html#ab198afca6df2293d2b478a101e1b5661">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_INT32      0x00000001  ///&lt; Interrupt 32 unpend</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00504"></a>00504 
<a name="l00508"></a>00508 <span class="comment">/*\{*/</span>
<a name="l00509"></a><a class="code" href="stm32__nvic_8h.html#aec106857be206a285088cd024fdeb3b9">00509</a> <span class="preprocessor">#define NVIC_ACTIVE0_INT31      0x80000000  ///&lt; Interrupt 31 active</span>
<a name="l00510"></a><a class="code" href="stm32__nvic_8h.html#a1fe24a8791d02cde77cb32d5433b5733">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT30      0x40000000  ///&lt; Interrupt 30 active</span>
<a name="l00511"></a><a class="code" href="stm32__nvic_8h.html#a9dddab9ea426ccc00936b9784de0b9aa">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT29      0x20000000  ///&lt; Interrupt 29 active</span>
<a name="l00512"></a><a class="code" href="stm32__nvic_8h.html#adf83a98ed383a43c33f32fc5cab9598b">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT28      0x10000000  ///&lt; Interrupt 28 active</span>
<a name="l00513"></a><a class="code" href="stm32__nvic_8h.html#a8dbbb081cff72a31c6738dc30c294bed">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT27      0x08000000  ///&lt; Interrupt 27 active</span>
<a name="l00514"></a><a class="code" href="stm32__nvic_8h.html#aacbdbfa584563e17addca84027f91366">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT26      0x04000000  ///&lt; Interrupt 26 active</span>
<a name="l00515"></a><a class="code" href="stm32__nvic_8h.html#ad8c0587a6a445f3024ec853525265831">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT25      0x02000000  ///&lt; Interrupt 25 active</span>
<a name="l00516"></a><a class="code" href="stm32__nvic_8h.html#a233647a47dcca33df690be24821cd42b">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT24      0x01000000  ///&lt; Interrupt 24 active</span>
<a name="l00517"></a><a class="code" href="stm32__nvic_8h.html#a338c0ad61b2a7ce3604e8d656279bdf1">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT23      0x00800000  ///&lt; Interrupt 23 active</span>
<a name="l00518"></a><a class="code" href="stm32__nvic_8h.html#ad30c551a15d417b6936d808e44a82764">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT22      0x00400000  ///&lt; Interrupt 22 active</span>
<a name="l00519"></a><a class="code" href="stm32__nvic_8h.html#abd31482c79f416edab83bbb4705976a6">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT21      0x00200000  ///&lt; Interrupt 21 active</span>
<a name="l00520"></a><a class="code" href="stm32__nvic_8h.html#a96b44191db14919fbe72e317f6916695">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT20      0x00100000  ///&lt; Interrupt 20 active</span>
<a name="l00521"></a><a class="code" href="stm32__nvic_8h.html#a3c76280a7e6c14d3fa5bfa7867f43c3b">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT19      0x00080000  ///&lt; Interrupt 19 active</span>
<a name="l00522"></a><a class="code" href="stm32__nvic_8h.html#a0d668352f42b65c88fb755de7d4ddc69">00522</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT18      0x00040000  ///&lt; Interrupt 18 active</span>
<a name="l00523"></a><a class="code" href="stm32__nvic_8h.html#a8db1e2d47d78cd806dd49941d31fb7f6">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT17      0x00020000  ///&lt; Interrupt 17 active</span>
<a name="l00524"></a><a class="code" href="stm32__nvic_8h.html#a1800d64f5db8cb7ccc583f87244ff2df">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT16      0x00010000  ///&lt; Interrupt 16 active</span>
<a name="l00525"></a><a class="code" href="stm32__nvic_8h.html#a7a717df8608d4be05fe3b734c904cd3e">00525</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT15      0x00008000  ///&lt; Interrupt 15 active</span>
<a name="l00526"></a><a class="code" href="stm32__nvic_8h.html#a2eadbec9d3cf41d16ef8d4e40e8acef2">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT14      0x00004000  ///&lt; Interrupt 14 active</span>
<a name="l00527"></a><a class="code" href="stm32__nvic_8h.html#a523b4cbc18615c13e246b3a6737ec306">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT13      0x00002000  ///&lt; Interrupt 13 active</span>
<a name="l00528"></a><a class="code" href="stm32__nvic_8h.html#a064a7ad581b14b15947bbbcc256392b5">00528</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT12      0x00001000  ///&lt; Interrupt 12 active</span>
<a name="l00529"></a><a class="code" href="stm32__nvic_8h.html#a69a13fb18d2eda725845bdbf1d4582ca">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT11      0x00000800  ///&lt; Interrupt 11 active</span>
<a name="l00530"></a><a class="code" href="stm32__nvic_8h.html#ae4fea3cacdc18fde2e444cbc0d29de28">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT10      0x00000400  ///&lt; Interrupt 10 active</span>
<a name="l00531"></a><a class="code" href="stm32__nvic_8h.html#a3708474653d8fef87c528d56b435754a">00531</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT9       0x00000200  ///&lt; Interrupt 9 active</span>
<a name="l00532"></a><a class="code" href="stm32__nvic_8h.html#af377ec096713faa5cec65e2b299a3b1a">00532</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT8       0x00000100  ///&lt; Interrupt 8 active</span>
<a name="l00533"></a><a class="code" href="stm32__nvic_8h.html#a8967a924f4e390e902e7dc1bf4059a82">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT7       0x00000080  ///&lt; Interrupt 7 active</span>
<a name="l00534"></a><a class="code" href="stm32__nvic_8h.html#a0c28b6324613a3dce0f59a56d3705cb5">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT6       0x00000040  ///&lt; Interrupt 6 active</span>
<a name="l00535"></a><a class="code" href="stm32__nvic_8h.html#a5562136b697e1af17888aab88f7ec6db">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT5       0x00000020  ///&lt; Interrupt 5 active</span>
<a name="l00536"></a><a class="code" href="stm32__nvic_8h.html#aa9023a247d90962f3ac1f615e0040e91">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT4       0x00000010  ///&lt; Interrupt 4 active</span>
<a name="l00537"></a><a class="code" href="stm32__nvic_8h.html#a0bda624e16c34d155577880a23e136d6">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT3       0x00000008  ///&lt; Interrupt 3 active</span>
<a name="l00538"></a><a class="code" href="stm32__nvic_8h.html#abee8a3d1756f1e2f6c52fae1a23f7167">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT2       0x00000004  ///&lt; Interrupt 2 active</span>
<a name="l00539"></a><a class="code" href="stm32__nvic_8h.html#a0b8529f70a7c77a53093c23d5dce3e81">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT1       0x00000002  ///&lt; Interrupt 1 active</span>
<a name="l00540"></a><a class="code" href="stm32__nvic_8h.html#aaf51b8e3880880e6bae86ce7043e6a74">00540</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_INT0       0x00000001  ///&lt; Interrupt 0 active</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00542"></a>00542 
<a name="l00546"></a>00546 <span class="comment">/*\{*/</span>
<a name="l00547"></a><a class="code" href="stm32__nvic_8h.html#ae2114b41a9c953c0635de066b18f2681">00547</a> <span class="preprocessor">#define NVIC_ACTIVE1_INT59      0x08000000  ///&lt; Interrupt 59 active</span>
<a name="l00548"></a><a class="code" href="stm32__nvic_8h.html#a1e71895ddbe3c18610e9a30fe769c478">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT58      0x04000000  ///&lt; Interrupt 58 active</span>
<a name="l00549"></a><a class="code" href="stm32__nvic_8h.html#af06557e4bb04fd6b927d7e5c1b1944c5">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT57      0x02000000  ///&lt; Interrupt 57 active</span>
<a name="l00550"></a><a class="code" href="stm32__nvic_8h.html#ab3f9d13f1c4dde64259d16de729c6b5d">00550</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT56      0x01000000  ///&lt; Interrupt 56 active</span>
<a name="l00551"></a><a class="code" href="stm32__nvic_8h.html#a332df2041dc8c2636ddfc5369f1c8f8f">00551</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT55      0x00800000  ///&lt; Interrupt 55 active</span>
<a name="l00552"></a><a class="code" href="stm32__nvic_8h.html#aa5f319a8829cfa4f681a875bcb53471f">00552</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT54      0x00400000  ///&lt; Interrupt 54 active</span>
<a name="l00553"></a><a class="code" href="stm32__nvic_8h.html#acb5dd194eb64b98d1e2277b321353110">00553</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT53      0x00200000  ///&lt; Interrupt 53 active</span>
<a name="l00554"></a><a class="code" href="stm32__nvic_8h.html#ac1f2fc1b668b6d74de7613103027f798">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT52      0x00100000  ///&lt; Interrupt 52 active</span>
<a name="l00555"></a><a class="code" href="stm32__nvic_8h.html#a282be46e7991adaefdee51116553d5cf">00555</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT51      0x00080000  ///&lt; Interrupt 51 active</span>
<a name="l00556"></a><a class="code" href="stm32__nvic_8h.html#a4011cfb3e8664b1914063f4c92659446">00556</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT50      0x00040000  ///&lt; Interrupt 50 active</span>
<a name="l00557"></a><a class="code" href="stm32__nvic_8h.html#ab38ec1fb2d817221711d6a3a5d26822b">00557</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT49      0x00020000  ///&lt; Interrupt 49 active</span>
<a name="l00558"></a><a class="code" href="stm32__nvic_8h.html#ada8b68e9890a8dfcae0e5587feddff9a">00558</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT48      0x00010000  ///&lt; Interrupt 48 active</span>
<a name="l00559"></a><a class="code" href="stm32__nvic_8h.html#a17b00cf27d1d902821276acc1710df19">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT47      0x00008000  ///&lt; Interrupt 47 active</span>
<a name="l00560"></a><a class="code" href="stm32__nvic_8h.html#ad7544ca73d84bda632897e04ba5e6b1c">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT46      0x00004000  ///&lt; Interrupt 46 active</span>
<a name="l00561"></a><a class="code" href="stm32__nvic_8h.html#a23fa81b32ed9aaf05a820180367841a9">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT45      0x00002000  ///&lt; Interrupt 45 active</span>
<a name="l00562"></a><a class="code" href="stm32__nvic_8h.html#a52d98c5862d5bb7df642d0bbbfba0518">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT44      0x00001000  ///&lt; Interrupt 44 active</span>
<a name="l00563"></a><a class="code" href="stm32__nvic_8h.html#ab18b35a207672fe5e5950b0125562a91">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT43      0x00000800  ///&lt; Interrupt 43 active</span>
<a name="l00564"></a><a class="code" href="stm32__nvic_8h.html#a5a36f3253e8a4d5ed9495d424ba2f731">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT42      0x00000400  ///&lt; Interrupt 42 active</span>
<a name="l00565"></a><a class="code" href="stm32__nvic_8h.html#ac7187e5f2248cff29dfb59c4d12705b7">00565</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT41      0x00000200  ///&lt; Interrupt 41 active</span>
<a name="l00566"></a><a class="code" href="stm32__nvic_8h.html#a7f3b692d6b3d369e55bbc07aeab4fce9">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT40      0x00000100  ///&lt; Interrupt 40 active</span>
<a name="l00567"></a><a class="code" href="stm32__nvic_8h.html#ab21f3aad0304073f9109fcec7d24c1ff">00567</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT39      0x00000080  ///&lt; Interrupt 39 active</span>
<a name="l00568"></a><a class="code" href="stm32__nvic_8h.html#af470dfbc138e2280bab759ffe3e8dc2a">00568</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT38      0x00000040  ///&lt; Interrupt 38 active</span>
<a name="l00569"></a><a class="code" href="stm32__nvic_8h.html#ae744b11a3b1cbae1f5eec3ab038d61d4">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT37      0x00000020  ///&lt; Interrupt 37 active</span>
<a name="l00570"></a><a class="code" href="stm32__nvic_8h.html#ac967487bc07fdc52de2dd86f147568fe">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT36      0x00000010  ///&lt; Interrupt 36 active</span>
<a name="l00571"></a><a class="code" href="stm32__nvic_8h.html#afd7f88dd3d876d6d060c2db5fff89abd">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT35      0x00000008  ///&lt; Interrupt 35 active</span>
<a name="l00572"></a><a class="code" href="stm32__nvic_8h.html#a5ccc68973127da005f46cea840f1fdc2">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT34      0x00000004  ///&lt; Interrupt 34 active</span>
<a name="l00573"></a><a class="code" href="stm32__nvic_8h.html#a59d2f7a08e52e9eea5048a4aa1474383">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT33      0x00000002  ///&lt; Interrupt 33 active</span>
<a name="l00574"></a><a class="code" href="stm32__nvic_8h.html#a2241b0e7279ba42346c72a6f2072aa7b">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_INT32      0x00000001  ///&lt; Interrupt 32 active</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00576"></a>00576 
<a name="l00580"></a>00580 <span class="comment">/*\{*/</span>
<a name="l00581"></a><a class="code" href="stm32__nvic_8h.html#a8466b4896505f5a3739fbdbfa6a91736">00581</a> <span class="preprocessor">#define NVIC_PRI0_INT3_M        0xFF000000  ///&lt; Interrupt 3 priority mask</span>
<a name="l00582"></a><a class="code" href="stm32__nvic_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">00582</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00FF0000  ///&lt; Interrupt 2 priority mask</span>
<a name="l00583"></a><a class="code" href="stm32__nvic_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000FF00  ///&lt; Interrupt 1 priority mask</span>
<a name="l00584"></a><a class="code" href="stm32__nvic_8h.html#aeb223aa5e78ce87481aa302e4960991b">00584</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000FF  ///&lt; Interrupt 0 priority mask</span>
<a name="l00585"></a><a class="code" href="stm32__nvic_8h.html#a034cf668b94934f8a98f518b31d24a4e">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT3_S        24</span>
<a name="l00586"></a><a class="code" href="stm32__nvic_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT2_S        16</span>
<a name="l00587"></a><a class="code" href="stm32__nvic_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">00587</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT1_S        8</span>
<a name="l00588"></a><a class="code" href="stm32__nvic_8h.html#a23301637d3f348074601b43fd34d96f4">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT0_S        0</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00590"></a>00590 
<a name="l00594"></a>00594 <span class="comment">/*\{*/</span>
<a name="l00595"></a><a class="code" href="stm32__nvic_8h.html#aa26a6ed061a9e2607d08089792517059">00595</a> <span class="preprocessor">#define NVIC_PRI1_INT7_M        0xFF000000  ///&lt; Interrupt 7 priority mask</span>
<a name="l00596"></a><a class="code" href="stm32__nvic_8h.html#a1b88f004c9c4aec1b14335a40bfed973">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00FF0000  ///&lt; Interrupt 6 priority mask</span>
<a name="l00597"></a><a class="code" href="stm32__nvic_8h.html#a16def09c64525a714d8de1a2fcd9885b">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000FF00  ///&lt; Interrupt 5 priority mask</span>
<a name="l00598"></a><a class="code" href="stm32__nvic_8h.html#aa209d77076c4687b5bc138cf13e20c7c">00598</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000FF  ///&lt; Interrupt 4 priority mask</span>
<a name="l00599"></a><a class="code" href="stm32__nvic_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT7_S        24</span>
<a name="l00600"></a><a class="code" href="stm32__nvic_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT6_S        16</span>
<a name="l00601"></a><a class="code" href="stm32__nvic_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT5_S        8</span>
<a name="l00602"></a><a class="code" href="stm32__nvic_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT4_S        0</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00604"></a>00604 
<a name="l00608"></a>00608 <span class="comment">/*\{*/</span>
<a name="l00609"></a><a class="code" href="stm32__nvic_8h.html#af3010874f18446972187cb1dd29f5b9b">00609</a> <span class="preprocessor">#define NVIC_PRI2_INT11_M       0xFF000000  ///&lt; Interrupt 11 priority mask</span>
<a name="l00610"></a><a class="code" href="stm32__nvic_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">00610</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00FF0000  ///&lt; Interrupt 10 priority mask</span>
<a name="l00611"></a><a class="code" href="stm32__nvic_8h.html#a5aa722815c4330f8bda5d38db5e3c244">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000FF00  ///&lt; Interrupt 9 priority mask</span>
<a name="l00612"></a><a class="code" href="stm32__nvic_8h.html#a8000e0288c0c11340ba22755e6a1e049">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000FF  ///&lt; Interrupt 8 priority mask</span>
<a name="l00613"></a><a class="code" href="stm32__nvic_8h.html#a6251f82618d37a240fa75879eb8ef325">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT11_S       24</span>
<a name="l00614"></a><a class="code" href="stm32__nvic_8h.html#a70dac7f06886f479705b86c10542c8f2">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT10_S       16</span>
<a name="l00615"></a><a class="code" href="stm32__nvic_8h.html#a499c09d37c34ae949dfa1289d3efa722">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT9_S        8</span>
<a name="l00616"></a><a class="code" href="stm32__nvic_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">00616</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT8_S        0</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00618"></a>00618 
<a name="l00622"></a>00622 <span class="comment">/*\{*/</span>
<a name="l00623"></a><a class="code" href="stm32__nvic_8h.html#aae103697609027349515ef1d9842f160">00623</a> <span class="preprocessor">#define NVIC_PRI3_INT15_M       0xFF000000  ///&lt; Interrupt 15 priority mask</span>
<a name="l00624"></a><a class="code" href="stm32__nvic_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00FF0000  ///&lt; Interrupt 14 priority mask</span>
<a name="l00625"></a><a class="code" href="stm32__nvic_8h.html#a3839185444ec447cdd088de2a50caaad">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000FF00  ///&lt; Interrupt 13 priority mask</span>
<a name="l00626"></a><a class="code" href="stm32__nvic_8h.html#a6189a2281187191a39f01891dd0e8a54">00626</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000FF  ///&lt; Interrupt 12 priority mask</span>
<a name="l00627"></a><a class="code" href="stm32__nvic_8h.html#a6950fd8426b90d162f4931937b60ed60">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT15_S       24</span>
<a name="l00628"></a><a class="code" href="stm32__nvic_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT14_S       16</span>
<a name="l00629"></a><a class="code" href="stm32__nvic_8h.html#ad163a9c5c190bc39399c8829f7114db1">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT13_S       8</span>
<a name="l00630"></a><a class="code" href="stm32__nvic_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT12_S       0</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00632"></a>00632 
<a name="l00636"></a>00636 <span class="comment">/*\{*/</span>
<a name="l00637"></a><a class="code" href="stm32__nvic_8h.html#a1a822572d7d360d613719f25a5f8edd3">00637</a> <span class="preprocessor">#define NVIC_PRI4_INT19_M       0xFF000000  ///&lt; Interrupt 19 priority mask</span>
<a name="l00638"></a><a class="code" href="stm32__nvic_8h.html#a996ad14f0bc7fd9453efdcc44e268749">00638</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00FF0000  ///&lt; Interrupt 18 priority mask</span>
<a name="l00639"></a><a class="code" href="stm32__nvic_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">00639</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000FF00  ///&lt; Interrupt 17 priority mask</span>
<a name="l00640"></a><a class="code" href="stm32__nvic_8h.html#ac91f9810103fc740647eac9e9c064ea5">00640</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000FF  ///&lt; Interrupt 16 priority mask</span>
<a name="l00641"></a><a class="code" href="stm32__nvic_8h.html#ab8693e825b53e319b7b3215bf10de7ec">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT19_S       24</span>
<a name="l00642"></a><a class="code" href="stm32__nvic_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">00642</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT18_S       16</span>
<a name="l00643"></a><a class="code" href="stm32__nvic_8h.html#af52d01568aad6aab128b957343828e74">00643</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT17_S       8</span>
<a name="l00644"></a><a class="code" href="stm32__nvic_8h.html#af820c9ffdb950781bcfb79dca3df2430">00644</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT16_S       0</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00646"></a>00646 
<a name="l00650"></a>00650 <span class="comment">/*\{*/</span>
<a name="l00651"></a><a class="code" href="stm32__nvic_8h.html#ad5d783e3732a43c9a861602273cee6e5">00651</a> <span class="preprocessor">#define NVIC_PRI5_INT23_M       0xFF000000  ///&lt; Interrupt 23 priority mask</span>
<a name="l00652"></a><a class="code" href="stm32__nvic_8h.html#a6f5161d63a57432c48eee0b92575b5d9">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00FF0000  ///&lt; Interrupt 22 priority mask</span>
<a name="l00653"></a><a class="code" href="stm32__nvic_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000FF00  ///&lt; Interrupt 21 priority mask</span>
<a name="l00654"></a><a class="code" href="stm32__nvic_8h.html#a83468a8ffca811993551f43a4c82af0f">00654</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000FF  ///&lt; Interrupt 20 priority mask</span>
<a name="l00655"></a><a class="code" href="stm32__nvic_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT23_S       24</span>
<a name="l00656"></a><a class="code" href="stm32__nvic_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">00656</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT22_S       16</span>
<a name="l00657"></a><a class="code" href="stm32__nvic_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT21_S       8</span>
<a name="l00658"></a><a class="code" href="stm32__nvic_8h.html#a55aa271d719398a0d42fcff2cf68ceab">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT20_S       0</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00660"></a>00660 
<a name="l00664"></a>00664 <span class="comment">/*\{*/</span>
<a name="l00665"></a><a class="code" href="stm32__nvic_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">00665</a> <span class="preprocessor">#define NVIC_PRI6_INT27_M       0xFF000000  ///&lt; Interrupt 27 priority mask</span>
<a name="l00666"></a><a class="code" href="stm32__nvic_8h.html#a5bd57e38550f71f725b1e606963e23f7">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00FF0000  ///&lt; Interrupt 26 priority mask</span>
<a name="l00667"></a><a class="code" href="stm32__nvic_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000FF00  ///&lt; Interrupt 25 priority mask</span>
<a name="l00668"></a><a class="code" href="stm32__nvic_8h.html#ae78a3fe07174d2b86bff495429797e66">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000FF  ///&lt; Interrupt 24 priority mask</span>
<a name="l00669"></a><a class="code" href="stm32__nvic_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT27_S       24</span>
<a name="l00670"></a><a class="code" href="stm32__nvic_8h.html#a9db1528737b961a94d841fc26f8bbe9e">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT26_S       16</span>
<a name="l00671"></a><a class="code" href="stm32__nvic_8h.html#a85b268747cde5af52175bd597b56ad24">00671</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT25_S       8</span>
<a name="l00672"></a><a class="code" href="stm32__nvic_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT24_S       0</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00674"></a>00674 
<a name="l00678"></a>00678 <span class="comment">/*\{*/</span>
<a name="l00679"></a><a class="code" href="stm32__nvic_8h.html#ace80ea8eb44638a7a4a71b82c758785d">00679</a> <span class="preprocessor">#define NVIC_PRI7_INT31_M       0xFF000000  ///&lt; Interrupt 31 priority mask</span>
<a name="l00680"></a><a class="code" href="stm32__nvic_8h.html#a0133a17e8ce8528fdeff34de6d94817f">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00FF0000  ///&lt; Interrupt 30 priority mask</span>
<a name="l00681"></a><a class="code" href="stm32__nvic_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">00681</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000FF00  ///&lt; Interrupt 29 priority mask</span>
<a name="l00682"></a><a class="code" href="stm32__nvic_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">00682</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000FF  ///&lt; Interrupt 28 priority mask</span>
<a name="l00683"></a><a class="code" href="stm32__nvic_8h.html#ab3072a07f9934fe505c95a10b8cf2682">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT31_S       24</span>
<a name="l00684"></a><a class="code" href="stm32__nvic_8h.html#af4f22774f2d187efd3de0ae2365be962">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT30_S       16</span>
<a name="l00685"></a><a class="code" href="stm32__nvic_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">00685</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT29_S       8</span>
<a name="l00686"></a><a class="code" href="stm32__nvic_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">00686</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT28_S       0</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00688"></a>00688 
<a name="l00692"></a>00692 <span class="comment">/*\{*/</span>
<a name="l00693"></a><a class="code" href="stm32__nvic_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">00693</a> <span class="preprocessor">#define NVIC_PRI8_INT35_M       0xFF000000  ///&lt; Interrupt 35 priority mask</span>
<a name="l00694"></a><a class="code" href="stm32__nvic_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">00694</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00FF0000  ///&lt; Interrupt 34 priority mask</span>
<a name="l00695"></a><a class="code" href="stm32__nvic_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">00695</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000FF00  ///&lt; Interrupt 33 priority mask</span>
<a name="l00696"></a><a class="code" href="stm32__nvic_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">00696</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000FF  ///&lt; Interrupt 32 priority mask</span>
<a name="l00697"></a><a class="code" href="stm32__nvic_8h.html#a1605a37283cf69e19eb673caac04924d">00697</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT35_S       24</span>
<a name="l00698"></a><a class="code" href="stm32__nvic_8h.html#a21aaa94a1e46175bf67af7fa47d78102">00698</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT34_S       16</span>
<a name="l00699"></a><a class="code" href="stm32__nvic_8h.html#a772612a2cb406c0774cbd00a5b8629d5">00699</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT33_S       8</span>
<a name="l00700"></a><a class="code" href="stm32__nvic_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">00700</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT32_S       0</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00702"></a>00702 
<a name="l00706"></a>00706 <span class="comment">/*\{*/</span>
<a name="l00707"></a><a class="code" href="stm32__nvic_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">00707</a> <span class="preprocessor">#define NVIC_PRI9_INT39_M       0xFF000000  ///&lt; Interrupt 39 priority mask</span>
<a name="l00708"></a><a class="code" href="stm32__nvic_8h.html#a89dff4ccb8cafd047be31e5f423139c5">00708</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00FF0000  ///&lt; Interrupt 38 priority mask</span>
<a name="l00709"></a><a class="code" href="stm32__nvic_8h.html#a94f64621445f8ccfdbdf4472d766d1de">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000FF00  ///&lt; Interrupt 37 priority mask</span>
<a name="l00710"></a><a class="code" href="stm32__nvic_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">00710</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000FF  ///&lt; Interrupt 36 priority mask</span>
<a name="l00711"></a><a class="code" href="stm32__nvic_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT39_S       24</span>
<a name="l00712"></a><a class="code" href="stm32__nvic_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT38_S       16</span>
<a name="l00713"></a><a class="code" href="stm32__nvic_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT37_S       8</span>
<a name="l00714"></a><a class="code" href="stm32__nvic_8h.html#ab13e4613bf1aab9547b674ff022bb938">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT36_S       0</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00716"></a>00716 
<a name="l00720"></a>00720 <span class="comment">/*\{*/</span>
<a name="l00721"></a><a class="code" href="stm32__nvic_8h.html#a70279393b256510b8c8beed7d209af64">00721</a> <span class="preprocessor">#define NVIC_PRI10_INT43_M      0xFF000000  ///&lt; Interrupt 43 priority mask</span>
<a name="l00722"></a><a class="code" href="stm32__nvic_8h.html#afe16f2a9292d83a079b1787aaab7358f">00722</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00FF0000  ///&lt; Interrupt 42 priority mask</span>
<a name="l00723"></a><a class="code" href="stm32__nvic_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">00723</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000FF00  ///&lt; Interrupt 41 priority mask</span>
<a name="l00724"></a><a class="code" href="stm32__nvic_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000FF  ///&lt; Interrupt 40 priority mask</span>
<a name="l00725"></a><a class="code" href="stm32__nvic_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">00725</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT43_S      24</span>
<a name="l00726"></a><a class="code" href="stm32__nvic_8h.html#a8a0494dd5c35c410e5d813435f0073a0">00726</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT42_S      16</span>
<a name="l00727"></a><a class="code" href="stm32__nvic_8h.html#af036b7a8023692d618ff7fc8c15ff14a">00727</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT41_S      8</span>
<a name="l00728"></a><a class="code" href="stm32__nvic_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">00728</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT40_S      0</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00730"></a>00730 
<a name="l00734"></a>00734 <span class="comment">/*\{*/</span>
<a name="l00735"></a><a class="code" href="stm32__nvic_8h.html#ae0c9771bddef6b1f591f4067b3d62829">00735</a> <span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  ///&lt; Implementer</span>
<a name="l00736"></a><a class="code" href="stm32__nvic_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">00736</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  ///&lt; Variant</span>
<a name="l00737"></a><a class="code" href="stm32__nvic_8h.html#a5e71d342b341c13ed8a1d24bd8953072">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  ///&lt; Processor part number</span>
<a name="l00738"></a><a class="code" href="stm32__nvic_8h.html#a324d9920a87f42110622f27719887214">00738</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  ///&lt; Revision</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00740"></a>00740 
<a name="l00744"></a>00744 <span class="comment">/*\{*/</span>
<a name="l00745"></a><a class="code" href="stm32__nvic_8h.html#aea4f67673295ceba8609abe489788bef">00745</a> <span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  ///&lt; Pend a NMI</span>
<a name="l00746"></a><a class="code" href="stm32__nvic_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  ///&lt; Pend a PendSV</span>
<a name="l00747"></a><a class="code" href="stm32__nvic_8h.html#a3482a7e3189d5c4d133935045c9a9150">00747</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  ///&lt; Unpend a PendSV</span>
<a name="l00748"></a><a class="code" href="stm32__nvic_8h.html#a0c3615140497bf7fd853e4d16be4abe1">00748</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  ///&lt; Set pending SysTick interrupt</span>
<a name="l00749"></a><a class="code" href="stm32__nvic_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">00749</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  ///&lt; Clear pending SysTick interrupt</span>
<a name="l00750"></a><a class="code" href="stm32__nvic_8h.html#a4cafbddb04b7e16060f80034819da1b9">00750</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  ///&lt; Debug interrupt handling</span>
<a name="l00751"></a><a class="code" href="stm32__nvic_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  ///&lt; Debug interrupt pending</span>
<a name="l00752"></a><a class="code" href="stm32__nvic_8h.html#a9331a9d03b8b4ed598d012162b0286ef">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x003FF000  ///&lt; Highest pending exception</span>
<a name="l00753"></a><a class="code" href="stm32__nvic_8h.html#a510e76288d6bc0ed64ad371b82b45090">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  ///&lt; Return to base</span>
<a name="l00754"></a><a class="code" href="stm32__nvic_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000003FF  ///&lt; Current active exception</span>
<a name="l00755"></a><a class="code" href="stm32__nvic_8h.html#a0926021d7eb8cf938ba54fdde6344ad2">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_S 12</span>
<a name="l00756"></a><a class="code" href="stm32__nvic_8h.html#ae6719482b0c5085d545ca978558fbee4">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00758"></a>00758 
<a name="l00762"></a>00762 <span class="comment">/*\{*/</span>
<a name="l00763"></a><a class="code" href="stm32__nvic_8h.html#aa78329126a57c3608f2ceef819b88971">00763</a> <span class="preprocessor">#define NVIC_VTABLE_BASE        0x20000000  ///&lt; Vector table base</span>
<a name="l00764"></a><a class="code" href="stm32__nvic_8h.html#aa19b56d6b03656c907687a7aef4e35d1">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0x1FFFFF00  ///&lt; Vector table offset</span>
<a name="l00765"></a><a class="code" href="stm32__nvic_8h.html#abfced2f5369b0f99addb86cc423ec07a">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    8</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00767"></a>00767 
<a name="l00771"></a>00771 <span class="comment">/*\{*/</span>
<a name="l00772"></a><a class="code" href="stm32__nvic_8h.html#abdb75ec984c195e6492fbfbd981a301a">00772</a> <span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  ///&lt; Vector key mask</span>
<a name="l00773"></a><a class="code" href="stm32__nvic_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  ///&lt; Vector key</span>
<a name="l00774"></a><a class="code" href="stm32__nvic_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">00774</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  ///&lt; Data endianess</span>
<a name="l00775"></a><a class="code" href="stm32__nvic_8h.html#a4970dfbcacaf8173985203c951f60288">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  ///&lt; Priority group</span>
<a name="l00776"></a><a class="code" href="stm32__nvic_8h.html#ac116f6b231fe210300c947bb9c271427">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  ///&lt; Priority group 0.8 split</span>
<a name="l00777"></a><a class="code" href="stm32__nvic_8h.html#aaa94b5815f224b94855ebca859b0de03">00777</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  ///&lt; Priority group 1.7 split</span>
<a name="l00778"></a><a class="code" href="stm32__nvic_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">00778</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  ///&lt; Priority group 2.6 split</span>
<a name="l00779"></a><a class="code" href="stm32__nvic_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  ///&lt; Priority group 3.5 split</span>
<a name="l00780"></a><a class="code" href="stm32__nvic_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">00780</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  ///&lt; Priority group 4.4 split</span>
<a name="l00781"></a><a class="code" href="stm32__nvic_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  ///&lt; Priority group 5.3 split</span>
<a name="l00782"></a><a class="code" href="stm32__nvic_8h.html#aba37a765e27b29821a86167fc75c4e22">00782</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  ///&lt; Priority group 6.2 split</span>
<a name="l00783"></a><a class="code" href="stm32__nvic_8h.html#a2622822940e2c6c4783085c6b4717213">00783</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  ///&lt; System reset request</span>
<a name="l00784"></a><a class="code" href="stm32__nvic_8h.html#a3464fffea8cddea997bdc6429d75bd34">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  ///&lt; Clear active NMI/fault info</span>
<a name="l00785"></a><a class="code" href="stm32__nvic_8h.html#ad41044daf3d4f4ea45a223754f309d2c">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  ///&lt; System reset</span>
<a name="l00786"></a><a class="code" href="stm32__nvic_8h.html#a4c20cdb00d945cf299cc9b2270375842">00786</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  ///&lt; Priority group 7.1 split</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00788"></a>00788 
<a name="l00792"></a>00792 <span class="comment">/*\{*/</span>
<a name="l00793"></a><a class="code" href="stm32__nvic_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">00793</a> <span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  ///&lt; Wakeup on pend</span>
<a name="l00794"></a><a class="code" href="stm32__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  ///&lt; Deep sleep enable</span>
<a name="l00795"></a><a class="code" href="stm32__nvic_8h.html#ac97f97481257b5dd597399fdec81f0e6">00795</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  ///&lt; Sleep on ISR exit</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00797"></a>00797 
<a name="l00801"></a>00801 <span class="comment">/*\{*/</span>
<a name="l00802"></a><a class="code" href="stm32__nvic_8h.html#a1869b258a1afeac238e17c3798abb67e">00802</a> <span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  ///&lt; Ignore bus fault in NMI/fault</span>
<a name="l00803"></a><a class="code" href="stm32__nvic_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">00803</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  ///&lt; Trap on divide by 0</span>
<a name="l00804"></a><a class="code" href="stm32__nvic_8h.html#a15eb9ed24f96ac326984af2a9edf5109">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  ///&lt; Trap on unaligned access</span>
<a name="l00805"></a><a class="code" href="stm32__nvic_8h.html#aef7aa58f8c33d3d39063da8c75cb7778">00805</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_DEEP_PEND 0x00000004  ///&lt; Allow deep interrupt trigger</span>
<a name="l00806"></a><a class="code" href="stm32__nvic_8h.html#afdc61ea8d784e01fa067f5506e7b299f">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  ///&lt; Allow main interrupt trigger</span>
<a name="l00807"></a><a class="code" href="stm32__nvic_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">00807</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  ///&lt; Thread state control</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00809"></a>00809 
<a name="l00813"></a>00813 <span class="comment">/*\{*/</span>
<a name="l00814"></a><a class="code" href="stm32__nvic_8h.html#a7c9b87be09977815235986984792e336">00814</a> <span class="preprocessor">#define NVIC_SYS_PRI1_RES_M     0xFF000000  ///&lt; Priority of reserved handler</span>
<a name="l00815"></a><a class="code" href="stm32__nvic_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">00815</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00FF0000  ///&lt; Priority of usage fault handler</span>
<a name="l00816"></a><a class="code" href="stm32__nvic_8h.html#ae3244e34df6e7bc445697890eb456a28">00816</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000FF00  ///&lt; Priority of bus fault handler</span>
<a name="l00817"></a><a class="code" href="stm32__nvic_8h.html#a331193db19210be1f15ec490e45d97fa">00817</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000FF  ///&lt; Priority of mem manage handler</span>
<a name="l00818"></a><a class="code" href="stm32__nvic_8h.html#aa62e23f37d70b4a77b2536e511943b79">00818</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   16</span>
<a name="l00819"></a><a class="code" href="stm32__nvic_8h.html#af16569882033ff712bca19d859f25631">00819</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     8</span>
<a name="l00820"></a><a class="code" href="stm32__nvic_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">00820</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     0</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00822"></a>00822 
<a name="l00826"></a>00826 <span class="comment">/*\{*/</span>
<a name="l00827"></a><a class="code" href="stm32__nvic_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">00827</a> <span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xFF000000  ///&lt; Priority of SVCall handler</span>
<a name="l00828"></a><a class="code" href="stm32__nvic_8h.html#a57a679095a95dca26d28c7cb4c0abbff">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2_RES_M     0x00FFFFFF  ///&lt; Priority of reserved handlers</span>
<a name="l00829"></a><a class="code" href="stm32__nvic_8h.html#a7453edee24350f9ab6f02fe8d3c51164">00829</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     24</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00831"></a>00831 
<a name="l00835"></a>00835 <span class="comment">/*\{*/</span>
<a name="l00836"></a><a class="code" href="stm32__nvic_8h.html#a12b94f108194f3410a4c62920740085a">00836</a> <span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xFF000000  ///&lt; Priority of Sys Tick handler</span>
<a name="l00837"></a><a class="code" href="stm32__nvic_8h.html#aa2febc5f704085c707b443817d7b5664">00837</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00FF0000  ///&lt; Priority of PendSV handler</span>
<a name="l00838"></a><a class="code" href="stm32__nvic_8h.html#afc92a697dc44fbcfcfd35db2875b3e79">00838</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_RES_M     0x0000FF00  ///&lt; Priority of reserved handler</span>
<a name="l00839"></a><a class="code" href="stm32__nvic_8h.html#a10c5abff98d73354e897484ec22cc912">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000FF  ///&lt; Priority of debug handler</span>
<a name="l00840"></a><a class="code" href="stm32__nvic_8h.html#aae97b0ece905880f0faa4cd03b7e3341">00840</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    24</span>
<a name="l00841"></a><a class="code" href="stm32__nvic_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">00841</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  16</span>
<a name="l00842"></a><a class="code" href="stm32__nvic_8h.html#afe4a352626d64fe88f3e090d9081b76b">00842</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   0</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00844"></a>00844 
<a name="l00849"></a>00849 <span class="comment">/*\{*/</span>
<a name="l00850"></a><a class="code" href="stm32__nvic_8h.html#a4404ef076d28cc5184330ff925aed0fe">00850</a> <span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  ///&lt; Usage fault enable</span>
<a name="l00851"></a><a class="code" href="stm32__nvic_8h.html#ab0a76135c843e96d0a0046fc38f4b135">00851</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  ///&lt; Bus fault enable</span>
<a name="l00852"></a><a class="code" href="stm32__nvic_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">00852</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  ///&lt; Mem manage fault enable</span>
<a name="l00853"></a><a class="code" href="stm32__nvic_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">00853</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  ///&lt; SVCall is pended</span>
<a name="l00854"></a><a class="code" href="stm32__nvic_8h.html#a70ae00083776d090625a8e50be09c36a">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  ///&lt; Bus fault is pended</span>
<a name="l00855"></a><a class="code" href="stm32__nvic_8h.html#ac118b62e5c63234039699e0e3155f265">00855</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  ///&lt; Sys tick is active</span>
<a name="l00856"></a><a class="code" href="stm32__nvic_8h.html#a596387ccbab20d308ae147d26d8093a6">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  ///&lt; PendSV is active</span>
<a name="l00857"></a><a class="code" href="stm32__nvic_8h.html#a53450265364f43bba5ee7b907fd8c549">00857</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  ///&lt; Monitor is active</span>
<a name="l00858"></a><a class="code" href="stm32__nvic_8h.html#af890384f38ec8e1ca520668aae77ec70">00858</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  ///&lt; SVCall is active</span>
<a name="l00859"></a><a class="code" href="stm32__nvic_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  ///&lt; Usage fault is active</span>
<a name="l00860"></a><a class="code" href="stm32__nvic_8h.html#a22cf67fc4b49be47cf607b193fd30b62">00860</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  ///&lt; Bus fault is active</span>
<a name="l00861"></a><a class="code" href="stm32__nvic_8h.html#a386f1b7f7334f3e41dc8092532e25e14">00861</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  ///&lt; Mem manage is active</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00863"></a>00863 
<a name="l00868"></a>00868 <span class="comment">/*\{*/</span>
<a name="l00869"></a><a class="code" href="stm32__nvic_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">00869</a> <span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  ///&lt; Divide by zero fault</span>
<a name="l00870"></a><a class="code" href="stm32__nvic_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  ///&lt; Unaligned access fault</span>
<a name="l00871"></a><a class="code" href="stm32__nvic_8h.html#abbf5766e83674f476edb443ebd7ead33">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  ///&lt; No coprocessor fault</span>
<a name="l00872"></a><a class="code" href="stm32__nvic_8h.html#a22250747c5a5766d86385ce1676c1285">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  ///&lt; Invalid PC fault</span>
<a name="l00873"></a><a class="code" href="stm32__nvic_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">00873</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  ///&lt; Invalid state fault</span>
<a name="l00874"></a><a class="code" href="stm32__nvic_8h.html#a405094e78348e4b7ec88a99b3bc19f55">00874</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  ///&lt; Undefined instruction fault</span>
<a name="l00875"></a><a class="code" href="stm32__nvic_8h.html#a1302553e475e14b3d48603c6d7292e4c">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  ///&lt; BFAR is valid</span>
<a name="l00876"></a><a class="code" href="stm32__nvic_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  ///&lt; Stack bus fault</span>
<a name="l00877"></a><a class="code" href="stm32__nvic_8h.html#afce4986b60f095e667333c2361187758">00877</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  ///&lt; Unstack bus fault</span>
<a name="l00878"></a><a class="code" href="stm32__nvic_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  ///&lt; Imprecise data bus error</span>
<a name="l00879"></a><a class="code" href="stm32__nvic_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">00879</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  ///&lt; Precise data bus error</span>
<a name="l00880"></a><a class="code" href="stm32__nvic_8h.html#ae446b1a12ea885907d4290302abb5deb">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  ///&lt; Instruction bus fault</span>
<a name="l00881"></a><a class="code" href="stm32__nvic_8h.html#a60ce559247c2c9409627ef57356f47a6">00881</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  ///&lt; MMAR is valid</span>
<a name="l00882"></a><a class="code" href="stm32__nvic_8h.html#aa844c4a34883625c80d65901739fb60e">00882</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  ///&lt; Stack access violation</span>
<a name="l00883"></a><a class="code" href="stm32__nvic_8h.html#a926440c3d39165000195fe4695009858">00883</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  ///&lt; Unstack access violation</span>
<a name="l00884"></a><a class="code" href="stm32__nvic_8h.html#aee961d01ba76845940ede97f6f898fa0">00884</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  ///&lt; Data access violation</span>
<a name="l00885"></a><a class="code" href="stm32__nvic_8h.html#a791396e2c842ac801e9f1acd257180a1">00885</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  ///&lt; Instruction access violation</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00887"></a>00887 
<a name="l00892"></a>00892 <span class="comment">/*\{*/</span>
<a name="l00893"></a><a class="code" href="stm32__nvic_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">00893</a> <span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  ///&lt; Debug event</span>
<a name="l00894"></a><a class="code" href="stm32__nvic_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  ///&lt; Cannot execute fault handler</span>
<a name="l00895"></a><a class="code" href="stm32__nvic_8h.html#ac576e2793abfb109bab98609e9491aa1">00895</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  ///&lt; Vector table read fault</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00897"></a>00897 
<a name="l00902"></a>00902 <span class="comment">/*\{*/</span>
<a name="l00903"></a><a class="code" href="stm32__nvic_8h.html#a93f826da80120f07618b34762ee8452a">00903</a> <span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  ///&lt; EDBGRQ asserted</span>
<a name="l00904"></a><a class="code" href="stm32__nvic_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">00904</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  ///&lt; Vector catch</span>
<a name="l00905"></a><a class="code" href="stm32__nvic_8h.html#a84886df51405342eece21a0478838433">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  ///&lt; DWT match</span>
<a name="l00906"></a><a class="code" href="stm32__nvic_8h.html#a10ef7f7448aece944078a34fa20100e5">00906</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  ///&lt; Breakpoint instruction</span>
<a name="l00907"></a><a class="code" href="stm32__nvic_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">00907</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  ///&lt; Halt request</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00909"></a>00909 
<a name="l00913"></a>00913 <span class="comment">/*\{*/</span>
<a name="l00914"></a><a class="code" href="stm32__nvic_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">00914</a> <span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  ///&lt; Data fault address</span>
<a name="l00915"></a><a class="code" href="stm32__nvic_8h.html#ae97e506a4c3a000404eba591e912292c">00915</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR_S          0</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00917"></a>00917 
<a name="l00922"></a>00922 <span class="comment">/*\{*/</span>
<a name="l00923"></a><a class="code" href="stm32__nvic_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">00923</a> <span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  ///&lt; Data bus fault address</span>
<a name="l00924"></a><a class="code" href="stm32__nvic_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">00924</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00926"></a>00926 
<a name="l00930"></a>00930 <span class="comment">/*\{*/</span>
<a name="l00931"></a><a class="code" href="stm32__nvic_8h.html#a3506773e833b91ca7bba7042fa0dfe5c">00931</a> <span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  ///&lt; Number of I regions</span>
<a name="l00932"></a><a class="code" href="stm32__nvic_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  ///&lt; Number of D regions</span>
<a name="l00933"></a><a class="code" href="stm32__nvic_8h.html#a215bab0fc7546677996e7eca654b0658">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  ///&lt; Separate or unified MPU</span>
<a name="l00934"></a><a class="code" href="stm32__nvic_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf">00934</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span>
<a name="l00935"></a><a class="code" href="stm32__nvic_8h.html#a68af7d0238520f4f2fe971bdc91e566b">00935</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00937"></a>00937 
<a name="l00941"></a>00941 <span class="comment">/*\{*/</span>
<a name="l00942"></a><a class="code" href="stm32__nvic_8h.html#a69c4490fe60370a7c4a906e4f35817d0">00942</a> <span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  ///&lt; MPU default region in priv mode</span>
<a name="l00943"></a><a class="code" href="stm32__nvic_8h.html#ad0422fa5861700d445353afbecb5d66c">00943</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  ///&lt; MPU enabled during faults</span>
<a name="l00944"></a><a class="code" href="stm32__nvic_8h.html#a22b49b0b74754a9bc96ac110f95b2f45">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  ///&lt; MPU enable</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00946"></a>00946 
<a name="l00951"></a>00951 <span class="comment">/*\{*/</span>
<a name="l00952"></a><a class="code" href="stm32__nvic_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d">00952</a> <span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x000000FF  ///&lt; MPU region to access</span>
<a name="l00953"></a><a class="code" href="stm32__nvic_8h.html#a9943ff28a94bb332cabb47e01a79fa7f">00953</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00955"></a>00955 
<a name="l00959"></a>00959 <span class="comment">/*\{*/</span>
<a name="l00960"></a><a class="code" href="stm32__nvic_8h.html#a4b81d3f15160fc142808d9d136e1abe2">00960</a> <span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  ///&lt; Base address mask</span>
<a name="l00961"></a><a class="code" href="stm32__nvic_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  ///&lt; Region number valid</span>
<a name="l00962"></a><a class="code" href="stm32__nvic_8h.html#a184fe684102662ed4e2260e8d888a0b4">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x0000000F  ///&lt; Region number</span>
<a name="l00963"></a><a class="code" href="stm32__nvic_8h.html#a0dcdc96094e8a171955012d1955504ac">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    8</span>
<a name="l00964"></a><a class="code" href="stm32__nvic_8h.html#a698b0ae428668888743a4ffbdc952734">00964</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00966"></a>00966 
<a name="l00970"></a>00970 <span class="comment">/*\{*/</span>
<a name="l00971"></a><a class="code" href="stm32__nvic_8h.html#afc7edf595afbcc2f9488bdb6a8b21d3f">00971</a> <span class="preprocessor">#define NVIC_MPU_ATTR_M         0xFFFF0000  ///&lt; Attributes</span>
<a name="l00972"></a><a class="code" href="stm32__nvic_8h.html#aa567062e4c653abd02f4c9c9165106ae">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_NO_NO  0x00000000  ///&lt; prv: no access, usr: no access</span>
<a name="l00973"></a><a class="code" href="stm32__nvic_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  ///&lt; Bufferable</span>
<a name="l00974"></a><a class="code" href="stm32__nvic_8h.html#a538036f9c4394e8538313e68dd00fffd">00974</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  ///&lt; Cacheable</span>
<a name="l00975"></a><a class="code" href="stm32__nvic_8h.html#a51299e27596a801bd96d2696b50caf10">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  ///&lt; Shareable</span>
<a name="l00976"></a><a class="code" href="stm32__nvic_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  ///&lt; Type extension mask</span>
<a name="l00977"></a><a class="code" href="stm32__nvic_8h.html#a500ca618f43da7a4ebc49ae86a5960a9">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_NO  0x01000000  ///&lt; prv: rw, usr: none</span>
<a name="l00978"></a><a class="code" href="stm32__nvic_8h.html#a22048451ef41ab8e1272a04e2a98310a">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_RO  0x02000000  ///&lt; prv: rw, usr: read-only</span>
<a name="l00979"></a><a class="code" href="stm32__nvic_8h.html#ad0f19f047362571e22dfc439dbda937b">00979</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_RW  0x03000000  ///&lt; prv: rw, usr: rw</span>
<a name="l00980"></a><a class="code" href="stm32__nvic_8h.html#a487c92de18ee49a528120ed0b39ec1d0">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RO_NO  0x05000000  ///&lt; prv: ro, usr: none</span>
<a name="l00981"></a><a class="code" href="stm32__nvic_8h.html#a61852b7c95e02c1c235f76ba18065936">00981</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RO_RO  0x06000000  ///&lt; prv: ro, usr: ro</span>
<a name="l00982"></a><a class="code" href="stm32__nvic_8h.html#ae4b7e5f635c8026914ba1acde3427683">00982</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  ///&lt; Access permissions mask</span>
<a name="l00983"></a><a class="code" href="stm32__nvic_8h.html#a1b95c1b96b0d17b981770cdbc0d06184">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  ///&lt; Execute disable</span>
<a name="l00984"></a><a class="code" href="stm32__nvic_8h.html#a60eb747a8cc6f2539018e0340e09ae5a">00984</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  ///&lt; Sub-region disable mask</span>
<a name="l00985"></a><a class="code" href="stm32__nvic_8h.html#a2f8d84d43a877f472ee223dd4c0d4178">00985</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_0     0x00000100  ///&lt; Sub-region 0 disable</span>
<a name="l00986"></a><a class="code" href="stm32__nvic_8h.html#a262b7253905755590d7aa8e9ef1e98f3">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_1     0x00000200  ///&lt; Sub-region 1 disable</span>
<a name="l00987"></a><a class="code" href="stm32__nvic_8h.html#a1c5fa27fe899b9d4faedacb846a503a6">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_2     0x00000400  ///&lt; Sub-region 2 disable</span>
<a name="l00988"></a><a class="code" href="stm32__nvic_8h.html#a206875860f88878ef51b00819b3fed64">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_3     0x00000800  ///&lt; Sub-region 3 disable</span>
<a name="l00989"></a><a class="code" href="stm32__nvic_8h.html#a1328a7e8263c2b3e8226b53f1a539dbe">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_4     0x00001000  ///&lt; Sub-region 4 disable</span>
<a name="l00990"></a><a class="code" href="stm32__nvic_8h.html#a9892e209e53e7b572d5661c121a3e884">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_5     0x00002000  ///&lt; Sub-region 5 disable</span>
<a name="l00991"></a><a class="code" href="stm32__nvic_8h.html#a889aac4268a5d8306a58d4beb9658f3c">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_6     0x00004000  ///&lt; Sub-region 6 disable</span>
<a name="l00992"></a><a class="code" href="stm32__nvic_8h.html#adeb6bebd5104be223ed84613b32c2cf9">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_7     0x00008000  ///&lt; Sub-region 7 disable</span>
<a name="l00993"></a><a class="code" href="stm32__nvic_8h.html#a3b344bf97566e487ec79dd8215df3c09">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  ///&lt; Region size mask</span>
<a name="l00994"></a><a class="code" href="stm32__nvic_8h.html#a04942693dd008740330ec2c0aa08e7d8">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32B  0x00000008  ///&lt; Region size 32 bytes</span>
<a name="l00995"></a><a class="code" href="stm32__nvic_8h.html#ad03701a2918de1023db22499d15562b3">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64B  0x0000000A  ///&lt; Region size 64 bytes</span>
<a name="l00996"></a><a class="code" href="stm32__nvic_8h.html#aa581821c1eddd120bb12c785e66fa8b3">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128B 0x0000000C  ///&lt; Region size 128 bytes</span>
<a name="l00997"></a><a class="code" href="stm32__nvic_8h.html#ad8e28dbeb10b60b4c9a3889a21cacff7">00997</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256B 0x0000000E  ///&lt; Region size 256 bytes</span>
<a name="l00998"></a><a class="code" href="stm32__nvic_8h.html#a833536001b2e922a1b0e55c221a47756">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512B 0x00000010  ///&lt; Region size 512 bytes</span>
<a name="l00999"></a><a class="code" href="stm32__nvic_8h.html#a430875cb3e581f3d0b0db8a0c4d4bf38">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1K   0x00000012  ///&lt; Region size 1 Kbytes</span>
<a name="l01000"></a><a class="code" href="stm32__nvic_8h.html#abe0ce92a968bae65e585a862bc5b8f35">01000</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2K   0x00000014  ///&lt; Region size 2 Kbytes</span>
<a name="l01001"></a><a class="code" href="stm32__nvic_8h.html#a02b7cf114d53eacc54ded8bbde51a807">01001</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4K   0x00000016  ///&lt; Region size 4 Kbytes</span>
<a name="l01002"></a><a class="code" href="stm32__nvic_8h.html#ae0baa679f5d7508ada09f4b21a682117">01002</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_8K   0x00000018  ///&lt; Region size 8 Kbytes</span>
<a name="l01003"></a><a class="code" href="stm32__nvic_8h.html#ad37caa08f4c54d51cb5010e7a658a648">01003</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_16K  0x0000001A  ///&lt; Region size 16 Kbytes</span>
<a name="l01004"></a><a class="code" href="stm32__nvic_8h.html#a78292fe33dac0a738caf08d406fbc442">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32K  0x0000001C  ///&lt; Region size 32 Kbytes</span>
<a name="l01005"></a><a class="code" href="stm32__nvic_8h.html#af7503d06174e34bc4d0555970037d8f2">01005</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64K  0x0000001E  ///&lt; Region size 64 Kbytes</span>
<a name="l01006"></a><a class="code" href="stm32__nvic_8h.html#af57163a1d3098bb1c34cbb0d3e05e033">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128K 0x00000020  ///&lt; Region size 128 Kbytes</span>
<a name="l01007"></a><a class="code" href="stm32__nvic_8h.html#a28ddd80c3334bd5abc7f429319895546">01007</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256K 0x00000022  ///&lt; Region size 256 Kbytes</span>
<a name="l01008"></a><a class="code" href="stm32__nvic_8h.html#a368e22233530b5cd487383e52a65b8b4">01008</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512K 0x00000024  ///&lt; Region size 512 Kbytes</span>
<a name="l01009"></a><a class="code" href="stm32__nvic_8h.html#a80dffb0db2819effa8d37e06dc5c561a">01009</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1M   0x00000026  ///&lt; Region size 1 Mbytes</span>
<a name="l01010"></a><a class="code" href="stm32__nvic_8h.html#acd97d6c4bc8762584ffbee193dff2116">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2M   0x00000028  ///&lt; Region size 2 Mbytes</span>
<a name="l01011"></a><a class="code" href="stm32__nvic_8h.html#a9f8ccd13bb66a5e07492557812c5fee8">01011</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4M   0x0000002A  ///&lt; Region size 4 Mbytes</span>
<a name="l01012"></a><a class="code" href="stm32__nvic_8h.html#a6e7401b2d132d00bed58dfe9df41964e">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_8M   0x0000002C  ///&lt; Region size 8 Mbytes</span>
<a name="l01013"></a><a class="code" href="stm32__nvic_8h.html#aa167915d86dbe11c5a08456c6ade82ad">01013</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_16M  0x0000002E  ///&lt; Region size 16 Mbytes</span>
<a name="l01014"></a><a class="code" href="stm32__nvic_8h.html#a47290c69ccc3ca9023f9f3412a605cff">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32M  0x00000030  ///&lt; Region size 32 Mbytes</span>
<a name="l01015"></a><a class="code" href="stm32__nvic_8h.html#a287d74fab5c5b6233440bb77ed5f99db">01015</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64M  0x00000032  ///&lt; Region size 64 Mbytes</span>
<a name="l01016"></a><a class="code" href="stm32__nvic_8h.html#a4eb5df7671e9b8a45f080305d2c9f836">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128M 0x00000034  ///&lt; Region size 128 Mbytes</span>
<a name="l01017"></a><a class="code" href="stm32__nvic_8h.html#a9250dc18a09d7e8df288adc619a6ce93">01017</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256M 0x00000036  ///&lt; Region size 256 Mbytes</span>
<a name="l01018"></a><a class="code" href="stm32__nvic_8h.html#a482f72a188473b10f737701dc225e540">01018</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512M 0x00000038  ///&lt; Region size 512 Mbytes</span>
<a name="l01019"></a><a class="code" href="stm32__nvic_8h.html#a0c37011d01afefeb191592778a1427ee">01019</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1G   0x0000003A  ///&lt; Region size 1 Gbytes</span>
<a name="l01020"></a><a class="code" href="stm32__nvic_8h.html#a178921a1324f199969443e527e6fefbd">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2G   0x0000003C  ///&lt; Region size 2 Gbytes</span>
<a name="l01021"></a><a class="code" href="stm32__nvic_8h.html#a759631c4805656eee20b4775cbad71e7">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4G   0x0000003E  ///&lt; Region size 4 Gbytes</span>
<a name="l01022"></a><a class="code" href="stm32__nvic_8h.html#aeda7a9221dedae07f1b41a94e5db8d76">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  ///&lt; Region enable</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l01024"></a>01024 
<a name="l01028"></a>01028 <span class="comment">/*\{*/</span>
<a name="l01029"></a><a class="code" href="stm32__nvic_8h.html#a68296dafc8d10affd3c6e588f696f86d">01029</a> <span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  ///&lt; Debug key mask</span>
<a name="l01030"></a><a class="code" href="stm32__nvic_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">01030</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  ///&lt; Debug key</span>
<a name="l01031"></a><a class="code" href="stm32__nvic_8h.html#a04815c31005662fe2819c1f6a8ba27d1">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST \</span>
<a name="l01032"></a>01032 <span class="preprocessor">                                0x02000000  ///&lt; Core has reset since last read</span>
<a name="l01033"></a><a class="code" href="stm32__nvic_8h.html#a43f6f9a141f548044d9181ea4c47314f">01033</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST \</span>
<a name="l01034"></a>01034 <span class="preprocessor">                                0x01000000  ///&lt; Core has executed insruction</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span>
<a name="l01036"></a><a class="code" href="stm32__nvic_8h.html#a2f1360c10985414a24a3e46e219fbb03">01036</a> <span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  ///&lt; Core is locked up</span>
<a name="l01037"></a><a class="code" href="stm32__nvic_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  ///&lt; Core is sleeping</span>
<a name="l01038"></a><a class="code" href="stm32__nvic_8h.html#ab819524d6bd02293be7c2bb5b959727a">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  ///&lt; Core status on halt</span>
<a name="l01039"></a><a class="code" href="stm32__nvic_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  ///&lt; Register read/write available</span>
<a name="l01040"></a><a class="code" href="stm32__nvic_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL \</span>
<a name="l01041"></a>01041 <span class="preprocessor">                                0x00000020  ///&lt; Breaks a stalled load/store</span>
<a name="l01042"></a><a class="code" href="stm32__nvic_8h.html#af0f524f902e00e2eec94eb7340d1a075">01042</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  ///&lt; Mask interrupts when stepping</span>
<a name="l01043"></a><a class="code" href="stm32__nvic_8h.html#ae2a2710a24817515263cdc4c5646cc78">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  ///&lt; Step the core</span>
<a name="l01044"></a><a class="code" href="stm32__nvic_8h.html#ae7323bdeddc13f4147467395181c61f0">01044</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  ///&lt; Halt the core</span>
<a name="l01045"></a><a class="code" href="stm32__nvic_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  ///&lt; Enable debug</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l01047"></a>01047 
<a name="l01051"></a>01051 <span class="comment">/*\{*/</span>
<a name="l01052"></a><a class="code" href="stm32__nvic_8h.html#a4363f1b140a394d4546d87362b35184a">01052</a> <span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  ///&lt; Write or not read</span>
<a name="l01053"></a><a class="code" href="stm32__nvic_8h.html#a25010782401aab47a2474c99f2ea8673">01053</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  ///&lt; Register</span>
<a name="l01054"></a><a class="code" href="stm32__nvic_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  ///&lt; Control/Fault/BasePri/PriMask</span>
<a name="l01055"></a><a class="code" href="stm32__nvic_8h.html#ac9609aae9e21381fc11b2724a45ef795">01055</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  ///&lt; Deep SP</span>
<a name="l01056"></a><a class="code" href="stm32__nvic_8h.html#ac5755dacfce4b36503224958efdcb962">01056</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  ///&lt; Process SP</span>
<a name="l01057"></a><a class="code" href="stm32__nvic_8h.html#ad727a0344f2d55b102e6b9b38da91f50">01057</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  ///&lt; Main SP</span>
<a name="l01058"></a><a class="code" href="stm32__nvic_8h.html#a168f663bfbdea55098aa87b939c58efa">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  ///&lt; xPSR/Flags register</span>
<a name="l01059"></a><a class="code" href="stm32__nvic_8h.html#a27d827589e847679e6826a0d94e0db04">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  ///&lt; Register R15</span>
<a name="l01060"></a><a class="code" href="stm32__nvic_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  ///&lt; Register R14</span>
<a name="l01061"></a><a class="code" href="stm32__nvic_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  ///&lt; Register R13</span>
<a name="l01062"></a><a class="code" href="stm32__nvic_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  ///&lt; Register R12</span>
<a name="l01063"></a><a class="code" href="stm32__nvic_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">01063</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  ///&lt; Register R11</span>
<a name="l01064"></a><a class="code" href="stm32__nvic_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  ///&lt; Register R10</span>
<a name="l01065"></a><a class="code" href="stm32__nvic_8h.html#ae9cca789967314c66aef84e7a0e70dbe">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  ///&lt; Register R9</span>
<a name="l01066"></a><a class="code" href="stm32__nvic_8h.html#a5e396ebcbd71892549bce816caf87c19">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  ///&lt; Register R8</span>
<a name="l01067"></a><a class="code" href="stm32__nvic_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  ///&lt; Register R7</span>
<a name="l01068"></a><a class="code" href="stm32__nvic_8h.html#a6ee33902166d49c898ec83bf81336163">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  ///&lt; Register R6</span>
<a name="l01069"></a><a class="code" href="stm32__nvic_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  ///&lt; Register R5</span>
<a name="l01070"></a><a class="code" href="stm32__nvic_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  ///&lt; Register R4</span>
<a name="l01071"></a><a class="code" href="stm32__nvic_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">01071</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  ///&lt; Register R3</span>
<a name="l01072"></a><a class="code" href="stm32__nvic_8h.html#af06d0ea539ab300ffa668a4fd172309e">01072</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  ///&lt; Register R2</span>
<a name="l01073"></a><a class="code" href="stm32__nvic_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">01073</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  ///&lt; Register R1</span>
<a name="l01074"></a><a class="code" href="stm32__nvic_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">01074</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  ///&lt; Register R0</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l01076"></a>01076 
<a name="l01080"></a>01080 <span class="comment">/*\{*/</span>
<a name="l01081"></a><a class="code" href="stm32__nvic_8h.html#a6e4738712ea442101639a01d747ea507">01081</a> <span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  ///&lt; Data temporary cache</span>
<a name="l01082"></a><a class="code" href="stm32__nvic_8h.html#a279868e1852f9eb9495a2f77069e8476">01082</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA_S         0</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l01084"></a>01084 
<a name="l01088"></a>01088 <span class="comment">/*\{*/</span>
<a name="l01089"></a><a class="code" href="stm32__nvic_8h.html#a0ca3971456db78338e5ec4a016fb3d7d">01089</a> <span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  ///&lt; Debug trap on hard fault</span>
<a name="l01090"></a><a class="code" href="stm32__nvic_8h.html#af8cae2b8bd8ecf494e5936a0d5282882">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  ///&lt; Debug trap on interrupt errors</span>
<a name="l01091"></a><a class="code" href="stm32__nvic_8h.html#ad356c275a10a10f48addefd3deedb467">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  ///&lt; Debug trap on bus error</span>
<a name="l01092"></a><a class="code" href="stm32__nvic_8h.html#a1f5482a1c39293c456220007e2f84548">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  ///&lt; Debug trap on usage fault state</span>
<a name="l01093"></a><a class="code" href="stm32__nvic_8h.html#a2ca97da8b4964ec35f159f0796e3a42c">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  ///&lt; Debug trap on usage fault check</span>
<a name="l01094"></a><a class="code" href="stm32__nvic_8h.html#a67a25fad3318cec5e95698759837d0a8">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  ///&lt; Debug trap on coprocessor error</span>
<a name="l01095"></a><a class="code" href="stm32__nvic_8h.html#a762f7d796550d52054f6527de2e57c01">01095</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  ///&lt; Debug trap on mem manage fault</span>
<a name="l01096"></a><a class="code" href="stm32__nvic_8h.html#a8ded69b901d927ff3dac8863a190fe21">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  ///&lt; Core reset status</span>
<a name="l01097"></a><a class="code" href="stm32__nvic_8h.html#a2a9437627040bc316ee111994c766de7">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  ///&lt; Clear pending core reset</span>
<a name="l01098"></a><a class="code" href="stm32__nvic_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  ///&lt; Core reset is pending</span>
<a name="l01099"></a><a class="code" href="stm32__nvic_8h.html#a15e3344e9fa3a95506c85220e961553a">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  ///&lt; Reset vector catch</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l01101"></a>01101 
<a name="l01105"></a>01105 <span class="comment">/*\{*/</span>
<a name="l01106"></a><a class="code" href="stm32__nvic_8h.html#a70d5b6689b24a1fa39bb2e42423f4976">01106</a> <span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000003FF  ///&lt; Interrupt to trigger</span>
<a name="l01107"></a><a class="code" href="stm32__nvic_8h.html#a5f102ef013275994a118fc7f99dd9637">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l01109"></a>01109 
<a name="l01110"></a>01110 
<a name="l01111"></a>01111 <span class="preprocessor">#endif </span><span class="comment">/* STM32_NVIC_H */</span>
</pre></div></div>
</div>


