module wideexpr_00888(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u0;
  assign y1 = (ctrl[7]?$signed((4'sb0101)|(s2)):s0);
  assign y2 = -($signed(((s7)>>>(3'sb001))^~((ctrl[4]?u7:(ctrl[6]?(5'sb10000)>=(s7):(ctrl[7]?u0:1'sb1))))));
  assign y3 = 1'sb0;
  assign y4 = ((s3)^((ctrl[0]?$signed(s0):+({3{u7}}))))>>>((ctrl[6]?s4:6'sb010000));
  assign y5 = (ctrl[2]?|((ctrl[5]?((ctrl[2]?s2:(5'sb11000)^(s7)))^~((ctrl[5]?4'sb1010:$signed(1'sb1))):$signed($signed(+(s7))))):^((ctrl[0]?{((6'sb101011)|(6'sb001101))>>({4{4'b1101}}),($signed(6'sb111100))+((2'sb01)+(1'sb0)),6'sb001010}:(1'sb0)>>>(($unsigned(u7))>>>({2{u4}})))));
  assign y6 = -((ctrl[3]?s2:$signed(s1)));
  assign y7 = ^((ctrl[5]?{({3{((ctrl[1]?3'sb010:u2))>>(5'sb11110)}})^($signed(((ctrl[7]?s1:1'sb1))==((3'b100)<<(6'sb000010)))),(($signed({1{u5}}))<<(+((s0)<<<(s7))))+(+({2{s1}})),(ctrl[5]?(ctrl[5]?((ctrl[3]?s3:s6))^~(3'sb001):s7):$signed((ctrl[1]?(s3)>>(u4):(1'sb1)^(s6)))),(ctrl[6]?(({4{5'sb00010}})<<((s6)<<(s6)))>>(s7):$unsigned($signed((5'sb00011)|(6'sb110001))))}:{s1,{(ctrl[6]?$signed({s4,6'b110001,3'sb111}):(ctrl[6]?(s2)-(5'sb00010):-(s7))),-((ctrl[3]?$unsigned(s1):{2{6'b000100}}))}}));
endmodule
