INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Desktop/PosEdgeDFF/PosEdgeDFF.srcs/sources_1/new/PosEdgeDFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PosEdgeDFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Desktop/PosEdgeDFF/PosEdgeDFF.srcs/sim_1/new/PosEdgeDFF_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PosEdgeDFF_Sim
