git clone --depth 1 --no-tags https://github.com/Anvadya/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534890984
git clone --depth 1 --no-tags https://github.com/AladinF/HDMI-Video-Interfacing-with-ZCU102-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535396206
git clone --depth 1 --no-tags https://github.com/EricJin2002/booth-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535217789
git clone --depth 1 --no-tags https://github.com/Deepak42074/SRAM_IMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535605558
git clone --depth 1 --no-tags https://github.com/CastoHu/SprintRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531907015
git clone --depth 1 --no-tags https://github.com/devchadha-jmi/Implementation-of-Quantum-Key-Distribution-protocol-BB84-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534538728
git clone --depth 1 --no-tags https://github.com/YousefSherif/APB-Master-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536814779
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_IIC_EEPROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536476916
git clone --depth 1 --no-tags https://github.com/rj45/rjvdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537863416
git clone --depth 1 --no-tags https://github.com/AustinMcDonald/Q-Pix-Sky130-Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534320960
git clone --depth 1 --no-tags https://github.com/whiteknight-WJN/CNN-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534117441
git clone --depth 1 --no-tags https://github.com/HaochengBillYang/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537221478
git clone --depth 1 --no-tags https://github.com/wang-bocheng/LTC2324.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537428793
git clone --depth 1 --no-tags https://github.com/RayCorleone/MipsOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535064860
git clone --depth 1 --no-tags https://github.com/TheSonders/MouseConversion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532417151
git clone --depth 1 --no-tags https://github.com/liu-hz18/MipsGreatAgain-Soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537056452
git clone --depth 1 --no-tags https://github.com/jamesrosssharp/1_bit_AM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537705807
git clone --depth 1 --no-tags https://github.com/MeysamBavi/arch-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532676581
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_COMS_SDRAM_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536481327
git clone --depth 1 --no-tags https://github.com/alsrbok/Programmable_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536495280
git clone --depth 1 --no-tags https://github.com/asankaSovis/eight_bit_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532989814
git clone --depth 1 --no-tags https://github.com/jnaraujo/tec498_projeto_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536324829
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec02-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531930293
git clone --depth 1 --no-tags https://github.com/benevpi/test-asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537576026
git clone --depth 1 --no-tags https://github.com/CRTejaswi/floatpt-sqrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536079885
git clone --depth 1 --no-tags https://github.com/yaojh18/cod-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536919966
git clone --depth 1 --no-tags https://github.com/sami154/Ring_Oscillator_PUF_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532312260
git clone --depth 1 --no-tags https://github.com/Wave7t/THUEE-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531894297
git clone --depth 1 --no-tags https://github.com/goEricBi/VTR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534757290
git clone --depth 1 --no-tags https://github.com/microdynamics-cpu/tree-core-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534452635
git clone --depth 1 --no-tags https://github.com/s100projects/T35seg7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535678952
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/a-Pipelined-32-bit-MIPS-processor-based-on-Harvard-Architecture.-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532522666
git clone --depth 1 --no-tags https://github.com/seanpm2001/MetroTechno_TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533934544
git clone --depth 1 --no-tags https://github.com/VLSIDA/openram_testchip2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533455416
git clone --depth 1 --no-tags https://github.com/pkumar4197/Flaoting-pt.-square-root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536282511
git clone --depth 1 --no-tags https://github.com/WN373/buaa-co-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534222525
git clone --depth 1 --no-tags https://github.com/stamcenter/Trireme_Platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532406784
git clone --depth 1 --no-tags https://github.com/revaldinho/sys6809.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531670442
git clone --depth 1 --no-tags https://github.com/Swarupadhyay/Motion-Estimation-using-Phase-Correlation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534779882
git clone --depth 1 --no-tags https://github.com/PrincetonUniversity/opensip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535655320
git clone --depth 1 --no-tags https://github.com/ChairImpSec/Low_Random_Second_Order_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532912134
git clone --depth 1 --no-tags https://github.com/Luckman21/verilog-car-dashboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531667175
git clone --depth 1 --no-tags https://github.com/ireneann713/VSDBABYSoC_ICC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534565259
git clone --depth 1 --no-tags https://github.com/FaithGriffin/CSARCH1_HDLProject3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532488371
git clone --depth 1 --no-tags https://github.com/chithambaramoorthii/RRAM_IMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535630249
git clone --depth 1 --no-tags https://github.com/prashantt001/FULL-ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537144725
git clone --depth 1 --no-tags https://github.com/eajayreddy/LMS-Adaptive-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537130790
git clone --depth 1 --no-tags https://github.com/hyoretsu/circuitos-logicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532013983
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/I2C_PROTOCOL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532488466
git clone --depth 1 --no-tags https://github.com/scxppppppp/EE533.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533185960
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_SPI_FLASH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536477850
git clone --depth 1 --no-tags https://github.com/BarsMonster/MicroAsicV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531662693
git clone --depth 1 --no-tags https://github.com/AkhilDotG/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537741895
git clone --depth 1 --no-tags https://github.com/shalan/mpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532995239
git clone --depth 1 --no-tags https://github.com/samuelmuniz/verilog_Machine_State.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537187042
git clone --depth 1 --no-tags https://github.com/kareemelsaed/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531686590
git clone --depth 1 --no-tags https://github.com/mahmoudkira/Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536227226
git clone --depth 1 --no-tags https://github.com/ieee1076/P8X32A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535250079
git clone --depth 1 --no-tags https://github.com/huangjintaoa/huangjintaoa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531892919
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/FABulous_eFPGA_wb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534656999
git clone --depth 1 --no-tags https://github.com/JamesYuuu/ucas-calab-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533708910
git clone --depth 1 --no-tags https://github.com/amrith-am/FPGA-LAB-Practicals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533788011
git clone --depth 1 --no-tags https://github.com/prashantt001/MULTIPLIER_2BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537148021
git clone --depth 1 --no-tags https://github.com/peterwu-1031/de2-115-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532292022
git clone --depth 1 --no-tags https://github.com/winsight/Introduction-to-Computer-Architecture-Exercises-UCAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533810854
git clone --depth 1 --no-tags https://github.com/Elon-J/OpenFASOC_NIST_MPW7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533497965
git clone --depth 1 --no-tags https://github.com/RayCorleone/MipsCPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535024003
git clone --depth 1 --no-tags https://github.com/filippocarastro/SigmaDelta_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537109383
git clone --depth 1 --no-tags https://github.com/IvanXiang/FPGA_COMS_DDR3_HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536484013
git clone --depth 1 --no-tags https://github.com/nella17/NYCU-DCLab-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537777468
git clone --depth 1 --no-tags https://github.com/smsraj2001/RING-AND-JOHNSONS-COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533285966
git clone --depth 1 --no-tags https://github.com/mfkiwl/8_bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532205701
git clone --depth 1 --no-tags https://github.com/RayCorleone/MusicLooper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535019951
git clone --depth 1 --no-tags https://github.com/juanma-gil/FPGA-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532630919
git clone --depth 1 --no-tags https://github.com/ronaldo26rodrigues/verilog-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536815502
git clone --depth 1 --no-tags https://github.com/OmarAlshatti/pipeline-mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537646950
git clone --depth 1 --no-tags https://github.com/YoniP31/Microcontroller-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531419764
git clone --depth 1 --no-tags https://github.com/OmarAlshatti/MulticycleProcessor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537643262
git clone --depth 1 --no-tags https://github.com/TDT4295AForEffort/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537479063
git clone --depth 1 --no-tags https://github.com/XiaogegeChen/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536476657
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/duty-cycle-and-frequency-controlled-signal-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536814005
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/32-bit-Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531602859
git clone --depth 1 --no-tags https://github.com/maehw/wokwi-verilog-gds-lowspeed-tiny-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531685253
git clone --depth 1 --no-tags https://github.com/amacgillivray/rv32_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532698451
git clone --depth 1 --no-tags https://github.com/piotro888/ppcpu_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535996319
git clone --depth 1 --no-tags https://github.com/MongooseOrion/FPGA_atoms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532146962
git clone --depth 1 --no-tags https://github.com/cyril0124/i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534915037
git clone --depth 1 --no-tags https://github.com/ThorKn/tinytapeout_pattern_player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531609314
git clone --depth 1 --no-tags https://github.com/Eng-Mahmoud2000/Mips_Processor_Single-Cycle-Design_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532532431
