|CPU
FETCH <= StateMachine:inst1.FETCH
CLK => StateMachine:inst1.CLK
CLK => top:inst10.CLK
CLK => DataRAM:inst.clock
CLK => RAMinstr:inst2.clock
CLK => LPM_COUNTER:PC.clock
ROMout[0] <= RAMinstr:inst2.q[0]
ROMout[1] <= RAMinstr:inst2.q[1]
ROMout[2] <= RAMinstr:inst2.q[2]
ROMout[3] <= RAMinstr:inst2.q[3]
ROMout[4] <= RAMinstr:inst2.q[4]
ROMout[5] <= RAMinstr:inst2.q[5]
ROMout[6] <= RAMinstr:inst2.q[6]
ROMout[7] <= RAMinstr:inst2.q[7]
ROMout[8] <= RAMinstr:inst2.q[8]
ROMout[9] <= RAMinstr:inst2.q[9]
ROMout[10] <= RAMinstr:inst2.q[10]
ROMout[11] <= RAMinstr:inst2.q[11]
ROMout[12] <= RAMinstr:inst2.q[12]
ROMout[13] <= RAMinstr:inst2.q[13]
ROMout[14] <= RAMinstr:inst2.q[14]
ROMout[15] <= RAMinstr:inst2.q[15]
INPUT[0] => top:inst10.INPUT[0]
INPUT[1] => top:inst10.INPUT[1]
INPUT[2] => top:inst10.INPUT[2]
INPUT[3] => top:inst10.INPUT[3]
INPUT[4] => top:inst10.INPUT[4]
INPUT[5] => top:inst10.INPUT[5]
INPUT[6] => top:inst10.INPUT[6]
INPUT[7] => top:inst10.INPUT[7]
INPUT[8] => top:inst10.INPUT[8]
INPUT[9] => top:inst10.INPUT[9]
INPUT[10] => top:inst10.INPUT[10]
INPUT[11] => top:inst10.INPUT[11]
INPUT[12] => top:inst10.INPUT[12]
INPUT[13] => top:inst10.INPUT[13]
INPUT[14] => top:inst10.INPUT[14]
INPUT[15] => top:inst10.INPUT[15]
EXEC1 <= StateMachine:inst1.EXEC1
EXEC2 <= StateMachine:inst1.EXEC2
EXEC3 <= StateMachine:inst1.EXEC3
cntenpc <= decoder:inst4.pc_cnt_en
CARRYOUT <= top:inst10.CROUT
OUTPUT[0] <= top:inst10.OUT[0]
OUTPUT[1] <= top:inst10.OUT[1]
OUTPUT[2] <= top:inst10.OUT[2]
OUTPUT[3] <= top:inst10.OUT[3]
OUTPUT[4] <= top:inst10.OUT[4]
OUTPUT[5] <= top:inst10.OUT[5]
OUTPUT[6] <= top:inst10.OUT[6]
OUTPUT[7] <= top:inst10.OUT[7]
OUTPUT[8] <= top:inst10.OUT[8]
OUTPUT[9] <= top:inst10.OUT[9]
OUTPUT[10] <= top:inst10.OUT[10]
OUTPUT[11] <= top:inst10.OUT[11]
OUTPUT[12] <= top:inst10.OUT[12]
OUTPUT[13] <= top:inst10.OUT[13]
OUTPUT[14] <= top:inst10.OUT[14]
OUTPUT[15] <= top:inst10.OUT[15]
r0[0] <= top:inst10.r0[0]
r0[1] <= top:inst10.r0[1]
r0[2] <= top:inst10.r0[2]
r0[3] <= top:inst10.r0[3]
r0[4] <= top:inst10.r0[4]
r0[5] <= top:inst10.r0[5]
r0[6] <= top:inst10.r0[6]
r0[7] <= top:inst10.r0[7]
r0[8] <= top:inst10.r0[8]
r0[9] <= top:inst10.r0[9]
r0[10] <= top:inst10.r0[10]
r0[11] <= top:inst10.r0[11]
r0[12] <= top:inst10.r0[12]
r0[13] <= top:inst10.r0[13]
r0[14] <= top:inst10.r0[14]
r0[15] <= top:inst10.r0[15]
r1[0] <= top:inst10.r1[0]
r1[1] <= top:inst10.r1[1]
r1[2] <= top:inst10.r1[2]
r1[3] <= top:inst10.r1[3]
r1[4] <= top:inst10.r1[4]
r1[5] <= top:inst10.r1[5]
r1[6] <= top:inst10.r1[6]
r1[7] <= top:inst10.r1[7]
r1[8] <= top:inst10.r1[8]
r1[9] <= top:inst10.r1[9]
r1[10] <= top:inst10.r1[10]
r1[11] <= top:inst10.r1[11]
r1[12] <= top:inst10.r1[12]
r1[13] <= top:inst10.r1[13]
r1[14] <= top:inst10.r1[14]
r1[15] <= top:inst10.r1[15]
r2[0] <= top:inst10.r2[0]
r2[1] <= top:inst10.r2[1]
r2[2] <= top:inst10.r2[2]
r2[3] <= top:inst10.r2[3]
r2[4] <= top:inst10.r2[4]
r2[5] <= top:inst10.r2[5]
r2[6] <= top:inst10.r2[6]
r2[7] <= top:inst10.r2[7]
r2[8] <= top:inst10.r2[8]
r2[9] <= top:inst10.r2[9]
r2[10] <= top:inst10.r2[10]
r2[11] <= top:inst10.r2[11]
r2[12] <= top:inst10.r2[12]
r2[13] <= top:inst10.r2[13]
r2[14] <= top:inst10.r2[14]
r2[15] <= top:inst10.r2[15]
r3[0] <= top:inst10.r3[0]
r3[1] <= top:inst10.r3[1]
r3[2] <= top:inst10.r3[2]
r3[3] <= top:inst10.r3[3]
r3[4] <= top:inst10.r3[4]
r3[5] <= top:inst10.r3[5]
r3[6] <= top:inst10.r3[6]
r3[7] <= top:inst10.r3[7]
r3[8] <= top:inst10.r3[8]
r3[9] <= top:inst10.r3[9]
r3[10] <= top:inst10.r3[10]
r3[11] <= top:inst10.r3[11]
r3[12] <= top:inst10.r3[12]
r3[13] <= top:inst10.r3[13]
r3[14] <= top:inst10.r3[14]
r3[15] <= top:inst10.r3[15]
RAMout[0] <= DataRAM:inst.q[0]
RAMout[1] <= DataRAM:inst.q[1]
RAMout[2] <= DataRAM:inst.q[2]
RAMout[3] <= DataRAM:inst.q[3]
RAMout[4] <= DataRAM:inst.q[4]
RAMout[5] <= DataRAM:inst.q[5]
RAMout[6] <= DataRAM:inst.q[6]
RAMout[7] <= DataRAM:inst.q[7]
RAMout[8] <= DataRAM:inst.q[8]
RAMout[9] <= DataRAM:inst.q[9]
RAMout[10] <= DataRAM:inst.q[10]
RAMout[11] <= DataRAM:inst.q[11]
RAMout[12] <= DataRAM:inst.q[12]
RAMout[13] <= DataRAM:inst.q[13]
RAMout[14] <= DataRAM:inst.q[14]
RAMout[15] <= DataRAM:inst.q[15]
ROMaddress[0] <= LPM_COUNTER:PC.q[0]
ROMaddress[1] <= LPM_COUNTER:PC.q[1]
ROMaddress[2] <= LPM_COUNTER:PC.q[2]
ROMaddress[3] <= LPM_COUNTER:PC.q[3]
ROMaddress[4] <= LPM_COUNTER:PC.q[4]
ROMaddress[5] <= LPM_COUNTER:PC.q[5]
ROMaddress[6] <= LPM_COUNTER:PC.q[6]
ROMaddress[7] <= LPM_COUNTER:PC.q[7]
ROMaddress[8] <= LPM_COUNTER:PC.q[8]
ROMaddress[9] <= LPM_COUNTER:PC.q[9]
ROMaddress[10] <= LPM_COUNTER:PC.q[10]


|CPU|StateMachine:inst1
FETCH <= out:inst3.FETCH
CLK => DFF3:inst.CLK
E => nxt:inst2.E
E2 => nxt:inst2.E2
EXEC1 <= out:inst3.EXEC1
EXEC2 <= out:inst3.EXEC2
EXEC3 <= out:inst3.EXEC3


|CPU|StateMachine:inst1|out:inst3
S[0] => EXEC1.IN1
S[0] => EXEC3.IN1
S[0] => FETCH.IN1
S[0] => EXEC2.IN1
S[1] => EXEC2.IN0
S[1] => FETCH.IN0
S[2] => FETCH.IN1
S[2] => EXEC2.IN1
FETCH <= FETCH.DB_MAX_OUTPUT_PORT_TYPE
EXEC1 <= EXEC1.DB_MAX_OUTPUT_PORT_TYPE
EXEC2 <= EXEC2.DB_MAX_OUTPUT_PORT_TYPE
EXEC3 <= EXEC3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|StateMachine:inst1|DFF3:inst
Q[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
RSTn => inst1.ACLR
RSTn => inst2.ACLR
RSTn => inst3.ACLR
CLK => inst1.CLK
CLK => inst2.CLK
CLK => inst3.CLK
D[0] => inst3.DATAIN
D[1] => inst2.DATAIN
D[2] => inst1.DATAIN


|CPU|StateMachine:inst1|nxt:inst2
S[0] => NS.IN1
S[0] => NS.IN1
S[0] => NS.IN0
S[1] => NS.IN0
S[1] => NS.IN0
S[1] => NS.IN1
S[2] => NS.IN1
S[2] => NS.IN1
S[2] => NS.IN1
E => NS.IN1
E2 => NS.IN1
NS[0] <= NS.DB_MAX_OUTPUT_PORT_TYPE
NS[1] <= NS.DB_MAX_OUTPUT_PORT_TYPE
NS[2] <= <GND>


|CPU|decoder:inst4
instr[0] => ~NO_FANOUT~
instr[1] => ~NO_FANOUT~
instr[2] => ~NO_FANOUT~
instr[3] => ~NO_FANOUT~
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => comb.IN1
instr[11] => regwork.IN1
instr[11] => stp.IN1
instr[11] => jmp.IN1
instr[12] => comb.IN1
instr[12] => comb.IN1
instr[13] => sta.IN1
instr[13] => stn.IN1
instr[13] => comb.IN1
instr[13] => comb.IN1
instr[13] => ldn.IN1
instr[13] => lda.IN1
instr[13] => jeq.IN1
instr[13] => comb.IN1
instr[14] => comb.IN0
instr[14] => comb.IN0
instr[14] => comb.IN0
instr[14] => comb.IN0
instr[15] => comb.IN1
instr[15] => comb.IN1
instr[15] => comb.IN1
instr[15] => comb.IN1
fetch => ~NO_FANOUT~
exec1 => pc_cnt_en.IN1
exec1 => pc_cnt_en.IN1
exec1 => pc_sload.IN1
exec1 => wrenreg.IN1
exec1 => wrenram.IN1
exec2 => pc_cnt_en.IN1
exec2 => wrenreg.IN1
exec2 => sel_mux_adr_ram.IN1
exec2 => sel_mux_adr_ram.IN1
exec2 => sel_mux_adr_ram.IN1
exec2 => wrenram.IN1
exec3 => pc_cnt_en.IN1
exec3 => wrenreg.IN1
exec3 => wrenreg.IN1
eq => pc_sload.IN1
eq => pc_cnt_en.IN1
extra <= extra.DB_MAX_OUTPUT_PORT_TYPE
extra2 <= extra2.DB_MAX_OUTPUT_PORT_TYPE
pc_cnt_en <= pc_cnt_en.DB_MAX_OUTPUT_PORT_TYPE
pc_sload <= pc_sload.DB_MAX_OUTPUT_PORT_TYPE
wrenreg <= wrenreg.DB_MAX_OUTPUT_PORT_TYPE
empty <= <GND>
sel_mux_adr_ram <= sel_mux_adr_ram.DB_MAX_OUTPUT_PORT_TYPE
wrenram <= wrenram.DB_MAX_OUTPUT_PORT_TYPE
sel_mux_din_reg <= comb.DB_MAX_OUTPUT_PORT_TYPE
sel_mux_lds <= comb.DB_MAX_OUTPUT_PORT_TYPE
sel_mux_din_ram <= comb.DB_MAX_OUTPUT_PORT_TYPE


|CPU|equal:inst18
in[0] => eq.IN1
in[1] => eq.IN1
in[2] => eq.IN1
in[3] => eq.IN1
in[4] => eq.IN1
in[5] => eq.IN1
in[6] => eq.IN1
in[7] => eq.IN1
in[8] => eq.IN1
in[9] => eq.IN1
in[10] => eq.IN1
in[11] => eq.IN1
in[12] => eq.IN1
in[13] => eq.IN1
in[14] => eq.IN0
in[15] => eq.IN1
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10
CROUT <= LPM_DFF:CARRY.q[0]
CLK => LPM_DFF:CARRY.clock
CLK => Registers:inst.CLK
CLK => LPM_DFF:OUTPUT.clock
exec1 => alu:inst6.exec1
WrEn => inst1.IN1
Din[0] => BUSMUX:inst2.dataa[0]
Din[1] => BUSMUX:inst2.dataa[1]
Din[2] => BUSMUX:inst2.dataa[2]
Din[3] => BUSMUX:inst2.dataa[3]
Din[4] => BUSMUX:inst2.dataa[4]
Din[5] => BUSMUX:inst2.dataa[5]
Din[6] => BUSMUX:inst2.dataa[6]
Din[7] => BUSMUX:inst2.dataa[7]
Din[8] => BUSMUX:inst2.dataa[8]
Din[9] => BUSMUX:inst2.dataa[9]
Din[10] => BUSMUX:inst2.dataa[10]
Din[11] => BUSMUX:inst2.dataa[11]
Din[12] => BUSMUX:inst2.dataa[12]
Din[13] => BUSMUX:inst2.dataa[13]
Din[14] => BUSMUX:inst2.dataa[14]
Din[15] => BUSMUX:inst2.dataa[15]
INPUT[0] => BUSMUX:inst3.datab[0]
INPUT[1] => BUSMUX:inst3.datab[1]
INPUT[2] => BUSMUX:inst3.datab[2]
INPUT[3] => BUSMUX:inst3.datab[3]
INPUT[4] => BUSMUX:inst3.datab[4]
INPUT[5] => BUSMUX:inst3.datab[5]
INPUT[6] => BUSMUX:inst3.datab[6]
INPUT[7] => BUSMUX:inst3.datab[7]
INPUT[8] => BUSMUX:inst3.datab[8]
INPUT[9] => BUSMUX:inst3.datab[9]
INPUT[10] => BUSMUX:inst3.datab[10]
INPUT[11] => BUSMUX:inst3.datab[11]
INPUT[12] => BUSMUX:inst3.datab[12]
INPUT[13] => BUSMUX:inst3.datab[13]
INPUT[14] => BUSMUX:inst3.datab[14]
INPUT[15] => BUSMUX:inst3.datab[15]
RegDSel[0] => BUSMUX:inst4.dataa[0]
RegDSel[1] => BUSMUX:inst4.dataa[1]
instr[0] => alu:inst6.instr[0]
instr[1] => alu:inst6.instr[1]
instr[2] => alu:inst6.instr[2]
instr[3] => alu:inst6.instr[3]
instr[4] => alu:inst6.instr[4]
instr[5] => alu:inst6.instr[5]
instr[6] => alu:inst6.instr[6]
instr[7] => alu:inst6.instr[7]
instr[8] => alu:inst6.instr[8]
instr[9] => alu:inst6.instr[9]
instr[10] => alu:inst6.instr[10]
instr[11] => alu:inst6.instr[11]
instr[12] => alu:inst6.instr[12]
instr[13] => alu:inst6.instr[13]
instr[14] => alu:inst6.instr[14]
instr[15] => alu:inst6.instr[15]
Dout[0] <= Registers:inst.Dout[0]
Dout[1] <= Registers:inst.Dout[1]
Dout[2] <= Registers:inst.Dout[2]
Dout[3] <= Registers:inst.Dout[3]
Dout[4] <= Registers:inst.Dout[4]
Dout[5] <= Registers:inst.Dout[5]
Dout[6] <= Registers:inst.Dout[6]
Dout[7] <= Registers:inst.Dout[7]
Dout[8] <= Registers:inst.Dout[8]
Dout[9] <= Registers:inst.Dout[9]
Dout[10] <= Registers:inst.Dout[10]
Dout[11] <= Registers:inst.Dout[11]
Dout[12] <= Registers:inst.Dout[12]
Dout[13] <= Registers:inst.Dout[13]
Dout[14] <= Registers:inst.Dout[14]
Dout[15] <= Registers:inst.Dout[15]
OUT[0] <= LPM_DFF:OUTPUT.q[0]
OUT[1] <= LPM_DFF:OUTPUT.q[1]
OUT[2] <= LPM_DFF:OUTPUT.q[2]
OUT[3] <= LPM_DFF:OUTPUT.q[3]
OUT[4] <= LPM_DFF:OUTPUT.q[4]
OUT[5] <= LPM_DFF:OUTPUT.q[5]
OUT[6] <= LPM_DFF:OUTPUT.q[6]
OUT[7] <= LPM_DFF:OUTPUT.q[7]
OUT[8] <= LPM_DFF:OUTPUT.q[8]
OUT[9] <= LPM_DFF:OUTPUT.q[9]
OUT[10] <= LPM_DFF:OUTPUT.q[10]
OUT[11] <= LPM_DFF:OUTPUT.q[11]
OUT[12] <= LPM_DFF:OUTPUT.q[12]
OUT[13] <= LPM_DFF:OUTPUT.q[13]
OUT[14] <= LPM_DFF:OUTPUT.q[14]
OUT[15] <= LPM_DFF:OUTPUT.q[15]
r0[0] <= Registers:inst.r0[0]
r0[1] <= Registers:inst.r0[1]
r0[2] <= Registers:inst.r0[2]
r0[3] <= Registers:inst.r0[3]
r0[4] <= Registers:inst.r0[4]
r0[5] <= Registers:inst.r0[5]
r0[6] <= Registers:inst.r0[6]
r0[7] <= Registers:inst.r0[7]
r0[8] <= Registers:inst.r0[8]
r0[9] <= Registers:inst.r0[9]
r0[10] <= Registers:inst.r0[10]
r0[11] <= Registers:inst.r0[11]
r0[12] <= Registers:inst.r0[12]
r0[13] <= Registers:inst.r0[13]
r0[14] <= Registers:inst.r0[14]
r0[15] <= Registers:inst.r0[15]
r1[0] <= Registers:inst.r1[0]
r1[1] <= Registers:inst.r1[1]
r1[2] <= Registers:inst.r1[2]
r1[3] <= Registers:inst.r1[3]
r1[4] <= Registers:inst.r1[4]
r1[5] <= Registers:inst.r1[5]
r1[6] <= Registers:inst.r1[6]
r1[7] <= Registers:inst.r1[7]
r1[8] <= Registers:inst.r1[8]
r1[9] <= Registers:inst.r1[9]
r1[10] <= Registers:inst.r1[10]
r1[11] <= Registers:inst.r1[11]
r1[12] <= Registers:inst.r1[12]
r1[13] <= Registers:inst.r1[13]
r1[14] <= Registers:inst.r1[14]
r1[15] <= Registers:inst.r1[15]
r2[0] <= Registers:inst.r2[0]
r2[1] <= Registers:inst.r2[1]
r2[2] <= Registers:inst.r2[2]
r2[3] <= Registers:inst.r2[3]
r2[4] <= Registers:inst.r2[4]
r2[5] <= Registers:inst.r2[5]
r2[6] <= Registers:inst.r2[6]
r2[7] <= Registers:inst.r2[7]
r2[8] <= Registers:inst.r2[8]
r2[9] <= Registers:inst.r2[9]
r2[10] <= Registers:inst.r2[10]
r2[11] <= Registers:inst.r2[11]
r2[12] <= Registers:inst.r2[12]
r2[13] <= Registers:inst.r2[13]
r2[14] <= Registers:inst.r2[14]
r2[15] <= Registers:inst.r2[15]
r3[0] <= Registers:inst.r3[0]
r3[1] <= Registers:inst.r3[1]
r3[2] <= Registers:inst.r3[2]
r3[3] <= Registers:inst.r3[3]
r3[4] <= Registers:inst.r3[4]
r3[5] <= Registers:inst.r3[5]
r3[6] <= Registers:inst.r3[6]
r3[7] <= Registers:inst.r3[7]
r3[8] <= Registers:inst.r3[8]
r3[9] <= Registers:inst.r3[9]
r3[10] <= Registers:inst.r3[10]
r3[11] <= Registers:inst.r3[11]
r3[12] <= Registers:inst.r3[12]
r3[13] <= Registers:inst.r3[13]
r3[14] <= Registers:inst.r3[14]
r3[15] <= Registers:inst.r3[15]


|CPU|top:inst10|LPM_DFF:CARRY
data[0] => _.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|alu:inst6
instr[0] => cin.OUTPUTSELECT
instr[0] => ShiftRight0.IN2
instr[1] => carryen.IN0
instr[1] => ShiftRight0.IN21
instr[2] => ShiftRight0.IN20
instr[2] => RegN[0].DATAIN
instr[3] => ShiftRight0.IN19
instr[3] => RegN[1].DATAIN
instr[4] => regM[0].DATAIN
instr[5] => regM[1].DATAIN
instr[6] => RegD[0].DATAIN
instr[7] => RegD[1].DATAIN
instr[8] => output_en.IN1
instr[8] => wenout.IN1
instr[8] => Decoder0.IN7
instr[8] => sel_mux_inp.IN1
instr[9] => Decoder0.IN6
instr[9] => sel_mux_inp.IN1
instr[9] => wenout.IN1
instr[10] => sel_mux_inp.IN1
instr[10] => wenout.IN1
instr[10] => Decoder0.IN5
instr[11] => comb.IN1
instr[11] => sel_mux_inp.IN1
instr[11] => Decoder0.IN4
instr[12] => comb.IN1
instr[12] => sel_mux_inp.IN1
instr[12] => Decoder0.IN3
instr[13] => comb.IN1
instr[13] => sel_mux_inp.IN1
instr[13] => Decoder0.IN2
instr[14] => comb.IN0
instr[14] => sel_mux_inp.IN1
instr[14] => Decoder0.IN1
instr[15] => comb.IN1
instr[15] => sel_mux_inp.IN0
instr[15] => Decoder0.IN0
inreg1[0] => Add0.IN16
inreg1[0] => Add2.IN32
inreg1[0] => Add4.IN32
inreg1[0] => Add5.IN32
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => mul0.OUTPUTSELECT
inreg1[0] => ShiftRight0.IN18
inreg1[1] => Add0.IN15
inreg1[1] => Add2.IN31
inreg1[1] => Add4.IN31
inreg1[1] => Add5.IN31
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => mul1.OUTPUTSELECT
inreg1[1] => ShiftRight0.IN17
inreg1[2] => Add0.IN14
inreg1[2] => Add2.IN30
inreg1[2] => Add4.IN30
inreg1[2] => Add5.IN30
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => mul2.OUTPUTSELECT
inreg1[2] => ShiftRight0.IN16
inreg1[3] => Add0.IN13
inreg1[3] => Add2.IN29
inreg1[3] => Add4.IN29
inreg1[3] => Add5.IN29
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => mul3.OUTPUTSELECT
inreg1[3] => ShiftRight0.IN15
inreg1[4] => Add0.IN12
inreg1[4] => Add2.IN28
inreg1[4] => Add4.IN28
inreg1[4] => Add5.IN28
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => mul4.OUTPUTSELECT
inreg1[4] => ShiftRight0.IN14
inreg1[5] => Add0.IN11
inreg1[5] => Add2.IN27
inreg1[5] => Add4.IN27
inreg1[5] => Add5.IN27
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => mul5.OUTPUTSELECT
inreg1[5] => ShiftRight0.IN13
inreg1[6] => Add0.IN10
inreg1[6] => Add2.IN26
inreg1[6] => Add4.IN26
inreg1[6] => Add5.IN26
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => mul6.OUTPUTSELECT
inreg1[6] => ShiftRight0.IN12
inreg1[7] => Add0.IN9
inreg1[7] => Add2.IN25
inreg1[7] => Add4.IN25
inreg1[7] => Add5.IN25
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => mul7.OUTPUTSELECT
inreg1[7] => ShiftRight0.IN11
inreg1[8] => Add0.IN8
inreg1[8] => Add2.IN24
inreg1[8] => Add4.IN24
inreg1[8] => Add5.IN24
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => mul8.OUTPUTSELECT
inreg1[8] => ShiftRight0.IN10
inreg1[9] => Add0.IN7
inreg1[9] => Add2.IN23
inreg1[9] => Add4.IN23
inreg1[9] => Add5.IN23
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => mul9.OUTPUTSELECT
inreg1[9] => ShiftRight0.IN9
inreg1[10] => Add0.IN6
inreg1[10] => Add2.IN22
inreg1[10] => Add4.IN22
inreg1[10] => Add5.IN22
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => mul10.OUTPUTSELECT
inreg1[10] => ShiftRight0.IN8
inreg1[11] => Add0.IN5
inreg1[11] => Add2.IN21
inreg1[11] => Add4.IN21
inreg1[11] => Add5.IN21
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => mul11.OUTPUTSELECT
inreg1[11] => ShiftRight0.IN7
inreg1[12] => Add0.IN4
inreg1[12] => Add2.IN20
inreg1[12] => Add4.IN20
inreg1[12] => Add5.IN20
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => mul12.OUTPUTSELECT
inreg1[12] => ShiftRight0.IN6
inreg1[13] => Add0.IN3
inreg1[13] => Add2.IN19
inreg1[13] => Add4.IN19
inreg1[13] => Add5.IN19
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => mul13.OUTPUTSELECT
inreg1[13] => ShiftRight0.IN5
inreg1[14] => Add0.IN2
inreg1[14] => Add2.IN18
inreg1[14] => Add4.IN18
inreg1[14] => Add5.IN18
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => mul14.OUTPUTSELECT
inreg1[14] => ShiftRight0.IN4
inreg1[15] => Add0.IN1
inreg1[15] => Add2.IN17
inreg1[15] => Add4.IN17
inreg1[15] => Add5.IN17
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => mul15.OUTPUTSELECT
inreg1[15] => ShiftRight0.IN3
inreg2[0] => Add0.IN32
inreg2[0] => mul0.DATAB
inreg2[0] => mul1.DATAB
inreg2[0] => mul2.DATAB
inreg2[0] => mul3.DATAB
inreg2[0] => mul4.DATAB
inreg2[0] => mul5.DATAB
inreg2[0] => mul6.DATAB
inreg2[0] => mul7.DATAB
inreg2[0] => mul8.DATAB
inreg2[0] => mul9.DATAB
inreg2[0] => mul10.DATAB
inreg2[0] => mul11.DATAB
inreg2[0] => mul12.DATAB
inreg2[0] => mul13.DATAB
inreg2[0] => mul14.DATAB
inreg2[0] => mul15.DATAB
inreg2[0] => Add2.IN16
inreg2[1] => Add0.IN31
inreg2[1] => mul0.DATAB
inreg2[1] => mul1.DATAB
inreg2[1] => mul2.DATAB
inreg2[1] => mul3.DATAB
inreg2[1] => mul4.DATAB
inreg2[1] => mul5.DATAB
inreg2[1] => mul6.DATAB
inreg2[1] => mul7.DATAB
inreg2[1] => mul8.DATAB
inreg2[1] => mul9.DATAB
inreg2[1] => mul10.DATAB
inreg2[1] => mul11.DATAB
inreg2[1] => mul12.DATAB
inreg2[1] => mul13.DATAB
inreg2[1] => mul14.DATAB
inreg2[1] => mul15.DATAB
inreg2[1] => Add2.IN15
inreg2[2] => Add0.IN30
inreg2[2] => mul0.DATAB
inreg2[2] => mul1.DATAB
inreg2[2] => mul2.DATAB
inreg2[2] => mul3.DATAB
inreg2[2] => mul4.DATAB
inreg2[2] => mul5.DATAB
inreg2[2] => mul6.DATAB
inreg2[2] => mul7.DATAB
inreg2[2] => mul8.DATAB
inreg2[2] => mul9.DATAB
inreg2[2] => mul10.DATAB
inreg2[2] => mul11.DATAB
inreg2[2] => mul12.DATAB
inreg2[2] => mul13.DATAB
inreg2[2] => mul14.DATAB
inreg2[2] => mul15.DATAB
inreg2[2] => Add2.IN14
inreg2[3] => Add0.IN29
inreg2[3] => mul0.DATAB
inreg2[3] => mul1.DATAB
inreg2[3] => mul2.DATAB
inreg2[3] => mul3.DATAB
inreg2[3] => mul4.DATAB
inreg2[3] => mul5.DATAB
inreg2[3] => mul6.DATAB
inreg2[3] => mul7.DATAB
inreg2[3] => mul8.DATAB
inreg2[3] => mul9.DATAB
inreg2[3] => mul10.DATAB
inreg2[3] => mul11.DATAB
inreg2[3] => mul12.DATAB
inreg2[3] => mul13.DATAB
inreg2[3] => mul14.DATAB
inreg2[3] => mul15.DATAB
inreg2[3] => Add2.IN13
inreg2[4] => Add0.IN28
inreg2[4] => mul0.DATAB
inreg2[4] => mul1.DATAB
inreg2[4] => mul2.DATAB
inreg2[4] => mul3.DATAB
inreg2[4] => mul4.DATAB
inreg2[4] => mul5.DATAB
inreg2[4] => mul6.DATAB
inreg2[4] => mul7.DATAB
inreg2[4] => mul8.DATAB
inreg2[4] => mul9.DATAB
inreg2[4] => mul10.DATAB
inreg2[4] => mul11.DATAB
inreg2[4] => mul12.DATAB
inreg2[4] => mul13.DATAB
inreg2[4] => mul14.DATAB
inreg2[4] => mul15.DATAB
inreg2[4] => Add2.IN12
inreg2[5] => Add0.IN27
inreg2[5] => mul0.DATAB
inreg2[5] => mul1.DATAB
inreg2[5] => mul2.DATAB
inreg2[5] => mul3.DATAB
inreg2[5] => mul4.DATAB
inreg2[5] => mul5.DATAB
inreg2[5] => mul6.DATAB
inreg2[5] => mul7.DATAB
inreg2[5] => mul8.DATAB
inreg2[5] => mul9.DATAB
inreg2[5] => mul10.DATAB
inreg2[5] => mul11.DATAB
inreg2[5] => mul12.DATAB
inreg2[5] => mul13.DATAB
inreg2[5] => mul14.DATAB
inreg2[5] => mul15.DATAB
inreg2[5] => Add2.IN11
inreg2[6] => Add0.IN26
inreg2[6] => mul0.DATAB
inreg2[6] => mul1.DATAB
inreg2[6] => mul2.DATAB
inreg2[6] => mul3.DATAB
inreg2[6] => mul4.DATAB
inreg2[6] => mul5.DATAB
inreg2[6] => mul6.DATAB
inreg2[6] => mul7.DATAB
inreg2[6] => mul8.DATAB
inreg2[6] => mul9.DATAB
inreg2[6] => mul10.DATAB
inreg2[6] => mul11.DATAB
inreg2[6] => mul12.DATAB
inreg2[6] => mul13.DATAB
inreg2[6] => mul14.DATAB
inreg2[6] => mul15.DATAB
inreg2[6] => Add2.IN10
inreg2[7] => Add0.IN25
inreg2[7] => mul0.DATAB
inreg2[7] => mul1.DATAB
inreg2[7] => mul2.DATAB
inreg2[7] => mul3.DATAB
inreg2[7] => mul4.DATAB
inreg2[7] => mul5.DATAB
inreg2[7] => mul6.DATAB
inreg2[7] => mul7.DATAB
inreg2[7] => mul8.DATAB
inreg2[7] => mul9.DATAB
inreg2[7] => mul10.DATAB
inreg2[7] => mul11.DATAB
inreg2[7] => mul12.DATAB
inreg2[7] => mul13.DATAB
inreg2[7] => mul14.DATAB
inreg2[7] => mul15.DATAB
inreg2[7] => Add2.IN9
inreg2[8] => Add0.IN24
inreg2[8] => mul0.DATAB
inreg2[8] => mul1.DATAB
inreg2[8] => mul2.DATAB
inreg2[8] => mul3.DATAB
inreg2[8] => mul4.DATAB
inreg2[8] => mul5.DATAB
inreg2[8] => mul6.DATAB
inreg2[8] => mul7.DATAB
inreg2[8] => mul8.DATAB
inreg2[8] => mul9.DATAB
inreg2[8] => mul10.DATAB
inreg2[8] => mul11.DATAB
inreg2[8] => mul12.DATAB
inreg2[8] => mul13.DATAB
inreg2[8] => mul14.DATAB
inreg2[8] => mul15.DATAB
inreg2[8] => Add2.IN8
inreg2[9] => Add0.IN23
inreg2[9] => mul0.DATAB
inreg2[9] => mul1.DATAB
inreg2[9] => mul2.DATAB
inreg2[9] => mul3.DATAB
inreg2[9] => mul4.DATAB
inreg2[9] => mul5.DATAB
inreg2[9] => mul6.DATAB
inreg2[9] => mul7.DATAB
inreg2[9] => mul8.DATAB
inreg2[9] => mul9.DATAB
inreg2[9] => mul10.DATAB
inreg2[9] => mul11.DATAB
inreg2[9] => mul12.DATAB
inreg2[9] => mul13.DATAB
inreg2[9] => mul14.DATAB
inreg2[9] => mul15.DATAB
inreg2[9] => Add2.IN7
inreg2[10] => Add0.IN22
inreg2[10] => mul0.DATAB
inreg2[10] => mul1.DATAB
inreg2[10] => mul2.DATAB
inreg2[10] => mul3.DATAB
inreg2[10] => mul4.DATAB
inreg2[10] => mul5.DATAB
inreg2[10] => mul6.DATAB
inreg2[10] => mul7.DATAB
inreg2[10] => mul8.DATAB
inreg2[10] => mul9.DATAB
inreg2[10] => mul10.DATAB
inreg2[10] => mul11.DATAB
inreg2[10] => mul12.DATAB
inreg2[10] => mul13.DATAB
inreg2[10] => mul14.DATAB
inreg2[10] => mul15.DATAB
inreg2[10] => Add2.IN6
inreg2[11] => Add0.IN21
inreg2[11] => mul0.DATAB
inreg2[11] => mul1.DATAB
inreg2[11] => mul2.DATAB
inreg2[11] => mul3.DATAB
inreg2[11] => mul4.DATAB
inreg2[11] => mul5.DATAB
inreg2[11] => mul6.DATAB
inreg2[11] => mul7.DATAB
inreg2[11] => mul8.DATAB
inreg2[11] => mul9.DATAB
inreg2[11] => mul10.DATAB
inreg2[11] => mul11.DATAB
inreg2[11] => mul12.DATAB
inreg2[11] => mul13.DATAB
inreg2[11] => mul14.DATAB
inreg2[11] => mul15.DATAB
inreg2[11] => Add2.IN5
inreg2[12] => Add0.IN20
inreg2[12] => mul0.DATAB
inreg2[12] => mul1.DATAB
inreg2[12] => mul2.DATAB
inreg2[12] => mul3.DATAB
inreg2[12] => mul4.DATAB
inreg2[12] => mul5.DATAB
inreg2[12] => mul6.DATAB
inreg2[12] => mul7.DATAB
inreg2[12] => mul8.DATAB
inreg2[12] => mul9.DATAB
inreg2[12] => mul10.DATAB
inreg2[12] => mul11.DATAB
inreg2[12] => mul12.DATAB
inreg2[12] => mul13.DATAB
inreg2[12] => mul14.DATAB
inreg2[12] => mul15.DATAB
inreg2[12] => Add2.IN4
inreg2[13] => Add0.IN19
inreg2[13] => mul0.DATAB
inreg2[13] => mul1.DATAB
inreg2[13] => mul2.DATAB
inreg2[13] => mul3.DATAB
inreg2[13] => mul4.DATAB
inreg2[13] => mul5.DATAB
inreg2[13] => mul6.DATAB
inreg2[13] => mul7.DATAB
inreg2[13] => mul8.DATAB
inreg2[13] => mul9.DATAB
inreg2[13] => mul10.DATAB
inreg2[13] => mul11.DATAB
inreg2[13] => mul12.DATAB
inreg2[13] => mul13.DATAB
inreg2[13] => mul14.DATAB
inreg2[13] => mul15.DATAB
inreg2[13] => Add2.IN3
inreg2[14] => Add0.IN18
inreg2[14] => mul0.DATAB
inreg2[14] => mul1.DATAB
inreg2[14] => mul2.DATAB
inreg2[14] => mul3.DATAB
inreg2[14] => mul4.DATAB
inreg2[14] => mul5.DATAB
inreg2[14] => mul6.DATAB
inreg2[14] => mul7.DATAB
inreg2[14] => mul8.DATAB
inreg2[14] => mul9.DATAB
inreg2[14] => mul10.DATAB
inreg2[14] => mul11.DATAB
inreg2[14] => mul12.DATAB
inreg2[14] => mul13.DATAB
inreg2[14] => mul14.DATAB
inreg2[14] => mul15.DATAB
inreg2[14] => Add2.IN2
inreg2[15] => Add0.IN17
inreg2[15] => mul0.DATAB
inreg2[15] => mul1.DATAB
inreg2[15] => mul2.DATAB
inreg2[15] => mul3.DATAB
inreg2[15] => mul4.DATAB
inreg2[15] => mul5.DATAB
inreg2[15] => mul6.DATAB
inreg2[15] => mul7.DATAB
inreg2[15] => mul8.DATAB
inreg2[15] => mul9.DATAB
inreg2[15] => mul10.DATAB
inreg2[15] => mul11.DATAB
inreg2[15] => mul12.DATAB
inreg2[15] => mul13.DATAB
inreg2[15] => mul14.DATAB
inreg2[15] => mul15.DATAB
inreg2[15] => Add2.IN1
carrystatus => cin.DATAB
exec1 => sel_mux_inp.IN1
exec1 => carryen.IN1
exec1 => wenout.IN1
aluout[0] <= alusum[0].DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= alusum[1].DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= alusum[2].DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= alusum[3].DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= alusum[4].DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= alusum[5].DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= alusum[6].DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= alusum[7].DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= alusum[8].DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= alusum[9].DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= alusum[10].DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= alusum[11].DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= alusum[12].DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= alusum[13].DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= alusum[14].DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= alusum[15].DB_MAX_OUTPUT_PORT_TYPE
regM[0] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
regM[1] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
sel_mux_mem_alu <= comb.DB_MAX_OUTPUT_PORT_TYPE
sel_mux_inp <= sel_mux_inp.DB_MAX_OUTPUT_PORT_TYPE
output_en <= output_en.DB_MAX_OUTPUT_PORT_TYPE
carryout <= alusum[16].DB_MAX_OUTPUT_PORT_TYPE
carryen <= carryen.DB_MAX_OUTPUT_PORT_TYPE
wenout <= wenout.DB_MAX_OUTPUT_PORT_TYPE
RegN[0] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
RegN[1] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
RegD[0] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
RegD[1] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
sel_mux_regD <= comb.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst
Dout[0] <= fourinputbusmux:inst.out[0]
Dout[1] <= fourinputbusmux:inst.out[1]
Dout[2] <= fourinputbusmux:inst.out[2]
Dout[3] <= fourinputbusmux:inst.out[3]
Dout[4] <= fourinputbusmux:inst.out[4]
Dout[5] <= fourinputbusmux:inst.out[5]
Dout[6] <= fourinputbusmux:inst.out[6]
Dout[7] <= fourinputbusmux:inst.out[7]
Dout[8] <= fourinputbusmux:inst.out[8]
Dout[9] <= fourinputbusmux:inst.out[9]
Dout[10] <= fourinputbusmux:inst.out[10]
Dout[11] <= fourinputbusmux:inst.out[11]
Dout[12] <= fourinputbusmux:inst.out[12]
Dout[13] <= fourinputbusmux:inst.out[13]
Dout[14] <= fourinputbusmux:inst.out[14]
Dout[15] <= fourinputbusmux:inst.out[15]
r0[0] <= LPM_FF:inst4.q[0]
r0[1] <= LPM_FF:inst4.q[1]
r0[2] <= LPM_FF:inst4.q[2]
r0[3] <= LPM_FF:inst4.q[3]
r0[4] <= LPM_FF:inst4.q[4]
r0[5] <= LPM_FF:inst4.q[5]
r0[6] <= LPM_FF:inst4.q[6]
r0[7] <= LPM_FF:inst4.q[7]
r0[8] <= LPM_FF:inst4.q[8]
r0[9] <= LPM_FF:inst4.q[9]
r0[10] <= LPM_FF:inst4.q[10]
r0[11] <= LPM_FF:inst4.q[11]
r0[12] <= LPM_FF:inst4.q[12]
r0[13] <= LPM_FF:inst4.q[13]
r0[14] <= LPM_FF:inst4.q[14]
r0[15] <= LPM_FF:inst4.q[15]
CLK => LPM_FF:inst4.clock
CLK => LPM_FF:inst5.clock
CLK => LPM_FF:inst6.clock
CLK => LPM_FF:inst7.clock
WrEn => writeenabledecoder:inst1.WrEn
RegDSel[0] => writeenabledecoder:inst1.sel[0]
RegDSel[0] => fourinputbusmux:inst.sel[0]
RegDSel[1] => writeenabledecoder:inst1.sel[1]
RegDSel[1] => fourinputbusmux:inst.sel[1]
Din[0] => LPM_FF:inst4.data[0]
Din[0] => LPM_FF:inst5.data[0]
Din[0] => LPM_FF:inst6.data[0]
Din[0] => LPM_FF:inst7.data[0]
Din[1] => LPM_FF:inst4.data[1]
Din[1] => LPM_FF:inst5.data[1]
Din[1] => LPM_FF:inst6.data[1]
Din[1] => LPM_FF:inst7.data[1]
Din[2] => LPM_FF:inst4.data[2]
Din[2] => LPM_FF:inst5.data[2]
Din[2] => LPM_FF:inst6.data[2]
Din[2] => LPM_FF:inst7.data[2]
Din[3] => LPM_FF:inst4.data[3]
Din[3] => LPM_FF:inst5.data[3]
Din[3] => LPM_FF:inst6.data[3]
Din[3] => LPM_FF:inst7.data[3]
Din[4] => LPM_FF:inst4.data[4]
Din[4] => LPM_FF:inst5.data[4]
Din[4] => LPM_FF:inst6.data[4]
Din[4] => LPM_FF:inst7.data[4]
Din[5] => LPM_FF:inst4.data[5]
Din[5] => LPM_FF:inst5.data[5]
Din[5] => LPM_FF:inst6.data[5]
Din[5] => LPM_FF:inst7.data[5]
Din[6] => LPM_FF:inst4.data[6]
Din[6] => LPM_FF:inst5.data[6]
Din[6] => LPM_FF:inst6.data[6]
Din[6] => LPM_FF:inst7.data[6]
Din[7] => LPM_FF:inst4.data[7]
Din[7] => LPM_FF:inst5.data[7]
Din[7] => LPM_FF:inst6.data[7]
Din[7] => LPM_FF:inst7.data[7]
Din[8] => LPM_FF:inst4.data[8]
Din[8] => LPM_FF:inst5.data[8]
Din[8] => LPM_FF:inst6.data[8]
Din[8] => LPM_FF:inst7.data[8]
Din[9] => LPM_FF:inst4.data[9]
Din[9] => LPM_FF:inst5.data[9]
Din[9] => LPM_FF:inst6.data[9]
Din[9] => LPM_FF:inst7.data[9]
Din[10] => LPM_FF:inst4.data[10]
Din[10] => LPM_FF:inst5.data[10]
Din[10] => LPM_FF:inst6.data[10]
Din[10] => LPM_FF:inst7.data[10]
Din[11] => LPM_FF:inst4.data[11]
Din[11] => LPM_FF:inst5.data[11]
Din[11] => LPM_FF:inst6.data[11]
Din[11] => LPM_FF:inst7.data[11]
Din[12] => LPM_FF:inst4.data[12]
Din[12] => LPM_FF:inst5.data[12]
Din[12] => LPM_FF:inst6.data[12]
Din[12] => LPM_FF:inst7.data[12]
Din[13] => LPM_FF:inst4.data[13]
Din[13] => LPM_FF:inst5.data[13]
Din[13] => LPM_FF:inst6.data[13]
Din[13] => LPM_FF:inst7.data[13]
Din[14] => LPM_FF:inst4.data[14]
Din[14] => LPM_FF:inst5.data[14]
Din[14] => LPM_FF:inst6.data[14]
Din[14] => LPM_FF:inst7.data[14]
Din[15] => LPM_FF:inst4.data[15]
Din[15] => LPM_FF:inst5.data[15]
Din[15] => LPM_FF:inst6.data[15]
Din[15] => LPM_FF:inst7.data[15]
r1[0] <= LPM_FF:inst5.q[0]
r1[1] <= LPM_FF:inst5.q[1]
r1[2] <= LPM_FF:inst5.q[2]
r1[3] <= LPM_FF:inst5.q[3]
r1[4] <= LPM_FF:inst5.q[4]
r1[5] <= LPM_FF:inst5.q[5]
r1[6] <= LPM_FF:inst5.q[6]
r1[7] <= LPM_FF:inst5.q[7]
r1[8] <= LPM_FF:inst5.q[8]
r1[9] <= LPM_FF:inst5.q[9]
r1[10] <= LPM_FF:inst5.q[10]
r1[11] <= LPM_FF:inst5.q[11]
r1[12] <= LPM_FF:inst5.q[12]
r1[13] <= LPM_FF:inst5.q[13]
r1[14] <= LPM_FF:inst5.q[14]
r1[15] <= LPM_FF:inst5.q[15]
r2[0] <= LPM_FF:inst6.q[0]
r2[1] <= LPM_FF:inst6.q[1]
r2[2] <= LPM_FF:inst6.q[2]
r2[3] <= LPM_FF:inst6.q[3]
r2[4] <= LPM_FF:inst6.q[4]
r2[5] <= LPM_FF:inst6.q[5]
r2[6] <= LPM_FF:inst6.q[6]
r2[7] <= LPM_FF:inst6.q[7]
r2[8] <= LPM_FF:inst6.q[8]
r2[9] <= LPM_FF:inst6.q[9]
r2[10] <= LPM_FF:inst6.q[10]
r2[11] <= LPM_FF:inst6.q[11]
r2[12] <= LPM_FF:inst6.q[12]
r2[13] <= LPM_FF:inst6.q[13]
r2[14] <= LPM_FF:inst6.q[14]
r2[15] <= LPM_FF:inst6.q[15]
r3[0] <= LPM_FF:inst7.q[0]
r3[1] <= LPM_FF:inst7.q[1]
r3[2] <= LPM_FF:inst7.q[2]
r3[3] <= LPM_FF:inst7.q[3]
r3[4] <= LPM_FF:inst7.q[4]
r3[5] <= LPM_FF:inst7.q[5]
r3[6] <= LPM_FF:inst7.q[6]
r3[7] <= LPM_FF:inst7.q[7]
r3[8] <= LPM_FF:inst7.q[8]
r3[9] <= LPM_FF:inst7.q[9]
r3[10] <= LPM_FF:inst7.q[10]
r3[11] <= LPM_FF:inst7.q[11]
r3[12] <= LPM_FF:inst7.q[12]
r3[13] <= LPM_FF:inst7.q[13]
r3[14] <= LPM_FF:inst7.q[14]
r3[15] <= LPM_FF:inst7.q[15]
Rm[0] <= fourinputbusmux:inst2.out[0]
Rm[1] <= fourinputbusmux:inst2.out[1]
Rm[2] <= fourinputbusmux:inst2.out[2]
Rm[3] <= fourinputbusmux:inst2.out[3]
Rm[4] <= fourinputbusmux:inst2.out[4]
Rm[5] <= fourinputbusmux:inst2.out[5]
Rm[6] <= fourinputbusmux:inst2.out[6]
Rm[7] <= fourinputbusmux:inst2.out[7]
Rm[8] <= fourinputbusmux:inst2.out[8]
Rm[9] <= fourinputbusmux:inst2.out[9]
Rm[10] <= fourinputbusmux:inst2.out[10]
Rm[11] <= fourinputbusmux:inst2.out[11]
Rm[12] <= fourinputbusmux:inst2.out[12]
Rm[13] <= fourinputbusmux:inst2.out[13]
Rm[14] <= fourinputbusmux:inst2.out[14]
Rm[15] <= fourinputbusmux:inst2.out[15]
RegMSel[0] => fourinputbusmux:inst2.sel[0]
RegMSel[1] => fourinputbusmux:inst2.sel[1]
Rn[0] <= fourinputbusmux:inst3.out[0]
Rn[1] <= fourinputbusmux:inst3.out[1]
Rn[2] <= fourinputbusmux:inst3.out[2]
Rn[3] <= fourinputbusmux:inst3.out[3]
Rn[4] <= fourinputbusmux:inst3.out[4]
Rn[5] <= fourinputbusmux:inst3.out[5]
Rn[6] <= fourinputbusmux:inst3.out[6]
Rn[7] <= fourinputbusmux:inst3.out[7]
Rn[8] <= fourinputbusmux:inst3.out[8]
Rn[9] <= fourinputbusmux:inst3.out[9]
Rn[10] <= fourinputbusmux:inst3.out[10]
Rn[11] <= fourinputbusmux:inst3.out[11]
Rn[12] <= fourinputbusmux:inst3.out[12]
Rn[13] <= fourinputbusmux:inst3.out[13]
Rn[14] <= fourinputbusmux:inst3.out[14]
Rn[15] <= fourinputbusmux:inst3.out[15]
RegNSel[0] => fourinputbusmux:inst3.sel[0]
RegNSel[1] => fourinputbusmux:inst3.sel[1]


|CPU|top:inst10|Registers:inst|fourinputbusmux:inst
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
c[0] => out.DATAA
c[1] => out.DATAA
c[2] => out.DATAA
c[3] => out.DATAA
c[4] => out.DATAA
c[5] => out.DATAA
c[6] => out.DATAA
c[7] => out.DATAA
c[8] => out.DATAA
c[9] => out.DATAA
c[10] => out.DATAA
c[11] => out.DATAA
c[12] => out.DATAA
c[13] => out.DATAA
c[14] => out.DATAA
c[15] => out.DATAA
d[0] => out.DATAB
d[1] => out.DATAB
d[2] => out.DATAB
d[3] => out.DATAB
d[4] => out.DATAB
d[5] => out.DATAB
d[6] => out.DATAB
d[7] => out.DATAB
d[8] => out.DATAB
d[9] => out.DATAB
d[10] => out.DATAB
d[11] => out.DATAB
d[12] => out.DATAB
d[13] => out.DATAB
d[14] => out.DATAB
d[15] => out.DATAB
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|LPM_FF:inst4
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1
WrEn => r0.DATAB
WrEn => r1.DATAB
WrEn => r2.DATAB
WrEn => r3.DATAB
sel[0] => r1.IN0
sel[0] => r3.IN0
sel[0] => r0.IN0
sel[0] => r2.IN0
sel[1] => r2.IN1
sel[1] => r3.IN1
sel[1] => r0.IN1
sel[1] => r1.IN1
r0 <= r0.DB_MAX_OUTPUT_PORT_TYPE
r1 <= r1.DB_MAX_OUTPUT_PORT_TYPE
r2 <= r2.DB_MAX_OUTPUT_PORT_TYPE
r3 <= r3.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|LPM_FF:inst5
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|LPM_FF:inst6
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|LPM_FF:inst7
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|fourinputbusmux:inst2
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
c[0] => out.DATAA
c[1] => out.DATAA
c[2] => out.DATAA
c[3] => out.DATAA
c[4] => out.DATAA
c[5] => out.DATAA
c[6] => out.DATAA
c[7] => out.DATAA
c[8] => out.DATAA
c[9] => out.DATAA
c[10] => out.DATAA
c[11] => out.DATAA
c[12] => out.DATAA
c[13] => out.DATAA
c[14] => out.DATAA
c[15] => out.DATAA
d[0] => out.DATAB
d[1] => out.DATAB
d[2] => out.DATAB
d[3] => out.DATAB
d[4] => out.DATAB
d[5] => out.DATAB
d[6] => out.DATAB
d[7] => out.DATAB
d[8] => out.DATAB
d[9] => out.DATAB
d[10] => out.DATAB
d[11] => out.DATAB
d[12] => out.DATAB
d[13] => out.DATAB
d[14] => out.DATAB
d[15] => out.DATAB
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|Registers:inst|fourinputbusmux:inst3
a[0] => out.DATAA
a[1] => out.DATAA
a[2] => out.DATAA
a[3] => out.DATAA
a[4] => out.DATAA
a[5] => out.DATAA
a[6] => out.DATAA
a[7] => out.DATAA
a[8] => out.DATAA
a[9] => out.DATAA
a[10] => out.DATAA
a[11] => out.DATAA
a[12] => out.DATAA
a[13] => out.DATAA
a[14] => out.DATAA
a[15] => out.DATAA
b[0] => out.DATAB
b[1] => out.DATAB
b[2] => out.DATAB
b[3] => out.DATAB
b[4] => out.DATAB
b[5] => out.DATAB
b[6] => out.DATAB
b[7] => out.DATAB
b[8] => out.DATAB
b[9] => out.DATAB
b[10] => out.DATAB
b[11] => out.DATAB
b[12] => out.DATAB
b[13] => out.DATAB
b[14] => out.DATAB
b[15] => out.DATAB
c[0] => out.DATAA
c[1] => out.DATAA
c[2] => out.DATAA
c[3] => out.DATAA
c[4] => out.DATAA
c[5] => out.DATAA
c[6] => out.DATAA
c[7] => out.DATAA
c[8] => out.DATAA
c[9] => out.DATAA
c[10] => out.DATAA
c[11] => out.DATAA
c[12] => out.DATAA
c[13] => out.DATAA
c[14] => out.DATAA
c[15] => out.DATAA
d[0] => out.DATAB
d[1] => out.DATAB
d[2] => out.DATAB
d[3] => out.DATAB
d[4] => out.DATAB
d[5] => out.DATAB
d[6] => out.DATAB
d[7] => out.DATAB
d[8] => out.DATAB
d[9] => out.DATAB
d[10] => out.DATAB
d[11] => out.DATAB
d[12] => out.DATAB
d[13] => out.DATAB
d[14] => out.DATAB
d[15] => out.DATAB
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|CPU|top:inst10|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|top:inst10|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|CPU|top:inst10|BUSMUX:inst3|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|top:inst10|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|top:inst10|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|CPU|top:inst10|BUSMUX:inst2|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|top:inst10|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|CPU|top:inst10|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_8rc:auto_generated.data[0]
data[0][1] => mux_8rc:auto_generated.data[1]
data[1][0] => mux_8rc:auto_generated.data[2]
data[1][1] => mux_8rc:auto_generated.data[3]
sel[0] => mux_8rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8rc:auto_generated.result[0]
result[1] <= mux_8rc:auto_generated.result[1]


|CPU|top:inst10|BUSMUX:inst4|lpm_mux:$00000|mux_8rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|top:inst10|LPM_DFF:OUTPUT
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
shiften => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sconst => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|CPU|BUSMUX:inst13|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|BUSMUX:inst16
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|BUSMUX:inst16|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|CPU|BUSMUX:inst16|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|DataRAM:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|DataRAM:inst|altsyncram:altsyncram_component
wren_a => altsyncram_tjk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tjk1:auto_generated.data_a[0]
data_a[1] => altsyncram_tjk1:auto_generated.data_a[1]
data_a[2] => altsyncram_tjk1:auto_generated.data_a[2]
data_a[3] => altsyncram_tjk1:auto_generated.data_a[3]
data_a[4] => altsyncram_tjk1:auto_generated.data_a[4]
data_a[5] => altsyncram_tjk1:auto_generated.data_a[5]
data_a[6] => altsyncram_tjk1:auto_generated.data_a[6]
data_a[7] => altsyncram_tjk1:auto_generated.data_a[7]
data_a[8] => altsyncram_tjk1:auto_generated.data_a[8]
data_a[9] => altsyncram_tjk1:auto_generated.data_a[9]
data_a[10] => altsyncram_tjk1:auto_generated.data_a[10]
data_a[11] => altsyncram_tjk1:auto_generated.data_a[11]
data_a[12] => altsyncram_tjk1:auto_generated.data_a[12]
data_a[13] => altsyncram_tjk1:auto_generated.data_a[13]
data_a[14] => altsyncram_tjk1:auto_generated.data_a[14]
data_a[15] => altsyncram_tjk1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tjk1:auto_generated.address_a[0]
address_a[1] => altsyncram_tjk1:auto_generated.address_a[1]
address_a[2] => altsyncram_tjk1:auto_generated.address_a[2]
address_a[3] => altsyncram_tjk1:auto_generated.address_a[3]
address_a[4] => altsyncram_tjk1:auto_generated.address_a[4]
address_a[5] => altsyncram_tjk1:auto_generated.address_a[5]
address_a[6] => altsyncram_tjk1:auto_generated.address_a[6]
address_a[7] => altsyncram_tjk1:auto_generated.address_a[7]
address_a[8] => altsyncram_tjk1:auto_generated.address_a[8]
address_a[9] => altsyncram_tjk1:auto_generated.address_a[9]
address_a[10] => altsyncram_tjk1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tjk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tjk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tjk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tjk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tjk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tjk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tjk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tjk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tjk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tjk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tjk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tjk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tjk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tjk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tjk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tjk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tjk1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|DataRAM:inst|altsyncram:altsyncram_component|altsyncram_tjk1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|CPU|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]


|CPU|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_osc:auto_generated.data[0]
data[0][1] => mux_osc:auto_generated.data[1]
data[0][2] => mux_osc:auto_generated.data[2]
data[0][3] => mux_osc:auto_generated.data[3]
data[0][4] => mux_osc:auto_generated.data[4]
data[0][5] => mux_osc:auto_generated.data[5]
data[0][6] => mux_osc:auto_generated.data[6]
data[0][7] => mux_osc:auto_generated.data[7]
data[0][8] => mux_osc:auto_generated.data[8]
data[0][9] => mux_osc:auto_generated.data[9]
data[0][10] => mux_osc:auto_generated.data[10]
data[1][0] => mux_osc:auto_generated.data[11]
data[1][1] => mux_osc:auto_generated.data[12]
data[1][2] => mux_osc:auto_generated.data[13]
data[1][3] => mux_osc:auto_generated.data[14]
data[1][4] => mux_osc:auto_generated.data[15]
data[1][5] => mux_osc:auto_generated.data[16]
data[1][6] => mux_osc:auto_generated.data[17]
data[1][7] => mux_osc:auto_generated.data[18]
data[1][8] => mux_osc:auto_generated.data[19]
data[1][9] => mux_osc:auto_generated.data[20]
data[1][10] => mux_osc:auto_generated.data[21]
sel[0] => mux_osc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_osc:auto_generated.result[0]
result[1] <= mux_osc:auto_generated.result[1]
result[2] <= mux_osc:auto_generated.result[2]
result[3] <= mux_osc:auto_generated.result[3]
result[4] <= mux_osc:auto_generated.result[4]
result[5] <= mux_osc:auto_generated.result[5]
result[6] <= mux_osc:auto_generated.result[6]
result[7] <= mux_osc:auto_generated.result[7]
result[8] <= mux_osc:auto_generated.result[8]
result[9] <= mux_osc:auto_generated.result[9]
result[10] <= mux_osc:auto_generated.result[10]


|CPU|BUSMUX:inst6|lpm_mux:$00000|mux_osc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[0].IN1
data[12] => result_node[1].IN1
data[13] => result_node[2].IN1
data[14] => result_node[3].IN1
data[15] => result_node[4].IN1
data[16] => result_node[5].IN1
data[17] => result_node[6].IN1
data[18] => result_node[7].IN1
data[19] => result_node[8].IN1
data[20] => result_node[9].IN1
data[21] => result_node[10].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|RAMinstr:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|RAMinstr:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_dki1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dki1:auto_generated.data_a[0]
data_a[1] => altsyncram_dki1:auto_generated.data_a[1]
data_a[2] => altsyncram_dki1:auto_generated.data_a[2]
data_a[3] => altsyncram_dki1:auto_generated.data_a[3]
data_a[4] => altsyncram_dki1:auto_generated.data_a[4]
data_a[5] => altsyncram_dki1:auto_generated.data_a[5]
data_a[6] => altsyncram_dki1:auto_generated.data_a[6]
data_a[7] => altsyncram_dki1:auto_generated.data_a[7]
data_a[8] => altsyncram_dki1:auto_generated.data_a[8]
data_a[9] => altsyncram_dki1:auto_generated.data_a[9]
data_a[10] => altsyncram_dki1:auto_generated.data_a[10]
data_a[11] => altsyncram_dki1:auto_generated.data_a[11]
data_a[12] => altsyncram_dki1:auto_generated.data_a[12]
data_a[13] => altsyncram_dki1:auto_generated.data_a[13]
data_a[14] => altsyncram_dki1:auto_generated.data_a[14]
data_a[15] => altsyncram_dki1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dki1:auto_generated.address_a[0]
address_a[1] => altsyncram_dki1:auto_generated.address_a[1]
address_a[2] => altsyncram_dki1:auto_generated.address_a[2]
address_a[3] => altsyncram_dki1:auto_generated.address_a[3]
address_a[4] => altsyncram_dki1:auto_generated.address_a[4]
address_a[5] => altsyncram_dki1:auto_generated.address_a[5]
address_a[6] => altsyncram_dki1:auto_generated.address_a[6]
address_a[7] => altsyncram_dki1:auto_generated.address_a[7]
address_a[8] => altsyncram_dki1:auto_generated.address_a[8]
address_a[9] => altsyncram_dki1:auto_generated.address_a[9]
address_a[10] => altsyncram_dki1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dki1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dki1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dki1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|RAMinstr:inst2|altsyncram:altsyncram_component|altsyncram_dki1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|CPU|LPM_COUNTER:PC
clock => cntr_sej:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_sej:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_sej:auto_generated.sload
data[0] => cntr_sej:auto_generated.data[0]
data[1] => cntr_sej:auto_generated.data[1]
data[2] => cntr_sej:auto_generated.data[2]
data[3] => cntr_sej:auto_generated.data[3]
data[4] => cntr_sej:auto_generated.data[4]
data[5] => cntr_sej:auto_generated.data[5]
data[6] => cntr_sej:auto_generated.data[6]
data[7] => cntr_sej:auto_generated.data[7]
data[8] => cntr_sej:auto_generated.data[8]
data[9] => cntr_sej:auto_generated.data[9]
data[10] => cntr_sej:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_sej:auto_generated.q[0]
q[1] <= cntr_sej:auto_generated.q[1]
q[2] <= cntr_sej:auto_generated.q[2]
q[3] <= cntr_sej:auto_generated.q[3]
q[4] <= cntr_sej:auto_generated.q[4]
q[5] <= cntr_sej:auto_generated.q[5]
q[6] <= cntr_sej:auto_generated.q[6]
q[7] <= cntr_sej:auto_generated.q[7]
q[8] <= cntr_sej:auto_generated.q[8]
q[9] <= cntr_sej:auto_generated.q[9]
q[10] <= cntr_sej:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU|LPM_COUNTER:PC|cntr_sej:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[10].IN1


|CPU|sxtn2lvn:inst8
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => ~NO_FANOUT~
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE


|CPU|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|CPU|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|CPU|BUSMUX:inst7|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|CPU|plsone:inst19
in[0] => Add0.IN32
in[1] => Add0.IN31
in[2] => Add0.IN30
in[3] => Add0.IN29
in[4] => Add0.IN28
in[5] => Add0.IN27
in[6] => Add0.IN26
in[7] => Add0.IN25
in[8] => Add0.IN24
in[9] => Add0.IN23
in[10] => Add0.IN22
in[11] => Add0.IN21
in[12] => Add0.IN20
in[13] => Add0.IN19
in[14] => Add0.IN18
in[15] => Add0.IN17
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|lvn2sxtn:inst17
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= <GND>
out[12] <= <GND>
out[13] <= <GND>
out[14] <= <GND>
out[15] <= <GND>


|CPU|LPM_ADD_SUB:inst9
dataa[0] => add_sub_1bc:auto_generated.dataa[0]
dataa[1] => add_sub_1bc:auto_generated.dataa[1]
dataa[2] => add_sub_1bc:auto_generated.dataa[2]
dataa[3] => add_sub_1bc:auto_generated.dataa[3]
dataa[4] => add_sub_1bc:auto_generated.dataa[4]
dataa[5] => add_sub_1bc:auto_generated.dataa[5]
dataa[6] => add_sub_1bc:auto_generated.dataa[6]
dataa[7] => add_sub_1bc:auto_generated.dataa[7]
dataa[8] => add_sub_1bc:auto_generated.dataa[8]
dataa[9] => add_sub_1bc:auto_generated.dataa[9]
dataa[10] => add_sub_1bc:auto_generated.dataa[10]
dataa[11] => add_sub_1bc:auto_generated.dataa[11]
dataa[12] => add_sub_1bc:auto_generated.dataa[12]
dataa[13] => add_sub_1bc:auto_generated.dataa[13]
dataa[14] => add_sub_1bc:auto_generated.dataa[14]
dataa[15] => add_sub_1bc:auto_generated.dataa[15]
datab[0] => add_sub_1bc:auto_generated.datab[0]
datab[1] => add_sub_1bc:auto_generated.datab[1]
datab[2] => add_sub_1bc:auto_generated.datab[2]
datab[3] => add_sub_1bc:auto_generated.datab[3]
datab[4] => add_sub_1bc:auto_generated.datab[4]
datab[5] => add_sub_1bc:auto_generated.datab[5]
datab[6] => add_sub_1bc:auto_generated.datab[6]
datab[7] => add_sub_1bc:auto_generated.datab[7]
datab[8] => add_sub_1bc:auto_generated.datab[8]
datab[9] => add_sub_1bc:auto_generated.datab[9]
datab[10] => add_sub_1bc:auto_generated.datab[10]
datab[11] => add_sub_1bc:auto_generated.datab[11]
datab[12] => add_sub_1bc:auto_generated.datab[12]
datab[13] => add_sub_1bc:auto_generated.datab[13]
datab[14] => add_sub_1bc:auto_generated.datab[14]
datab[15] => add_sub_1bc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_1bc:auto_generated.result[0]
result[1] <= add_sub_1bc:auto_generated.result[1]
result[2] <= add_sub_1bc:auto_generated.result[2]
result[3] <= add_sub_1bc:auto_generated.result[3]
result[4] <= add_sub_1bc:auto_generated.result[4]
result[5] <= add_sub_1bc:auto_generated.result[5]
result[6] <= add_sub_1bc:auto_generated.result[6]
result[7] <= add_sub_1bc:auto_generated.result[7]
result[8] <= add_sub_1bc:auto_generated.result[8]
result[9] <= add_sub_1bc:auto_generated.result[9]
result[10] <= add_sub_1bc:auto_generated.result[10]
result[11] <= add_sub_1bc:auto_generated.result[11]
result[12] <= add_sub_1bc:auto_generated.result[12]
result[13] <= add_sub_1bc:auto_generated.result[13]
result[14] <= add_sub_1bc:auto_generated.result[14]
result[15] <= add_sub_1bc:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|CPU|LPM_ADD_SUB:inst9|add_sub_1bc:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


