#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed May 11 11:11:04 2016
# Process ID: 19112
# Log file: E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/vivado.log
# Journal file: E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2015.2/scripts/init.tcl'
start_gui
open_project E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v', nor could it be found using path 'D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new/component.xml', nor could it be found using path 'D:/TEST/KERI/KERI_RTL/VCMC/vcmc_sim/tx_axis_mux/project_1/project_1.srcs/sources_1/new/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 727.121 ; gain = 85.191
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/tx_axis_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v
file delete -force E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new/tx_axis_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new/component.xml
file delete -force E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new/component.xml
update_compile_order -fileset sources_1
add_files -norecurse E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/axis_s2_m1_sw.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/tx_axis_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/axis_s2_m1_sw.v" into library work [E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/axis_s2_m1_sw.v:1]
[Wed May 11 11:30:53 2016] Launched synth_1...
Run output will be captured here: E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.runs/synth_1/runme.log
ipx::package_project -root_dir E:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2418] Expression "((DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2418] Expression "((DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "m_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s0_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s1_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aresetn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aclk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aresetn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aclk" of definition type "xilinx.com:signal:clock:1.0".
set_property supported_families {zynq Production artix7 Production kintex7 Production} [ipx::current_core]
ipx::associate_bus_interfaces -busif s1_axis -clock aclk [ipx::current_core]
set_property driver_value 0 [ipx::get_ports axis_tdest_sel -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports m_axis_tready -of_objects [ipx::current_core]]
set_property driver_value 15 [ipx::get_ports s0_axis_tkeep -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s0_axis_tdata -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s0_axis_tlast -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s0_axis_tuser -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s0_axis_tvalid -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s1_axis_tdata -of_objects [ipx::current_core]]
set_property driver_value 15 [ipx::get_ports s1_axis_tkeep -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s1_axis_tlast -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s1_axis_tuser -of_objects [ipx::current_core]]
set_property driver_value 0 [ipx::get_ports s1_axis_tvalid -of_objects [ipx::current_core]]
set_property tooltip {AXI Stream Data Width: 8, 16, 24, 32-bit} [ipgui::get_guiparamspec -name "DATA_WIDTH" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "DATA_WIDTH" -component [ipx::current_core] ]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'e:/LGE/RTL/K7_in_3840x1280_out_8x3840x160_160511/ip_repo/axis_s2_m1_sw/project_1/project_1.srcs/sources_1/new'. The path is contained within another repository.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 12:12:08 2016...
