// Seed: 923307351
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    input wire id_4
);
  parameter id_6 = -1;
  assign id_0 = 1 ? id_3 : 1;
  assign module_1.id_2 = 0;
  always_latch @(id_4 or posedge -1) begin : LABEL_0
    cover (-1);
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4,
    input tri id_5,
    output supply0 id_6,
    output tri id_7,
    input tri id_8,
    input wand id_9,
    output uwire id_10,
    input wor id_11,
    input supply0 id_12,
    output wor id_13,
    output wand id_14,
    input wor id_15,
    input supply0 id_16,
    input supply0 id_17,
    input tri1 id_18,
    input tri1 id_19
);
  wire [1 : -1] id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_19
  );
endmodule
