# IC_Contest_2019 preliminary 
/src : Verilog design  
/sim : Simulation results(include RTL simulation and Gate-level simulation)  
/syn: Synthesis(timing report and area report)  
