verilog work "cordic_v4_0.v"
vhdl work "sin_generator.vhd"
