Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jan 17 21:40:43 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/ImgSharpeningFilter_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|       Instance       |                     Module                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------+------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper         |                                          (top) |        104 |        104 |       0 |    0 | 131 |      0 |      0 |          0 |
|   bd_0_i             |                                           bd_0 |        104 |        104 |       0 |    0 | 131 |      0 |      0 |          0 |
|     hls_inst         |                                bd_0_hls_inst_0 |        104 |        104 |       0 |    0 | 131 |      0 |      0 |          0 |
|       inst           |            bd_0_hls_inst_0_ImgSharpeningFilter |        104 |        104 |       0 |    0 | 131 |      0 |      0 |          0 |
|         (inst)       |            bd_0_hls_inst_0_ImgSharpeningFilter |         30 |         30 |       0 |    0 |  67 |      0 |      0 |          0 |
|         CTRL_s_axi_U | bd_0_hls_inst_0_ImgSharpeningFilter_CTRL_s_axi |         74 |         74 |       0 |    0 |  64 |      0 |      0 |          0 |
+----------------------+------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


