<stg><name>dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13></name>


<trans_list>

<trans id="333" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:0 %data_29_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_29_val

]]></Node>
<StgValue><ssdm name="data_29_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:1 %data_27_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_27_val

]]></Node>
<StgValue><ssdm name="data_27_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %data_24_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %data_22_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_22_val

]]></Node>
<StgValue><ssdm name="data_22_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %data_21_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:5 %data_12_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %data_10_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %data_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:8 %data_3_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="8">
<![CDATA[
entry:31 %zext_ln73_7 = zext i8 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:32 %mult_5 = mul i13 %zext_ln73_7, i13 26

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="7">
<![CDATA[
entry:144 %zext_ln73_31 = zext i7 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:150 %mult_36 = mul i15 %zext_ln73_31, i15 32692

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:10 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 68, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
entry:11 %zext_ln73 = zext i9 %data_3_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:12 %p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_3_val_read, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:13 %tmp_48 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_3_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="10">
<![CDATA[
entry:14 %zext_ln73_1 = zext i10 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:15 %mult = sub i12 %p_shl1, i12 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="12">
<![CDATA[
entry:16 %zext_ln17 = zext i12 %mult

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="10">
<![CDATA[
entry:17 %zext_ln73_2 = zext i10 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:18 %mult_1 = sub i11 0, i11 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="11">
<![CDATA[
entry:19 %sext_ln17 = sext i11 %mult_1

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:20 %mult_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_3_val_read, i4 0

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="13">
<![CDATA[
entry:21 %zext_ln17_1 = zext i13 %mult_2

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:22 %tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_3_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="14">
<![CDATA[
entry:23 %zext_ln73_3 = zext i14 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:24 %tmp_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_3_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="11">
<![CDATA[
entry:25 %zext_ln73_4 = zext i11 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:26 %mult_3 = sub i15 %zext_ln73_4, i15 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:27 %mult_4 = add i15 %zext_ln73_3, i15 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="15">
<![CDATA[
entry:28 %zext_ln17_2 = zext i15 %mult_4

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8">
<![CDATA[
entry:29 %zext_ln73_5 = zext i8 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="8">
<![CDATA[
entry:30 %zext_ln73_6 = zext i8 %data_6_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="13">
<![CDATA[
entry:33 %zext_ln17_3 = zext i13 %mult_5

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:34 %tmp_51 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_6_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="12">
<![CDATA[
entry:35 %zext_ln73_8 = zext i12 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:36 %mult_6 = sub i13 0, i13 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="13">
<![CDATA[
entry:37 %sext_ln17_1 = sext i13 %mult_6

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:38 %mult_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_6_val_read, i2 0

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="10">
<![CDATA[
entry:39 %zext_ln17_4 = zext i10 %mult_7

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:40 %tmp_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_6_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="11">
<![CDATA[
entry:41 %zext_ln73_9 = zext i11 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:42 %tmp_53 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %data_6_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="9">
<![CDATA[
entry:43 %zext_ln73_10 = zext i9 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:44 %mult_8 = add i12 %zext_ln73_9, i12 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="12">
<![CDATA[
entry:45 %zext_ln17_5 = zext i12 %mult_8

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:46 %mult_9 = sub i12 0, i12 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="12">
<![CDATA[
entry:47 %sext_ln17_2 = sext i12 %mult_9

]]></Node>
<StgValue><ssdm name="sext_ln17_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
entry:48 %p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_10_val_read, i6 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:49 %mult_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_10_val_read, i4 0

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="13">
<![CDATA[
entry:50 %zext_ln73_11 = zext i13 %mult_15

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:51 %mult_10 = sub i15 %p_shl2, i15 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="15">
<![CDATA[
entry:52 %zext_ln17_6 = zext i15 %mult_10

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:53 %tmp_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_10_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="14">
<![CDATA[
entry:54 %zext_ln73_12 = zext i14 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:55 %mult_11 = sub i15 0, i15 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="15">
<![CDATA[
entry:56 %sext_ln17_3 = sext i15 %mult_11

]]></Node>
<StgValue><ssdm name="sext_ln17_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:57 %tmp_56 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_10_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="12">
<![CDATA[
entry:58 %zext_ln73_13 = zext i12 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:59 %tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_10_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="10">
<![CDATA[
entry:60 %zext_ln73_15 = zext i10 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln73_15"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:61 %mult_12 = sub i13 %zext_ln73_15, i13 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="13">
<![CDATA[
entry:62 %sext_ln17_4 = sext i13 %mult_12

]]></Node>
<StgValue><ssdm name="sext_ln17_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="13">
<![CDATA[
entry:63 %zext_ln73_16 = zext i13 %mult_15

]]></Node>
<StgValue><ssdm name="zext_ln73_16"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:64 %mult_13 = sub i14 0, i14 %zext_ln73_16

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
entry:65 %sext_ln17_5 = sext i14 %mult_13

]]></Node>
<StgValue><ssdm name="sext_ln17_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
entry:66 %zext_ln73_17 = zext i15 %p_shl2

]]></Node>
<StgValue><ssdm name="zext_ln73_17"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:67 %mult_14 = sub i16 0, i16 %zext_ln73_17

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="16">
<![CDATA[
entry:68 %sext_ln17_6 = sext i16 %mult_14

]]></Node>
<StgValue><ssdm name="sext_ln17_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="7">
<![CDATA[
entry:69 %zext_ln73_14 = zext i7 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_14"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:70 %p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %data_12_val_read, i5 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:71 %tmp_58 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_12_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="9">
<![CDATA[
entry:72 %zext_ln73_18 = zext i9 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln73_18"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:73 %mult_16 = sub i12 %p_shl3, i12 %zext_ln73_18

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="12">
<![CDATA[
entry:74 %zext_ln17_7 = zext i12 %mult_16

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="12">
<![CDATA[
entry:75 %zext_ln73_20 = zext i12 %p_shl3

]]></Node>
<StgValue><ssdm name="zext_ln73_20"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:76 %sub_ln73 = sub i14 0, i14 %zext_ln73_20

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:77 %tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_12_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="10">
<![CDATA[
entry:78 %zext_ln73_21 = zext i10 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln73_21"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:79 %mult_17 = sub i14 %sub_ln73, i14 %zext_ln73_21

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="12">
<![CDATA[
entry:80 %zext_ln73_22 = zext i12 %p_shl3

]]></Node>
<StgValue><ssdm name="zext_ln73_22"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="9">
<![CDATA[
entry:81 %zext_ln73_23 = zext i9 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln73_23"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:82 %mult_18 = add i13 %zext_ln73_22, i13 %zext_ln73_23

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="10">
<![CDATA[
entry:83 %zext_ln73_24 = zext i10 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln73_24"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:84 %mult_19 = sub i11 0, i11 %zext_ln73_24

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="11">
<![CDATA[
entry:85 %sext_ln17_7 = sext i11 %mult_19

]]></Node>
<StgValue><ssdm name="sext_ln17_7"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
entry:86 %tmp_60 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_12_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="11">
<![CDATA[
entry:87 %zext_ln73_25 = zext i11 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln73_25"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:88 %sub_ln73_3 = sub i13 0, i13 %zext_ln73_25

]]></Node>
<StgValue><ssdm name="sub_ln73_3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:89 %mult_20 = sub i13 %sub_ln73_3, i13 %zext_ln73_23

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
entry:90 %zext_ln73_19 = zext i8 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_19"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:91 %tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_21_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="11">
<![CDATA[
entry:92 %zext_ln73_26 = zext i11 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln73_26"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:93 %mult_21 = sub i12 0, i12 %zext_ln73_26

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="12">
<![CDATA[
entry:94 %sext_ln17_8 = sext i12 %mult_21

]]></Node>
<StgValue><ssdm name="sext_ln17_8"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:95 %mult_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_21_val_read, i4 0

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="12">
<![CDATA[
entry:96 %zext_ln17_8 = zext i12 %mult_22

]]></Node>
<StgValue><ssdm name="zext_ln17_8"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:97 %tmp_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %data_21_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="9">
<![CDATA[
entry:98 %zext_ln73_28 = zext i9 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln73_28"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:99 %mult_23 = add i12 %zext_ln73_26, i12 %zext_ln73_28

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="12">
<![CDATA[
entry:100 %zext_ln17_9 = zext i12 %mult_23

]]></Node>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:101 %tmp_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_21_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="10">
<![CDATA[
entry:102 %zext_ln73_29 = zext i10 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln73_29"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:103 %mult_24 = sub i11 0, i11 %zext_ln73_29

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="11">
<![CDATA[
entry:104 %sext_ln17_9 = sext i11 %mult_24

]]></Node>
<StgValue><ssdm name="sext_ln17_9"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
entry:105 %tmp_64 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %data_22_val_read, i9 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="16">
<![CDATA[
entry:106 %zext_ln73_30 = zext i16 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln73_30"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:107 %p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %data_22_val_read, i7 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:108 %tmp_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %data_22_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="12">
<![CDATA[
entry:109 %zext_ln73_34 = zext i12 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln73_34"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:110 %mult_25 = sub i14 %p_shl4, i14 %zext_ln73_34

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="14">
<![CDATA[
entry:111 %zext_ln17_10 = zext i14 %mult_25

]]></Node>
<StgValue><ssdm name="zext_ln17_10"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
entry:112 %mult_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_22_val_read, i4 0

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="11">
<![CDATA[
entry:113 %zext_ln17_11 = zext i11 %mult_26

]]></Node>
<StgValue><ssdm name="zext_ln17_11"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
entry:114 %tmp_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %data_22_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="13">
<![CDATA[
entry:115 %zext_ln73_35 = zext i13 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln73_35"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:116 %mult_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_22_val_read, i3 0

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="10">
<![CDATA[
entry:117 %zext_ln73_36 = zext i10 %mult_28

]]></Node>
<StgValue><ssdm name="zext_ln73_36"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:118 %mult_27 = add i14 %zext_ln73_35, i14 %zext_ln73_36

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="14">
<![CDATA[
entry:119 %zext_ln17_12 = zext i14 %mult_27

]]></Node>
<StgValue><ssdm name="zext_ln17_12"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="10">
<![CDATA[
entry:120 %zext_ln17_13 = zext i10 %mult_28

]]></Node>
<StgValue><ssdm name="zext_ln17_13"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="10">
<![CDATA[
entry:121 %zext_ln17_14 = zext i10 %mult_28

]]></Node>
<StgValue><ssdm name="zext_ln17_14"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:122 %mult_29 = sub i14 %zext_ln17_11, i14 %zext_ln73_35

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:123 %tmp_68 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %data_24_val_read, i9 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="19" op_0_bw="18">
<![CDATA[
entry:124 %zext_ln73_37 = zext i18 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln73_37"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:125 %p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_24_val_read, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:126 %tmp_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_24_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="10">
<![CDATA[
entry:127 %zext_ln73_38 = zext i10 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln73_38"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:128 %mult_30 = sub i13 %p_shl5, i13 %zext_ln73_38

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="13">
<![CDATA[
entry:129 %zext_ln17_15 = zext i13 %mult_30

]]></Node>
<StgValue><ssdm name="zext_ln17_15"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:130 %mult_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_24_val_read, i3 0

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="12">
<![CDATA[
entry:131 %zext_ln73_39 = zext i12 %mult_33

]]></Node>
<StgValue><ssdm name="zext_ln73_39"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:132 %sub_ln73_10 = sub i14 0, i14 %zext_ln73_39

]]></Node>
<StgValue><ssdm name="sub_ln73_10"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="10">
<![CDATA[
entry:133 %zext_ln73_40 = zext i10 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln73_40"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:134 %mult_31 = sub i14 %sub_ln73_10, i14 %zext_ln73_40

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
entry:135 %tmp_71 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_24_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="15">
<![CDATA[
entry:136 %zext_ln73_41 = zext i15 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln73_41"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="13">
<![CDATA[
entry:137 %zext_ln73_42 = zext i13 %p_shl5

]]></Node>
<StgValue><ssdm name="zext_ln73_42"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:138 %mult_32 = sub i16 %zext_ln73_42, i16 %zext_ln73_41

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="12">
<![CDATA[
entry:139 %zext_ln17_16 = zext i12 %mult_33

]]></Node>
<StgValue><ssdm name="zext_ln17_16"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
entry:140 %p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_24_val_read, i5 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:141 %mult_34 = sub i14 %p_shl6, i14 %zext_ln73_39

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="14">
<![CDATA[
entry:142 %zext_ln17_17 = zext i14 %mult_34

]]></Node>
<StgValue><ssdm name="zext_ln17_17"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="7">
<![CDATA[
entry:143 %zext_ln73_27 = zext i7 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_27"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="7">
<![CDATA[
entry:145 %zext_ln73_32 = zext i7 %data_27_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_32"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:146 %tmp_72 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %data_27_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="8">
<![CDATA[
entry:147 %zext_ln73_43 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln73_43"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:148 %mult_35 = sub i9 0, i9 %zext_ln73_43

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="9">
<![CDATA[
entry:149 %sext_ln17_10 = sext i9 %mult_35

]]></Node>
<StgValue><ssdm name="sext_ln17_10"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:151 %tmp_73 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %data_27_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="12">
<![CDATA[
entry:152 %zext_ln73_44 = zext i12 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln73_44"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="8">
<![CDATA[
entry:153 %zext_ln73_45 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln73_45"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:154 %mult_37 = sub i13 %zext_ln73_45, i13 %zext_ln73_44

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:155 %tmp_74 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_27_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="9">
<![CDATA[
entry:156 %zext_ln73_46 = zext i9 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln73_46"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:157 %mult_38 = sub i10 0, i10 %zext_ln73_46

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="10">
<![CDATA[
entry:158 %sext_ln17_11 = sext i10 %mult_38

]]></Node>
<StgValue><ssdm name="sext_ln17_11"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
entry:159 %p_shl7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_27_val_read, i4 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="9">
<![CDATA[
entry:160 %zext_ln73_47 = zext i9 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln73_47"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:161 %mult_39 = sub i11 %p_shl7, i11 %zext_ln73_47

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="11">
<![CDATA[
entry:162 %zext_ln17_18 = zext i11 %mult_39

]]></Node>
<StgValue><ssdm name="zext_ln17_18"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="11">
<![CDATA[
entry:163 %zext_ln73_48 = zext i11 %p_shl7

]]></Node>
<StgValue><ssdm name="zext_ln73_48"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:164 %mult_40 = add i12 %zext_ln73_48, i12 %zext_ln73_27

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="12">
<![CDATA[
entry:165 %zext_ln17_19 = zext i12 %mult_40

]]></Node>
<StgValue><ssdm name="zext_ln17_19"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="9">
<![CDATA[
entry:166 %zext_ln73_49 = zext i9 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln73_49"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:167 %mult_41 = sub i13 %zext_ln73_49, i13 %zext_ln73_44

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="7">
<![CDATA[
entry:168 %zext_ln73_33 = zext i7 %data_29_val_read

]]></Node>
<StgValue><ssdm name="zext_ln73_33"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:169 %p_shl8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %data_29_val_read, i5 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:170 %mult_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_29_val_read, i3 0

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="10">
<![CDATA[
entry:171 %zext_ln73_50 = zext i10 %mult_44

]]></Node>
<StgValue><ssdm name="zext_ln73_50"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:172 %mult_42 = sub i12 %p_shl8, i12 %zext_ln73_50

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="12">
<![CDATA[
entry:173 %zext_ln17_20 = zext i12 %mult_42

]]></Node>
<StgValue><ssdm name="zext_ln17_20"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
entry:174 %tmp_76 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %data_29_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="11">
<![CDATA[
entry:175 %zext_ln73_51 = zext i11 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln73_51"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:176 %mult_43 = sub i12 0, i12 %zext_ln73_51

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="12">
<![CDATA[
entry:177 %sext_ln17_12 = sext i12 %mult_43

]]></Node>
<StgValue><ssdm name="sext_ln17_12"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:178 %tmp_77 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_29_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="9">
<![CDATA[
entry:179 %zext_ln17_21 = zext i9 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln17_21"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:180 %sub_ln17 = sub i11 %zext_ln17_21, i11 %tmp_76

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:181 %tmp = add i9 %zext_ln73_19, i9 %zext_ln73_14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:182 %tmp1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="11">
<![CDATA[
entry:183 %zext_ln58 = zext i11 %tmp1

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:184 %add_ln58 = add i14 %sext_ln17_2, i14 %zext_ln73_16

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="14">
<![CDATA[
entry:185 %sext_ln58 = sext i14 %add_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:186 %add_ln58_1 = add i16 %sext_ln58, i16 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:187 %add_ln58_2 = add i12 %zext_ln17_14, i12 %zext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="12">
<![CDATA[
entry:188 %zext_ln58_1 = zext i12 %add_ln58_2

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:189 %add_ln58_3 = add i13 %mult_41, i13 7744

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:190 %add_ln58_4 = add i13 %add_ln58_3, i13 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="13">
<![CDATA[
entry:191 %sext_ln58_1 = sext i13 %add_ln58_4

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:192 %add_ln58_5 = add i16 %sext_ln58_1, i16 %add_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
entry:193 %tmp_78 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp, i7 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="16">
<![CDATA[
entry:194 %p_shl24 = zext i16 %tmp_78

]]></Node>
<StgValue><ssdm name="p_shl24"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:195 %tmp3 = sub i17 0, i17 %p_shl24

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="19" op_0_bw="17">
<![CDATA[
entry:196 %sext_ln58_2 = sext i17 %tmp3

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:197 %add_ln58_6 = add i14 %zext_ln17, i14 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="17" op_0_bw="14">
<![CDATA[
entry:198 %zext_ln58_2 = zext i14 %add_ln58_6

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:199 %sub_ln58 = sub i17 %zext_ln17_6, i17 %zext_ln73_30

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:200 %add_ln58_7 = add i17 %sub_ln58, i17 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="17">
<![CDATA[
entry:201 %sext_ln58_3 = sext i17 %add_ln58_7

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:202 %sub_ln58_1 = sub i19 %sext_ln58_2, i19 %zext_ln73_37

]]></Node>
<StgValue><ssdm name="sub_ln58_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:203 %add_ln58_8 = add i13 %zext_ln17_20, i13 8000

]]></Node>
<StgValue><ssdm name="add_ln58_8"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:204 %add_ln58_9 = add i13 %add_ln58_8, i13 %sext_ln17_10

]]></Node>
<StgValue><ssdm name="add_ln58_9"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="13">
<![CDATA[
entry:205 %sext_ln58_4 = sext i13 %add_ln58_9

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:206 %add_ln58_10 = add i19 %sext_ln58_4, i19 %sub_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln58_10"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:207 %add_ln58_11 = add i19 %add_ln58_10, i19 %sext_ln58_3

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:208 %add_ln58_12 = add i14 %sext_ln17, i14 %sext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln58_12"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="14">
<![CDATA[
entry:209 %sext_ln58_5 = sext i14 %add_ln58_12

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:210 %add_ln58_13 = add i13 %zext_ln17_7, i13 %sext_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln58_13"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="13">
<![CDATA[
entry:211 %sext_ln58_6 = sext i13 %add_ln58_13

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:212 %add_ln58_14 = add i16 %sext_ln58_6, i16 %sext_ln17_3

]]></Node>
<StgValue><ssdm name="add_ln58_14"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:213 %add_ln58_15 = add i16 %add_ln58_14, i16 %sext_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_15"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="16">
<![CDATA[
entry:214 %sext_ln58_7 = sext i16 %add_ln58_15

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:215 %add_ln58_16 = add i15 %zext_ln17_10, i15 %zext_ln17_15

]]></Node>
<StgValue><ssdm name="add_ln58_16"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="15">
<![CDATA[
entry:216 %zext_ln58_3 = zext i15 %add_ln58_16

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:217 %sub_ln58_2 = sub i12 96, i12 %zext_ln73_51

]]></Node>
<StgValue><ssdm name="sub_ln58_2"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="12">
<![CDATA[
entry:218 %sext_ln58_8 = sext i12 %sub_ln58_2

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:219 %add_ln58_17 = add i15 %sext_ln58_8, i15 %mult_36

]]></Node>
<StgValue><ssdm name="add_ln58_17"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="15">
<![CDATA[
entry:220 %sext_ln58_9 = sext i15 %add_ln58_17

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:221 %add_ln58_18 = add i16 %sext_ln58_9, i16 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="add_ln58_18"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="16">
<![CDATA[
entry:222 %sext_ln58_10 = sext i16 %add_ln58_18

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:223 %add_ln58_19 = add i17 %sext_ln58_10, i17 %sext_ln58_7

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:224 %tmp4 = add i10 %zext_ln73_6, i10 %zext_ln73

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
entry:225 %tmp_79 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="14">
<![CDATA[
entry:226 %p_shl21 = zext i14 %tmp_79

]]></Node>
<StgValue><ssdm name="p_shl21"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:227 %tmp_80 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="12">
<![CDATA[
entry:228 %p_shl23 = zext i12 %tmp_80

]]></Node>
<StgValue><ssdm name="p_shl23"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:229 %tmp5 = sub i15 %p_shl23, i15 %p_shl21

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:230 %add_ln58_20 = add i15 %sext_ln17_4, i15 %tmp5

]]></Node>
<StgValue><ssdm name="add_ln58_20"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="15">
<![CDATA[
entry:231 %sext_ln58_11 = sext i15 %add_ln58_20

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:232 %add_ln58_21 = add i14 %mult_17, i14 %zext_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln58_21"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="14">
<![CDATA[
entry:233 %sext_ln58_12 = sext i14 %add_ln58_21

]]></Node>
<StgValue><ssdm name="sext_ln58_12"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:234 %add_ln58_22 = add i16 %sext_ln58_12, i16 %sext_ln58_11

]]></Node>
<StgValue><ssdm name="add_ln58_22"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:235 %add_ln58_23 = add i14 %zext_ln17_11, i14 %mult_31

]]></Node>
<StgValue><ssdm name="add_ln58_23"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:236 %add_ln58_24 = add i12 %zext_ln73_50, i12 1440

]]></Node>
<StgValue><ssdm name="add_ln58_24"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="12">
<![CDATA[
entry:237 %zext_ln58_4 = zext i12 %add_ln58_24

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:238 %add_ln58_25 = add i13 %zext_ln58_4, i13 %mult_37

]]></Node>
<StgValue><ssdm name="add_ln58_25"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="13">
<![CDATA[
entry:239 %sext_ln58_13 = sext i13 %add_ln58_25

]]></Node>
<StgValue><ssdm name="sext_ln58_13"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:240 %add_ln58_26 = add i14 %sext_ln58_13, i14 %add_ln58_23

]]></Node>
<StgValue><ssdm name="add_ln58_26"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="14">
<![CDATA[
entry:241 %sext_ln58_14 = sext i14 %add_ln58_26

]]></Node>
<StgValue><ssdm name="sext_ln58_14"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:242 %add_ln58_27 = add i16 %sext_ln58_14, i16 %add_ln58_22

]]></Node>
<StgValue><ssdm name="add_ln58_27"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
entry:243 %tmp_81 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp4, i5 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="15">
<![CDATA[
entry:244 %p_shl19 = zext i15 %tmp_81

]]></Node>
<StgValue><ssdm name="p_shl19"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
entry:245 %tmp_82 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="13">
<![CDATA[
entry:246 %p_shl20 = zext i13 %tmp_82

]]></Node>
<StgValue><ssdm name="p_shl20"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:247 %tmp7 = sub i16 %p_shl20, i16 %p_shl19

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:248 %add_ln58_28 = add i16 %sext_ln17_5, i16 %tmp7

]]></Node>
<StgValue><ssdm name="add_ln58_28"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:249 %add_ln58_29 = add i13 %mult_18, i13 %zext_ln17_9

]]></Node>
<StgValue><ssdm name="add_ln58_29"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="13">
<![CDATA[
entry:250 %zext_ln58_5 = zext i13 %add_ln58_29

]]></Node>
<StgValue><ssdm name="zext_ln58_5"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:251 %add_ln58_30 = add i16 %zext_ln58_5, i16 %add_ln58_28

]]></Node>
<StgValue><ssdm name="add_ln58_30"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="16">
<![CDATA[
entry:252 %sext_ln58_15 = sext i16 %add_ln58_30

]]></Node>
<StgValue><ssdm name="sext_ln58_15"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:253 %add_ln58_31 = add i16 %zext_ln17_12, i16 %mult_32

]]></Node>
<StgValue><ssdm name="add_ln58_31"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:254 %add_ln58_32 = add i13 %zext_ln17_20, i13 1120

]]></Node>
<StgValue><ssdm name="add_ln58_32"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:255 %add_ln58_33 = add i13 %add_ln58_32, i13 %sext_ln17_11

]]></Node>
<StgValue><ssdm name="add_ln58_33"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="13">
<![CDATA[
entry:256 %zext_ln58_6 = zext i13 %add_ln58_33

]]></Node>
<StgValue><ssdm name="zext_ln58_6"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:257 %add_ln58_34 = add i16 %zext_ln58_6, i16 %add_ln58_31

]]></Node>
<StgValue><ssdm name="add_ln58_34"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="16">
<![CDATA[
entry:258 %sext_ln58_16 = sext i16 %add_ln58_34

]]></Node>
<StgValue><ssdm name="sext_ln58_16"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:259 %add_ln58_35 = add i17 %sext_ln58_16, i17 %sext_ln58_15

]]></Node>
<StgValue><ssdm name="add_ln58_35"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:260 %tmp8 = add i9 %zext_ln73_33, i9 %zext_ln73_19

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
entry:261 %tmp_83 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %tmp8, i8 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="17">
<![CDATA[
entry:262 %p_shl18 = zext i17 %tmp_83

]]></Node>
<StgValue><ssdm name="p_shl18"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:263 %add_ln58_36 = add i14 %zext_ln17_1, i14 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln58_36"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="14">
<![CDATA[
entry:264 %zext_ln58_7 = zext i14 %add_ln58_36

]]></Node>
<StgValue><ssdm name="zext_ln58_7"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:265 %add_ln58_37 = add i17 %sext_ln17_6, i17 %sext_ln17_7

]]></Node>
<StgValue><ssdm name="add_ln58_37"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:266 %add_ln58_38 = add i17 %add_ln58_37, i17 %zext_ln58_7

]]></Node>
<StgValue><ssdm name="add_ln58_38"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="19" op_0_bw="17">
<![CDATA[
entry:267 %sext_ln58_17 = sext i17 %add_ln58_38

]]></Node>
<StgValue><ssdm name="sext_ln58_17"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:268 %sub_ln58_3 = sub i19 %zext_ln17_18, i19 %zext_ln73_37

]]></Node>
<StgValue><ssdm name="sub_ln58_3"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:269 %sub_ln58_4 = sub i18 261856, i18 %p_shl18

]]></Node>
<StgValue><ssdm name="sub_ln58_4"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="19" op_0_bw="18">
<![CDATA[
entry:270 %sext_ln58_18 = sext i18 %sub_ln58_4

]]></Node>
<StgValue><ssdm name="sext_ln58_18"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:271 %add_ln58_39 = add i19 %sext_ln58_18, i19 %sub_ln58_3

]]></Node>
<StgValue><ssdm name="add_ln58_39"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:272 %add_ln58_40 = add i19 %add_ln58_39, i19 %sext_ln58_17

]]></Node>
<StgValue><ssdm name="add_ln58_40"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:273 %add_ln58_41 = add i15 %mult_3, i15 %zext_ln17_5

]]></Node>
<StgValue><ssdm name="add_ln58_41"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="15">
<![CDATA[
entry:274 %sext_ln58_19 = sext i15 %add_ln58_41

]]></Node>
<StgValue><ssdm name="sext_ln58_19"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:275 %add_ln58_42 = add i13 %mult_20, i13 %sext_ln17_9

]]></Node>
<StgValue><ssdm name="add_ln58_42"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="13">
<![CDATA[
entry:276 %sext_ln58_20 = sext i13 %add_ln58_42

]]></Node>
<StgValue><ssdm name="sext_ln58_20"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:277 %add_ln58_43 = add i17 %sext_ln58_20, i17 %sext_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln58_43"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:278 %add_ln58_44 = add i17 %add_ln58_43, i17 %sext_ln58_19

]]></Node>
<StgValue><ssdm name="add_ln58_44"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:279 %add_ln58_45 = add i13 %zext_ln17_13, i13 %zext_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln58_45"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="13">
<![CDATA[
entry:280 %zext_ln58_8 = zext i13 %add_ln58_45

]]></Node>
<StgValue><ssdm name="zext_ln58_8"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:281 %add_ln58_46 = add i11 %sub_ln17, i11 736

]]></Node>
<StgValue><ssdm name="add_ln58_46"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="11">
<![CDATA[
entry:282 %sext_ln58_21 = sext i11 %add_ln58_46

]]></Node>
<StgValue><ssdm name="sext_ln58_21"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:283 %add_ln58_47 = add i13 %sext_ln58_21, i13 %zext_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln58_47"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="13">
<![CDATA[
entry:284 %sext_ln58_22 = sext i13 %add_ln58_47

]]></Node>
<StgValue><ssdm name="sext_ln58_22"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:285 %add_ln58_48 = add i14 %sext_ln58_22, i14 %zext_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_48"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="14">
<![CDATA[
entry:286 %sext_ln58_23 = sext i14 %add_ln58_48

]]></Node>
<StgValue><ssdm name="sext_ln58_23"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:287 %add_ln58_49 = add i17 %sext_ln58_23, i17 %add_ln58_44

]]></Node>
<StgValue><ssdm name="add_ln58_49"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:288 %tmp10 = add i9 %zext_ln73_32, i9 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
entry:289 %tmp_84 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %tmp10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="17">
<![CDATA[
entry:290 %p_shl = zext i17 %tmp_84

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:291 %tmp11 = sub i18 0, i18 %p_shl

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:292 %sub_ln58_5 = sub i14 %zext_ln73_16, i14 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="sub_ln58_5"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="14">
<![CDATA[
entry:293 %sext_ln58_24 = sext i14 %sub_ln58_5

]]></Node>
<StgValue><ssdm name="sext_ln58_24"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:294 %add_ln58_50 = add i14 %zext_ln17_8, i14 %mult_29

]]></Node>
<StgValue><ssdm name="add_ln58_50"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="14">
<![CDATA[
entry:295 %sext_ln58_25 = sext i14 %add_ln58_50

]]></Node>
<StgValue><ssdm name="sext_ln58_25"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:296 %add_ln58_51 = add i15 %sext_ln58_25, i15 %sext_ln58_24

]]></Node>
<StgValue><ssdm name="add_ln58_51"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="15">
<![CDATA[
entry:297 %sext_ln58_26 = sext i15 %add_ln58_51

]]></Node>
<StgValue><ssdm name="sext_ln58_26"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:298 %add_ln58_52 = add i15 %zext_ln17_17, i15 %sext_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln58_52"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="19" op_0_bw="15">
<![CDATA[
entry:299 %sext_ln58_27 = sext i15 %add_ln58_52

]]></Node>
<StgValue><ssdm name="sext_ln58_27"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:300 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %tmp11, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:301 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tmp11, i32 6

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="1" op_3_bw="1" op_4_bw="6">
<![CDATA[
entry:302 %or_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i1.i1.i6, i10 %tmp_s, i1 1, i1 %tmp_85, i6 32

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="19" op_0_bw="18">
<![CDATA[
entry:303 %sext_ln58_28 = sext i18 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln58_28"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:304 %add_ln58_53 = add i19 %sext_ln58_28, i19 %sext_ln58_27

]]></Node>
<StgValue><ssdm name="add_ln58_53"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:305 %add_ln58_54 = add i19 %add_ln58_53, i19 %sext_ln58_26

]]></Node>
<StgValue><ssdm name="add_ln58_54"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="13" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:306 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln58_11, i32 6, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:307 %trunc_ln111_1 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %add_ln58_19, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="11">
<![CDATA[
entry:308 %sext_ln111 = sext i11 %trunc_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:309 %trunc_ln111_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %add_ln58_27, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="10">
<![CDATA[
entry:310 %sext_ln111_1 = sext i10 %trunc_ln111_2

]]></Node>
<StgValue><ssdm name="sext_ln111_1"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:311 %trunc_ln111_3 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %add_ln58_35, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln111_3"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="11">
<![CDATA[
entry:312 %sext_ln111_2 = sext i11 %trunc_ln111_3

]]></Node>
<StgValue><ssdm name="sext_ln111_2"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:313 %trunc_ln111_4 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln58_40, i32 6, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln111_4"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:314 %trunc_ln111_5 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %add_ln58_49, i32 6, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln111_5"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="11">
<![CDATA[
entry:315 %sext_ln111_3 = sext i11 %trunc_ln111_5

]]></Node>
<StgValue><ssdm name="sext_ln111_3"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="10" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:316 %trunc_ln111_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %add_ln58_5, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_6"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="10">
<![CDATA[
entry:317 %sext_ln111_4 = sext i10 %trunc_ln111_6

]]></Node>
<StgValue><ssdm name="sext_ln111_4"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="13" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:318 %trunc_ln111_7 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln58_54, i32 6, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln111_7"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:319 %newret = insertvalue i104 <undef>, i13 %trunc_ln

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:320 %newret2 = insertvalue i104 %newret, i13 %sext_ln111

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:321 %newret4 = insertvalue i104 %newret2, i13 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:322 %newret6 = insertvalue i104 %newret4, i13 %sext_ln111_2

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:323 %newret8 = insertvalue i104 %newret6, i13 %trunc_ln111_4

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:324 %newret10 = insertvalue i104 %newret8, i13 %sext_ln111_3

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:325 %newret12 = insertvalue i104 %newret10, i13 %sext_ln111_4

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="104" op_0_bw="104" op_1_bw="13">
<![CDATA[
entry:326 %newret14 = insertvalue i104 %newret12, i13 %trunc_ln111_7

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="104">
<![CDATA[
entry:327 %ret_ln111 = ret i104 %newret14

]]></Node>
<StgValue><ssdm name="ret_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
