Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep  1 21:42:52 2023
| Host         : LAPTOP-HUGRUEV8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dual_cam_display_control_sets_placed.rpt
| Design       : dual_cam_display
| Device       : xc7k325t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   493 |
| Unused register locations in slices containing registers |  1555 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           27 |
|      2 |            7 |
|      3 |           17 |
|      4 |           68 |
|      5 |           44 |
|      6 |          108 |
|      7 |            3 |
|      8 |           44 |
|      9 |            9 |
|     10 |           14 |
|     11 |            4 |
|     12 |           15 |
|     13 |            5 |
|     14 |            3 |
|     15 |            2 |
|    16+ |          123 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3697 |         1126 |
| No           | No                    | Yes                    |             244 |          107 |
| No           | Yes                   | No                     |            1843 |          739 |
| Yes          | No                    | No                     |            2246 |          681 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2711 |          934 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                  Clock Signal                                                 |                                                                                                                              Enable Signal                                                                                                                              |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              1 |
|  inst_clocks/clk_ref_m0/inst/clk_out5                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel2_capture/U0/cmos_rst_i_1_n_0                                                                                                                                         |                1 |              1 |
|  inst_clocks/clk_ref_m0/inst/clk_out5                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel1_capture/U0/cmos_rst_i_1_n_0                                                                                                                                         |                1 |              1 |
|  cmos1_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                 |                1 |              1 |
|  cmos2_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              1 |
|  inst_clocks/clkin1_bufg                                                                                      |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/E[0]                                                                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                 |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/genblk3[2].rnk_config_strobe_r_reg[2]                                        |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg_4[0]                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                1 |              1 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m1/frame_fifo_read_m0/read_len_latch_0                                                                                                                                                                                                  | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              2 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m0/frame_fifo_read_m0/read_len_latch_0                                                                                                                                                                                                  | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              2 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              2 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/write_len_latch_0                                                                                                                                                                                | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              2 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              2 |
|  inst_clocks/clk_ref_m0/inst/clk_out5                                                                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |                2 |              2 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/write_len_latch_0                                                                                                                                                                                | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              2 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/E[0]                                                                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_0[0]                                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg[0]                                                                                                                                                    | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_ack_r_lcl_reg_4[0]                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_2_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              3 |
|  cmos2_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                         |                2 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              3 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                   |                1 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/pre_bm_end_r_reg_1[0]                                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              3 |
|  cmos1_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                         |                2 |              3 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                   |                1 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              |                                                                                                                                                                                                 |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                                                                                                 | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                 |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                 |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns                                                                                                               | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                              |                                                                                                                                                                                                 |                1 |              4 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                                                                                                 | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                            |                1 |              4 |
|  inst_clocks/clk_ref_m0/inst/clk_out1                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                 |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_2                                                                                                        |                                                                                                                                                                                                 |                3 |              4 |
|  cmos1_pclk_IBUF_BUFG                                                                                         | inst_image_capture/channel1_capture/cmos_write_req_gen_m0/read_addr_index[1]_i_1_n_0                                                                                                                                                                                    | inst_top_resets/mem_rst                                                                                                                                                                         |                1 |              4 |
|  cmos2_pclk_IBUF_BUFG                                                                                         | inst_image_capture/channel2_capture/cmos_write_req_gen_m0/read_addr_index[1]_i_1_n_0                                                                                                                                                                                    | inst_top_resets/mem_rst                                                                                                                                                                         |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                          |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                          |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                  |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                  |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                        |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/generate_maint_cmds.insert_maint_r_lcl_reg                                                                                        |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                 |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_9                                                              |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                         |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                3 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_1[0]                                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_2[0]                                                      |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              4 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                 |                4 |              5 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                 |                3 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                                    | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                5 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                 |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                 |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                3 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                 |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                 |                3 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                 |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/pop_si_data                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                 |                1 |              5 |
|  inst_clocks/clk_ref_m0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                 |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[0]_0                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_2_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                                        |                                                                                                                                                                                                 |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_1                                                                                                        |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prev_samp_r_reg[1][0]                                                                                                  |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                 |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                            |                                                                                                                                                                                                 |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                 |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                 |                2 |              6 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_top_resets/video_rst_reg_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                 |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                 |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                           |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                5 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb35_out                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb44_out                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                 |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                 |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                 |                1 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              7 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                           |                3 |              7 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/FSM_onehot_curr_wr_state_reg[6]_0[0]                                                                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/FSM_onehot_curr_rd_state_reg[6]_0[0]                                                                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                5 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/reg_w_len                                                                                                                                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                | inst_top_resets/mem_rst                                                                                                                                                                         |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                | inst_top_resets/mem_rst                                                                                                                                                                         |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                 |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                4 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/reg_r_len                                                                                                                                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                 |                1 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/Q[0]                                                                                                          | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/qcntr_ns                                                                                                                          |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                4 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                 |                3 |              8 |
|  inst_clocks/clkin1_bufg                                                                                      | inst_clocks/sel                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                |                                                                                                                                                                                                 |                5 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                5 |              8 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                 |                3 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                 |                4 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                3 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/lut_index[9]_i_1_n_0                                                                                                                                                                                                  | inst_top_resets/mem_rst                                                                                                                                                                         |                4 |             10 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/lut_index[9]_i_1_n_0                                                                                                                                                                                                  | inst_top_resets/mem_rst                                                                                                                                                                         |                5 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                6 |             10 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_display_control/hdmi_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                         |                3 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_7                                                              |                3 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |                2 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                4 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_ns                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                             |                5 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                                       | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                3 |             10 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_image_capture/mem_write_arbi_m0/FSM_onehot_write_state[16]_i_1_n_0                                                                                                                         |                3 |             11 |
|  inst_clocks/clk_ref_m0/inst/clk_out1                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                2 |             11 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |             11 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_2_n_0                                                                                                                           | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                6 |             11 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_display_control/video_rect_read_data_m1/timing_gen_xy_m0/de_falling                                                                                                                                                                                                | inst_display_control/video_rect_read_data_m1/timing_gen_xy_m0/y_cnt[0]_i_1__0_n_0                                                                                                               |                3 |             12 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                         |                5 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                         |                5 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out1                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                 |               12 |             12 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                4 |             12 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_8                                                              |                5 |             12 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_top_resets/video_rst_reg_2                                                                                                                                                                 |                3 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_top_resets/video_rst_reg_1                                                                                                                                                                 |                3 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_display_control/color_bar_m0/active_x[11]_i_1_n_0                                                                                                                                                                                                                  | inst_top_resets/video_rst                                                                                                                                                                       |                4 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_display_control/color_bar_m0/v_cnt_1                                                                                                                                                                                                                               | inst_top_resets/video_rst                                                                                                                                                                       |                4 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/de_falling                                                                                                                                                                                                | inst_display_control/video_rect_read_data_m0/timing_gen_xy_m0/y_cnt[0]_i_1_n_0                                                                                                                  |                3 |             12 |
|  inst_clocks/clk_ref_m0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             13 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             13 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                5 |             13 |
|  inst_clocks/clk_ref_m0/inst/clk_out1                                                                         |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                5 |             13 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |                7 |             13 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_3                   |                5 |             14 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                7 |             14 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                5 |             15 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                5 |             15 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                      | inst_image_capture/channel2_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                              |                5 |             16 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                      | inst_image_capture/channel1_capture/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                              |                5 |             16 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                            |                4 |             16 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                7 |             16 |
|  cmos2_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel2_capture/cmos_8_16bit_m0/pdata_o[15]_i_1_n_0                                                                                                                         |                4 |             16 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                 |                2 |             16 |
|  cmos1_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         | inst_image_capture/channel1_capture/cmos_8_16bit_m0/pdata_o[15]_i_1_n_0                                                                                                                         |                2 |             16 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_image_capture/mem_write_arbi_m0/cnt_timer[0]_i_1_n_0                                                                                                                                       |                4 |             16 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m0/frame_fifo_read_m0/FSM_onehot_current_state_reg_n_0_[5]                                                                                                                                                                              | inst_display_control/frame_read_m0/frame_fifo_read_m0/read_cnt[8]_i_1_n_0                                                                                                                       |                5 |             17 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/FSM_onehot_current_state_reg_n_0_[5]                                                                                                                                                             | inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/write_cnt[8]_i_1_n_0                                                                                                     |                5 |             17 |
|  inst_clocks/clk_ref_m0/inst/clk_out5                                                                         | inst_image_capture/channel1_capture/U0/count[0]_i_1_n_0                                                                                                                                                                                                                 | inst_top_resets/mem_rst                                                                                                                                                                         |                5 |             17 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               11 |             17 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m1/frame_fifo_read_m0/FSM_onehot_current_state_reg_n_0_[5]                                                                                                                                                                              | inst_display_control/frame_read_m1/frame_fifo_read_m0/read_cnt[8]_i_1_n_0                                                                                                                       |                5 |             17 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/FSM_onehot_current_state_reg_n_0_[5]                                                                                                                                                             | inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/write_cnt[8]_i_1_n_0                                                                                                     |                5 |             17 |
|  inst_clocks/clk_ref_m0/inst/clk_out5                                                                         | inst_image_capture/channel2_capture/U0/count[0]_i_1_n_0                                                                                                                                                                                                                 | inst_top_resets/mem_rst                                                                                                                                                                         |                5 |             17 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                               | inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                  |                6 |             18 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                               | inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                  |                4 |             18 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[0]                                                                        |               15 |             20 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/reg_wr_len[31]_i_1_n_0                                                                                                                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |             21 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/reg_rd_len[31]_i_1_n_0                                                                                                                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                5 |             21 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___40_n_0                                                                                                             |               14 |             22 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                | inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                   |                5 |             22 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         | inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                | inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                   |                4 |             22 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               12 |             23 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               17 |             23 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               16 |             23 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               13 |             23 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |               13 |             24 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                9 |             24 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                 |                3 |             24 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel2_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_addr[24]_i_1_n_0                                                                                                                                                                        | inst_top_resets/mem_rst                                                                                                                                                                         |                5 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m1/frame_fifo_read_m0/rd_burst_addr[24]_i_1_n_0                                                                                                                                                                                         | inst_top_resets/mem_rst                                                                                                                                                                         |                6 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/channel1_capture/frame_write_m0/frame_fifo_write_m0/wr_burst_addr[24]_i_1_n_0                                                                                                                                                                        | inst_top_resets/mem_rst                                                                                                                                                                         |                6 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_2_n_0                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                9 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               11 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                        |               14 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               10 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m0/frame_fifo_read_m0/rd_burst_addr[24]_i_1_n_0                                                                                                                                                                                         | inst_top_resets/mem_rst                                                                                                                                                                         |                7 |             25 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               10 |             26 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                7 |             26 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/mem_read_arbi_m0/rd_burst_req05_out                                                                                                                                                                                                                | inst_top_resets/mem_rst                                                                                                                                                                         |                9 |             26 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |                7 |             26 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_image_capture/mem_write_arbi_m0/wr_burst_len[9]_i_1_n_0                                                                                                                                                                                                            | inst_top_resets/mem_rst                                                                                                                                                                         |               10 |             26 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | inst_display_control/frame_read_m1/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                          |                7 |             27 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | inst_display_control/frame_read_m0/read_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                          |                7 |             27 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                        |               14 |             27 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/reg_aw_addr                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               10 |             27 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             27 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/u_aq_axi_master/reg_rd_addr                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                9 |             27 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |                9 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |               11 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |                7 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |                8 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |               12 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |               13 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |               11 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                 |                9 |             28 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               10 |             29 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                 |                8 |             30 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |               16 |             31 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                 |                8 |             31 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_display_control/hdmi_inst/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                             |               14 |             32 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               12 |             32 |
|  cmos1_pclk_IBUF_BUFG                                                                                         | inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                               | inst_image_capture/channel1_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                         |                8 |             33 |
|  cmos2_pclk_IBUF_BUFG                                                                                         | inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                               | inst_image_capture/channel2_capture/frame_write_m0/write_buf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                         |                5 |             33 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                 |               11 |             34 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                 |               11 |             34 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               17 |             35 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_2_n_0                                                                                        | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                6 |             35 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                 |               14 |             38 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                 |               11 |             38 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               15 |             39 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |               14 |             43 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |               12 |             44 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               23 |             44 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |               15 |             48 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                 |                6 |             48 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               27 |             49 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |               15 |             49 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               23 |             49 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         |                                                                                                                                                                                                                                                                         | inst_top_resets/mem_rst                                                                                                                                                                         |               31 |             56 |
|  inst_clocks/clk_ref_m0/inst/clk_out4                                                                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |               25 |             60 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               20 |             63 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                 |               12 |             64 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               21 |             64 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                 |               13 |             64 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                 |               15 |             64 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                 |                                                                                                                                                                                                 |               12 |             64 |
|  cmos1_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |               15 |             71 |
|  cmos2_pclk_IBUF_BUFG                                                                                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |               22 |             71 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                 |                9 |             72 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               25 |             82 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                 |               11 |             88 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_top_resets/mem_rst                                                                                                                                                                         |               37 |             89 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               28 |             90 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               37 |             94 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                     |               29 |             94 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               31 |             95 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               29 |             95 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_4_in                                                                                                                                                | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                     |               31 |             95 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               33 |             95 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               35 |             95 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                 |               12 |             96 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                 |               12 |             96 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                 |               12 |             96 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                 |               13 |            104 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         | inst_top_resets/video_rst                                                                                                                                                                       |               38 |            110 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                 |               14 |            112 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                 |               14 |            112 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                 |               14 |            112 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                 |               14 |            112 |
|  inst_clocks/clk_ref_m0/inst/clk_out3                                                                         |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |               70 |            237 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              |                                                                                                                                                                                                 |               85 |            256 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                 |               65 |            256 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                 |               81 |            257 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                   |                                                                                                                                                                                                 |               46 |            257 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                         |                                                                                                                                                                                                 |               80 |            288 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                 |               90 |            288 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                 |               43 |            344 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            | inst_memory_control/mig_inst/u_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                 |               48 |            384 |
|  inst_memory_control/mig_inst/u_ddr3_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                 |              989 |           3295 |
+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


