Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/sft_9.v" into library work
Parsing module <sft_9>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mul_10.v" into library work
Parsing module <mul_10>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/edge_detector_2.v" into library work
Parsing module <edge_detector_2>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/edge_detector_11.v" into library work
Parsing module <edge_detector_11>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmp_7.v" into library work
Parsing module <cmp_7>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/bol_8.v" into library work
Parsing module <bol_8>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/add_6.v" into library work
Parsing module <add_6>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/xorTest_17.v" into library work
Parsing module <xorTest_17>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/subTest_13.v" into library work
Parsing module <subTest_13>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/sraTest_21.v" into library work
Parsing module <sraTest_21>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/shrTest_20.v" into library work
Parsing module <shrTest_20>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/shlTest_19.v" into library work
Parsing module <shlTest_19>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/seven_seg_26.v" into library work
Parsing module <seven_seg_26>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/orTest_15.v" into library work
Parsing module <orTest_15>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mulTest_14.v" into library work
Parsing module <mulTest_14>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/decoder_27.v" into library work
Parsing module <decoder_27>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/counter_25.v" into library work
Parsing module <counter_25>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmpltTest_24.v" into library work
Parsing module <cmpltTest_24>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmpleTest_23.v" into library work
Parsing module <cmpleTest_23>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmpeqTest_22.v" into library work
Parsing module <cmpeqTest_22>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/bolATest_18.v" into library work
Parsing module <bolATest_18>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/andTest_16.v" into library work
Parsing module <andTest_16>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/addTest_12.v" into library work
Parsing module <addTest_12>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" into library work
Parsing module <tst_4>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/multi_seven_seg_5.v" into library work
Parsing module <multi_seven_seg_5>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/alu_3.v" into library work
Parsing module <alu_3>.
Analyzing Verilog file "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <edge_detector_2>.

Elaborating module <alu_3>.

Elaborating module <add_6>.

Elaborating module <cmp_7>.

Elaborating module <bol_8>.

Elaborating module <sft_9>.

Elaborating module <mul_10>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 59: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 60: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 61: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <tst_4>.

Elaborating module <edge_detector_11>.

Elaborating module <addTest_12>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 55: Assignment to M_addTest_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 56: Assignment to M_addTest_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 57: Assignment to M_addTest_z ignored, since the identifier is never used

Elaborating module <subTest_13>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 71: Assignment to M_subTest_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 72: Assignment to M_subTest_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 73: Assignment to M_subTest_z ignored, since the identifier is never used

Elaborating module <mulTest_14>.

Elaborating module <orTest_15>.

Elaborating module <andTest_16>.

Elaborating module <xorTest_17>.

Elaborating module <bolATest_18>.

Elaborating module <shlTest_19>.

Elaborating module <shrTest_20>.

Elaborating module <sraTest_21>.

Elaborating module <cmpeqTest_22>.

Elaborating module <cmpleTest_23>.

Elaborating module <cmpltTest_24>.
WARNING:HDLCompiler:1127 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" Line 184: Assignment to M_cmpltTest_true ignored, since the identifier is never used

Elaborating module <multi_seven_seg_5>.

Elaborating module <counter_25>.

Elaborating module <seven_seg_26>.

Elaborating module <decoder_27>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mojo_top_0.v" line 52: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_input2_q>.
    Found 16-bit register for signal <M_result_q>.
    Found 16-bit register for signal <M_input1_q>.
    Found 16-bit adder for signal <M_input1_q[15]_io_dip[15]_add_3_OUT> created at line 117.
    Found 16-bit adder for signal <M_input2_q[15]_io_dip[15]_add_6_OUT> created at line 125.
    Found 16-bit adder for signal <M_result_q[15]_M_alu_out[15]_add_9_OUT> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<15>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<14>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<13>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<12>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<11>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<10>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<9>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<8>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<7>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<6>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<5>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<4>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<3>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<2>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<1>> created at line 20.
    Found 1-bit 4-to-1 multiplexer for signal <io_led<0>> created at line 20.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 87
    Found 1-bit tristate buffer for signal <avr_rx> created at line 87
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/edge_detector_2.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <alu_3>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/alu_3.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 105.
    Summary:
	inferred   8 Multiplexer(s).
Unit <alu_3> synthesized.

Synthesizing Unit <add_6>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/add_6.v".
WARNING:Xst:647 - Input <io_dip<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_3_OUT> created at line 27.
    Found 16-bit adder for signal <a[15]_b[15]_add_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add_6> synthesized.

Synthesizing Unit <cmp_7>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmp_7.v".
WARNING:Xst:647 - Input <io_dip<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <holder> created at line 23.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 25
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_2_o> created at line 28
    Found 16-bit comparator lessequal for signal <n0002> created at line 31
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cmp_7> synthesized.

Synthesizing Unit <bol_8>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/bol_8.v".
WARNING:Xst:647 - Input <io_dip<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <bol_8> synthesized.

Synthesizing Unit <sft_9>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/sft_9.v".
WARNING:Xst:647 - Input <io_dip<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 23
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 26
    Found 16-bit shifter arithmetic right for signal <a[15]_io_dip[3]_shift_right_2_OUT> created at line 29
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <sft_9> synthesized.

Synthesizing Unit <mul_10>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mul_10.v".
WARNING:Xst:647 - Input <io_dip<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x16-bit multiplier for signal <n0010> created at line 23.
    Summary:
	inferred   1 Multiplier(s).
Unit <mul_10> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_11_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_11_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_11_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_11_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_11_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_11_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_11_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_11_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_11_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_11_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_11_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_11_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_11_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <tst_4>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v".
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 49: Output port <v> of the instance <addTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 49: Output port <n> of the instance <addTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 49: Output port <z> of the instance <addTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 65: Output port <v> of the instance <subTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 65: Output port <n> of the instance <subTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 65: Output port <z> of the instance <subTest> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/tst_4.v" line 178: Output port <true> of the instance <cmpltTest> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <M_counter_q>.
    Found 4-bit register for signal <M_state_q>.
INFO:Xst:1799 - State 0011 is never reached in FSM <M_state_q>.
INFO:Xst:1799 - State 0101 is never reached in FSM <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 23                                             |
    | Inputs             | 13                                             |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_counter_q[3]_GND_12_o_add_5_OUT> created at line 209.
    Found 4-bit adder for signal <M_counter_q[3]_GND_12_o_add_48_OUT> created at line 305.
    Found 16-bit 15-to-1 multiplexer for signal <out> created at line 197.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tst_4> synthesized.

Synthesizing Unit <edge_detector_11>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/edge_detector_11.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <edge_detector_11> synthesized.

Synthesizing Unit <addTest_12>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/addTest_12.v".
    Found 4-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 29                                             |
    | Inputs             | 9                                              |
    | Outputs            | 23                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_14_o_add_0_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <addTest_12> synthesized.

Synthesizing Unit <subTest_13>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/subTest_13.v".
    Found 4-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 49                                             |
    | Inputs             | 11                                             |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_15_o_add_0_OUT> created at line 140.
    Found 16-bit 15-to-1 multiplexer for signal <out> created at line 145.
    Found 28-bit 11-to-1 multiplexer for signal <M_timer_d> created at line 145.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <subTest_13> synthesized.

Synthesizing Unit <mulTest_14>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/mulTest_14.v".
    Found 4-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_16_o_add_0_OUT> created at line 100.
    Found 16-bit 12-to-1 multiplexer for signal <out> created at line 105.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mulTest_14> synthesized.

Synthesizing Unit <orTest_15>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/orTest_15.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_4> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_17_o_add_0_OUT> created at line 59.
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <orTest_15> synthesized.

Synthesizing Unit <andTest_16>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/andTest_16.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_5> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_18_o_add_0_OUT> created at line 59.
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <andTest_16> synthesized.

Synthesizing Unit <xorTest_17>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/xorTest_17.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_6> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_19_o_add_0_OUT> created at line 63.
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 68.
    Found 28-bit 6-to-1 multiplexer for signal <M_timer_d> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xorTest_17> synthesized.

Synthesizing Unit <bolATest_18>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/bolATest_18.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_7> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_20_o_add_0_OUT> created at line 63.
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 68.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bolATest_18> synthesized.

Synthesizing Unit <shlTest_19>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/shlTest_19.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_8> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_21_o_add_0_OUT> created at line 72.
    Found 16-bit 8-to-1 multiplexer for signal <out> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <shlTest_19> synthesized.

Synthesizing Unit <shrTest_20>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/shrTest_20.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_9> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_22_o_add_0_OUT> created at line 72.
    Found 16-bit 8-to-1 multiplexer for signal <out> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <shrTest_20> synthesized.

Synthesizing Unit <sraTest_21>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/sraTest_21.v".
    Found 3-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_10> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_23_o_add_0_OUT> created at line 72.
    Found 16-bit 8-to-1 multiplexer for signal <out> created at line 76.
    Found 28-bit 7-to-1 multiplexer for signal <M_timer_d> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sraTest_21> synthesized.

Synthesizing Unit <cmpeqTest_22>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmpeqTest_22.v".
    Found 4-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_11> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_24_o_add_0_OUT> created at line 86.
    Found 16-bit 12-to-1 multiplexer for signal <out> created at line 90.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cmpeqTest_22> synthesized.

Synthesizing Unit <cmpleTest_23>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmpleTest_23.v".
    Found 4-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_12> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 37                                             |
    | Inputs             | 6                                              |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_25_o_add_0_OUT> created at line 100.
    Found 16-bit 13-to-1 multiplexer for signal <out> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cmpleTest_23> synthesized.

Synthesizing Unit <cmpltTest_24>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/cmpltTest_24.v".
    Found 4-bit register for signal <M_state_q>.
    Found 28-bit register for signal <M_timer_q>.
    Found finite state machine <FSM_13> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 37                                             |
    | Inputs             | 6                                              |
    | Outputs            | 36                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <M_timer_q[27]_GND_26_o_add_0_OUT> created at line 100.
    Found 16-bit 13-to-1 multiplexer for signal <out> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cmpltTest_24> synthesized.

Synthesizing Unit <multi_seven_seg_5>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/multi_seven_seg_5.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_27_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_5> synthesized.

Synthesizing Unit <counter_25>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/counter_25.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_28_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_25> synthesized.

Synthesizing Unit <seven_seg_26>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/seven_seg_26.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_26> synthesized.

Synthesizing Unit <decoder_27>.
    Related source file is "/home/emrys/mojo/16-bit-alu/work/planAhead/Test3-Alu/Test3-Alu.srcs/sources_1/imports/verilog/decoder_27.v".
    Summary:
	no macro.
Unit <decoder_27> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 87
 16-bit adder                                          : 3
 16-bit addsub                                         : 3
 17-bit adder                                          : 4
 18-bit adder                                          : 5
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 17
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 3
# Registers                                            : 28
 1-bit register                                        : 9
 16-bit register                                       : 3
 18-bit register                                       : 1
 28-bit register                                       : 13
 4-bit register                                        : 2
# Comparators                                          : 46
 16-bit comparator equal                               : 4
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 818
 1-bit 2-to-1 multiplexer                              : 501
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 12-to-1 multiplexer                            : 2
 16-bit 13-to-1 multiplexer                            : 2
 16-bit 15-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 111
 16-bit 4-to-1 multiplexer                             : 9
 16-bit 7-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 28-bit 11-to-1 multiplexer                            : 1
 28-bit 2-to-1 multiplexer                             : 160
 28-bit 6-to-1 multiplexer                             : 1
 28-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 13
 16-bit shifter arithmetic right                       : 4
 16-bit shifter logical left                           : 4
 16-bit shifter logical right                          : 4
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 14
# Xors                                                 : 11
 1-bit xor2                                            : 6
 16-bit xor2                                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_25>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_25> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into accumulator <M_result_q>: 1 register on signal <M_result_q>.
The following registers are absorbed into accumulator <M_input1_q>: 1 register on signal <M_input1_q>.
The following registers are absorbed into accumulator <M_input2_q>: 1 register on signal <M_input2_q>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_26>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_26> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 51
 16-bit adder carry in                                 : 32
 16-bit addsub                                         : 3
 28-bit adder                                          : 13
 4-bit adder                                           : 3
# Counters                                             : 1
 18-bit up counter                                     : 1
# Accumulators                                         : 3
 16-bit up accumulator                                 : 3
# Registers                                            : 381
 Flip-Flops                                            : 381
# Comparators                                          : 46
 16-bit comparator equal                               : 4
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 815
 1-bit 2-to-1 multiplexer                              : 499
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 12-to-1 multiplexer                            : 2
 16-bit 13-to-1 multiplexer                            : 2
 16-bit 15-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 111
 16-bit 4-to-1 multiplexer                             : 9
 16-bit 7-to-1 multiplexer                             : 4
 16-bit 8-to-1 multiplexer                             : 3
 28-bit 11-to-1 multiplexer                            : 1
 28-bit 2-to-1 multiplexer                             : 160
 28-bit 6-to-1 multiplexer                             : 1
 28-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 13
 16-bit shifter arithmetic right                       : 4
 16-bit shifter logical left                           : 4
 16-bit shifter logical right                          : 4
 31-bit shifter logical right                          : 1
# FSMs                                                 : 14
# Xors                                                 : 11
 1-bit xor2                                            : 6
 16-bit xor2                                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <L_edge/M_last_q> in Unit <tst_4> is equivalent to the following 7 FFs/Latches, which will be removed : <addTest/edge_detector/M_last_q> <subTest/edge_detector/M_last_q> <mulTest/edge_detector/M_last_q> <orTest/edge_detector/M_last_q> <andTest/edge_detector/M_last_q> <xorTest/edge_detector/M_last_q> <bolATest/edge_detector/M_last_q> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_1> on signal <M_state_q[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 1000  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0110  | 001000000
 0111  | 010000000
 0101  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_2> on signal <M_state_q[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 0000  | 00000000000001
 0001  | 00000000000010
 1101  | 00000000000100
 0010  | 00000000001000
 0011  | 00000000010000
 0100  | 00000000100000
 0101  | 00000001000000
 0110  | 00000010000000
 0111  | 00000100000000
 1000  | 00001000000000
 1001  | 00010000000000
 1010  | 00100000000000
 1011  | 01000000000000
 1100  | 10000000000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_3> on signal <M_state_q[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1001  | 0010
 0010  | 0011
 0011  | 0100
 0100  | 0101
 0101  | 0110
 0110  | 0111
 0111  | 1000
 1000  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_4> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_5> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_6> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_7> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_8> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_9> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_10> on signal <M_state_q[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 110   | 0000100
 010   | 0001000
 011   | 0010000
 100   | 0100000
 101   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_11> on signal <M_state_q[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 1000  | 000000100
 0010  | 000001000
 0101  | 000010000
 0100  | 000100000
 0110  | 001000000
 0011  | 010000000
 0111  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_12> on signal <M_state_q[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 1010  | 00000000100
 0010  | 00000001000
 0011  | 00000010000
 0100  | 00000100000
 0101  | 00001000000
 0110  | 00010000000
 0111  | 00100000000
 1000  | 01000000000
 1001  | 10000000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_13> on signal <M_state_q[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 1010  | 00000000100
 0010  | 00000001000
 0011  | 00000010000
 0100  | 00000100000
 0101  | 00001000000
 0110  | 00010000000
 0111  | 00100000000
 1000  | 01000000000
 1001  | 10000000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tst/FSM_0> on signal <M_state_q[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0100  | 000000000100
 0011  | unreached
 0101  | unreached
 0110  | 000000001000
 0111  | 000000010000
 1000  | 000000100000
 1001  | 000001000000
 1010  | 000010000000
 1011  | 000100000000
 1100  | 001000000000
 1101  | 010000000000
 1110  | 100000000000
-----------------------
WARNING:Xst:2677 - Node <mulTest/M_timer_q_27> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_26> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_25> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_24> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_23> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_22> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_21> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_20> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_19> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_18> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_17> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_16> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_15> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_14> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_13> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_12> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_11> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_10> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_9> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_8> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_7> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_6> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_5> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_4> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_3> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_2> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_1> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <mulTest/M_timer_q_0> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2973 - All outputs of instance <mulTest/mul> of block <mul_10> are unconnected in block <tst_4>. Underlying logic will be removed.
WARNING:Xst:1293 - FF/Latch <sraTest/M_state_q_FSM_FFd1> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sraTest/M_state_q_FSM_FFd2> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_state_q_FSM_FFd4> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_state_q_FSM_FFd3> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_state_q_FSM_FFd2> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal sraTest/M_state_q_FSM_FFd2 and M_state_q_FSM_FFd4 M_state_q_FSM_FFd4 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd4 and M_state_q_FSM_FFd3 M_state_q_FSM_FFd3 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd3 and M_state_q_FSM_FFd2 M_state_q_FSM_FFd2 signal will be lost.
WARNING:Xst:1293 - FF/Latch <M_state_q_FSM_FFd1> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_27> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_26> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_25> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_24> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_23> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_22> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_21> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_20> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_19> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_18> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_17> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_16> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_15> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_14> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_13> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_12> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_11> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_10> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_9> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_8> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_7> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_6> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_5> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_4> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_3> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_2> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_1> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_timer_q_0> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd11> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd10> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd9> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd8> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd7> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd4> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd6> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd5> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd3> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd2> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:2677 - Node <cmpltTest/M_state_q_FSM_FFd1> of sequential type is unconnected in block <tst_4>.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd2 and M_state_q_FSM_FFd1 M_state_q_FSM_FFd1 signal will be lost.
WARNING:Xst:1293 - FF/Latch <xorTest/M_state_q_FSM_FFd4> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and xorTest/M_state_q_FSM_FFd4 xorTest/M_state_q_FSM_FFd4 signal will be lost.
WARNING:Xst:1293 - FF/Latch <xorTest/M_state_q_FSM_FFd2> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <xorTest/M_state_q_FSM_FFd3> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <xorTest/M_state_q_FSM_FFd1> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_state_q_FSM_FFd7> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_state_q_FSM_FFd8> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_state_q_FSM_FFd6> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and xorTest/M_state_q_FSM_FFd2 xorTest/M_state_q_FSM_FFd2 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and xorTest/M_state_q_FSM_FFd3 xorTest/M_state_q_FSM_FFd3 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and M_state_q_FSM_FFd7 M_state_q_FSM_FFd7 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and M_state_q_FSM_FFd8 M_state_q_FSM_FFd8 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and M_state_q_FSM_FFd6 M_state_q_FSM_FFd6 signal will be lost.
WARNING:Xst:1293 - FF/Latch <M_state_q_FSM_FFd5> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and M_state_q_FSM_FFd5 M_state_q_FSM_FFd5 signal will be lost.

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_3> ...

Optimizing unit <add_6> ...

Optimizing unit <mul_10> ...

Optimizing unit <div_16u_16u> ...

Optimizing unit <tst_4> ...
WARNING:Xst:1293 - FF/Latch <shrTest/M_state_q_FSM_FFd4> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shrTest/M_state_q_FSM_FFd3> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shrTest/M_state_q_FSM_FFd2> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sraTest/M_state_q_FSM_FFd4> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sraTest/M_state_q_FSM_FFd3> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and shrTest/M_state_q_FSM_FFd4 shrTest/M_state_q_FSM_FFd4 signal will be lost.
WARNING:Xst:638 - in unit tst_4 Conflict on KEEP property on signal M_state_q_FSM_FFd1 and sraTest/M_state_q_FSM_FFd4 sraTest/M_state_q_FSM_FFd4 signal will be lost.
WARNING:Xst:1293 - FF/Latch <shrTest/M_state_q_FSM_FFd1> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shlTest/M_state_q_FSM_FFd3> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shlTest/M_state_q_FSM_FFd2> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <shlTest/M_state_q_FSM_FFd1> has a constant value of 0 in block <tst_4>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <confirm/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tst/L_edge/M_last_q> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 34.
FlipFlop M_input1_q_13 has been replicated 3 time(s)
FlipFlop M_input1_q_14 has been replicated 5 time(s)
FlipFlop M_input1_q_15 has been replicated 3 time(s)
FlipFlop M_input2_q_0 has been replicated 3 time(s)
FlipFlop M_input2_q_1 has been replicated 2 time(s)
FlipFlop M_input2_q_10 has been replicated 1 time(s)
FlipFlop M_input2_q_11 has been replicated 1 time(s)
FlipFlop M_input2_q_12 has been replicated 1 time(s)
FlipFlop M_input2_q_13 has been replicated 1 time(s)
FlipFlop M_input2_q_14 has been replicated 1 time(s)
FlipFlop M_input2_q_15 has been replicated 1 time(s)
FlipFlop M_input2_q_2 has been replicated 3 time(s)
FlipFlop M_input2_q_3 has been replicated 3 time(s)
FlipFlop M_input2_q_4 has been replicated 1 time(s)
FlipFlop M_input2_q_5 has been replicated 1 time(s)
FlipFlop M_input2_q_6 has been replicated 1 time(s)
FlipFlop M_input2_q_7 has been replicated 1 time(s)
FlipFlop M_input2_q_8 has been replicated 1 time(s)
FlipFlop M_input2_q_9 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 498
 Flip-Flops                                            : 498

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2795
#      GND                         : 21
#      INV                         : 16
#      LUT1                        : 315
#      LUT2                        : 206
#      LUT3                        : 123
#      LUT4                        : 228
#      LUT5                        : 246
#      LUT6                        : 478
#      MUXCY                       : 616
#      MUXF7                       : 5
#      VCC                         : 20
#      XORCY                       : 521
# FlipFlops/Latches                : 498
#      FD                          : 1
#      FDR                         : 395
#      FDRE                        : 86
#      FDS                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 26
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             498  out of  11440     4%  
 Number of Slice LUTs:                 1612  out of   5720    28%  
    Number used as Logic:              1612  out of   5720    28%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1981
   Number with an unused Flip Flop:    1483  out of   1981    74%  
   Number with an unused LUT:           369  out of   1981    18%  
   Number of fully used LUT-FF pairs:   129  out of   1981     6%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  77  out of    102    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 498   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 50.711ns (Maximum Frequency: 19.720MHz)
   Minimum input arrival time before clock: 9.447ns
   Maximum output required time after clock: 10.909ns
   Maximum combinational path delay: 8.450ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 50.711ns (frequency: 19.720MHz)
  Total number of paths / destination ports: 578098312977852268544 / 1075
-------------------------------------------------------------------------
Delay:               50.711ns (Levels of Logic = 125)
  Source:            M_input2_q_15_1 (FF)
  Destination:       M_result_q_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_input2_q_15_1 to M_result_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   1.137  M_input2_q_15_1 (M_input2_q_15_1)
     begin scope: 'alu:M_input2_q_15_1'
     begin scope: 'alu/mul:M_input2_q_15_1'
     begin scope: 'alu/mul/a[15]_b[15]_div_1:M_input2_q_15_1'
     LUT6:I0->O           15   0.254   1.263  o<15>222 (o<15>222)
     LUT6:I4->O            2   0.250   1.181  Mmux_a[0]_GND_11_o_MUX_411_o151_SW2 (N97)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_11_o_MUX_411_o151 (a[14]_GND_11_o_MUX_397_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O          10   0.235   1.008  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I5->O            8   0.254   1.172  Mmux_a[0]_GND_11_o_MUX_467_o141 (a[13]_GND_11_o_MUX_454_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          15   0.235   1.155  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_11_o_MUX_521_o151 (a[14]_GND_11_o_MUX_507_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_573_o111 (a[10]_GND_11_o_MUX_563_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_623_o121 (a[11]_GND_11_o_MUX_612_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_671_o1141 (a[8]_GND_11_o_MUX_663_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_717_o1151 (a[9]_GND_11_o_MUX_708_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          40   0.235   1.654  Mcompar_o<6>_cy<5> (o<6>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_761_o1121 (a[6]_GND_11_o_MUX_755_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi (Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<0> (Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          36   0.235   1.587  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_11_o_MUX_803_o1131 (a[7]_GND_11_o_MUX_796_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          49   0.235   1.804  Mcompar_o<4>_cy<6> (o<4>)
     LUT3:I2->O            4   0.254   1.080  Mmux_a[0]_GND_11_o_MUX_843_o1101 (a[4]_GND_11_o_MUX_839_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi (Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<0> (Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          51   0.023   1.829  Mcompar_o<3>_cy<6> (o<3>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_11_o_MUX_881_o191 (a[3]_GND_11_o_MUX_878_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          43   0.023   1.704  Mcompar_o<2>_cy<7> (o<2>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_11_o_MUX_917_o181 (a[2]_GND_11_o_MUX_915_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.023   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/mul/a[15]_b[15]_div_1:o<0>'
     end scope: 'alu/mul:a[15]_b[15]_div_1_OUT<0>'
     end scope: 'alu:a[15]_b[15]_div_1_OUT<0>'
     LUT6:I5->O            1   0.254   0.000  Maccum_M_result_q_lut<0> (Maccum_M_result_q_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maccum_M_result_q_cy<0> (Maccum_M_result_q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<1> (Maccum_M_result_q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<2> (Maccum_M_result_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<3> (Maccum_M_result_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<4> (Maccum_M_result_q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<5> (Maccum_M_result_q_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<6> (Maccum_M_result_q_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<7> (Maccum_M_result_q_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<8> (Maccum_M_result_q_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<9> (Maccum_M_result_q_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<10> (Maccum_M_result_q_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<11> (Maccum_M_result_q_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<12> (Maccum_M_result_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<13> (Maccum_M_result_q_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_M_result_q_cy<14> (Maccum_M_result_q_cy<14>)
     XORCY:CI->O           1   0.206   0.000  Maccum_M_result_q_xor<15> (Result<15>3)
     FDRE:D                    0.074          M_result_q_15
    ----------------------------------------
    Total                     50.711ns (14.752ns logic, 35.959ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6232 / 505
-------------------------------------------------------------------------
Offset:              9.447ns (Levels of Logic = 23)
  Source:            io_dip<16> (PAD)
  Destination:       M_result_q_15 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<16> to M_result_q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   1.328   2.509  io_dip_16_IBUF (io_dip[0]_GND_5_o_equal_1_o_inv1)
     begin scope: 'alu:io_dip<0>'
     LUT6:I0->O            4   0.254   0.912  Sh121 (Sh12)
     LUT6:I4->O            1   0.250   0.910  Mmux_out25 (Mmux_out24)
     LUT5:I2->O            2   0.235   0.954  Mmux_out28 (Mmux_out27)
     LUT6:I3->O            1   0.235   0.790  Mmux_out29_SW1 (N106)
     end scope: 'alu:N106'
     LUT6:I4->O            1   0.250   0.000  Maccum_M_result_q_lut<0> (Maccum_M_result_q_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Maccum_M_result_q_cy<0> (Maccum_M_result_q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<1> (Maccum_M_result_q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<2> (Maccum_M_result_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<3> (Maccum_M_result_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<4> (Maccum_M_result_q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<5> (Maccum_M_result_q_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<6> (Maccum_M_result_q_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<7> (Maccum_M_result_q_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<8> (Maccum_M_result_q_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<9> (Maccum_M_result_q_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<10> (Maccum_M_result_q_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<11> (Maccum_M_result_q_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<12> (Maccum_M_result_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maccum_M_result_q_cy<13> (Maccum_M_result_q_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Maccum_M_result_q_cy<14> (Maccum_M_result_q_cy<14>)
     XORCY:CI->O           1   0.206   0.000  Maccum_M_result_q_xor<15> (Result<15>3)
     FDRE:D                    0.074          M_result_q_15
    ----------------------------------------
    Total                      9.447ns (3.372ns logic, 6.075ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 692 / 27
-------------------------------------------------------------------------
Offset:              10.909ns (Levels of Logic = 9)
  Source:            tst/addTest/M_state_q_FSM_FFd5 (FF)
  Destination:       io_led<1> (PAD)
  Source Clock:      clk rising

  Data Path: tst/addTest/M_state_q_FSM_FFd5 to io_led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.525   1.665  M_state_q_FSM_FFd5 (M_state_q_FSM_FFd5)
     LUT5:I0->O            1   0.254   0.681  M_add_a<0>1 (M_add_a<0>)
     begin scope: 'tst/addTest/add:b<0>'
     MUXCY:DI->O           1   0.181   0.000  Maddsub_holder_cy<0> (Maddsub_holder_cy<0>)
     XORCY:CI->O           7   0.206   1.365  Maddsub_holder_xor<1> (out<1>)
     end scope: 'tst/addTest/add:out<1>'
     end scope: 'tst/addTest:M_add_out<1>'
     end scope: 'tst:M_add_out<1>'
     LUT6:I0->O            1   0.254   0.910  Mmux_io_led<1>12 (Mmux_io_led<1>11)
     LUT4:I1->O            1   0.235   0.790  Mmux_io_led<1>14 (Mmux_io_led<1>13)
     LUT6:I4->O            1   0.250   0.681  Mmux_io_led<1>15 (io_led_1_OBUF)
     OBUF:I->O                 2.912          io_led_1_OBUF (io_led<1>)
    ----------------------------------------
    Total                     10.909ns (4.817ns logic, 6.092ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 96 / 31
-------------------------------------------------------------------------
Delay:               8.450ns (Levels of Logic = 4)
  Source:            io_dip<22> (PAD)
  Destination:       io_seg<6> (PAD)

  Data Path: io_dip<22> to io_seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.328   1.835  io_dip_22_IBUF (io_led_22_OBUF)
     LUT6:I0->O            7   0.254   1.186  Sh441 (Sh44)
     LUT4:I0->O            1   0.254   0.681  io_seg<6>1 (io_seg_6_OBUF)
     OBUF:I->O                 2.912          io_seg_6_OBUF (io_seg<6>)
    ----------------------------------------
    Total                      8.450ns (4.748ns logic, 3.702ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   50.711|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.68 secs
 
--> 


Total memory usage is 431628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  139 (   0 filtered)
Number of infos    :   16 (   0 filtered)

