Analysis & Synthesis report for RANSAC_NIOS
Sat Jun 24 18:25:44 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram|altsyncram_edh1:auto_generated
 18. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated
 19. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1k91:auto_generated
 21. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 25. Source assignments for RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated
 28. Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 32. Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 33. Source assignments for altera_reset_controller:rst_controller
 34. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for altera_reset_controller:rst_controller_001
 37. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a
 40. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b
 42. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 44. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram
 45. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 47. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 48. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 49. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 50. Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy
 51. Parameter Settings for User Entity Instance: RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo
 52. Parameter Settings for User Entity Instance: RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo
 53. Parameter Settings for User Entity Instance: RANSAC_NIOS_memoria:memoria
 54. Parameter Settings for User Entity Instance: RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator
 56. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator
 57. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
 58. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator
 59. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator
 60. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent
 61. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent
 62. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
 63. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent
 66. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent
 69. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_004|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 77. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 78. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 81. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 82. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 85. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 86. Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 87. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 88. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 89. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 90. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
 91. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. altsyncram Parameter Settings by Entity Instance
 94. scfifo Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 96. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
 97. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 98. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 99. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
100. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
101. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
102. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode"
103. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode"
104. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode"
105. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode"
106. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo"
107. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent"
108. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo"
109. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent"
110. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
111. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
112. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent"
113. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent"
114. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator"
115. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator"
116. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
117. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator"
118. Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator"
119. Port Connectivity Checks: "RANSAC_NIOS_memoria:memoria"
120. Port Connectivity Checks: "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic"
121. Port Connectivity Checks: "RANSAC_NIOS_jtag:jtag"
122. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy"
123. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
124. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
125. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_pib:the_RANSAC_NIOS_Processador_nios2_oci_pib"
126. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo|RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc"
127. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace|RANSAC_NIOS_Processador_nios2_oci_td_mode:RANSAC_NIOS_Processador_nios2_oci_trc_ctrl_td_mode"
128. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_itrace:the_RANSAC_NIOS_Processador_nios2_oci_itrace"
129. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk"
130. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_xbrk:the_RANSAC_NIOS_Processador_nios2_oci_xbrk"
131. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug"
132. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci"
133. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_test_bench:the_RANSAC_NIOS_Processador_test_bench"
134. Port Connectivity Checks: "RANSAC_NIOS_Processador:processador"
135. Post-Synthesis Netlist Statistics for Top Partition
136. Elapsed Time Per Partition
137. Analysis & Synthesis Messages
138. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 24 18:25:44 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RANSAC_NIOS                                 ;
; Top-level Entity Name              ; RANSAC_NIOS                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,642                                       ;
;     Total combinational functions  ; 1,454                                       ;
;     Dedicated logic registers      ; 892                                         ;
; Total registers                    ; 892                                         ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 535,552                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; RANSAC_NIOS        ; RANSAC_NIOS        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                    ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; RANSAC_NIOS/synthesis/RANSAC_NIOS.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v                                                                 ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v                                          ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v                                        ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_irq_mapper.sv                                          ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v                                    ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v                  ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv                       ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv                           ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_demux.sv                         ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv                       ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux.sv                           ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux_001.sv                     ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux.sv                         ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv                        ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv                        ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv                        ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv                            ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_master_agent.sv                                      ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_master_translator.sv                                 ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.hex                                            ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.hex                                            ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v                                              ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v                                              ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v                                                 ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v                                                 ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v                                          ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v                                          ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_sysclk.v                 ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_sysclk.v                 ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_tck.v                    ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_tck.v                    ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v                ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v                ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_ociram_default_contents.mif                ; yes             ; User Memory Initialization File              ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_ociram_default_contents.mif                ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_oci_test_bench.v                           ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_oci_test_bench.v                           ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_rf_ram_a.mif                               ; yes             ; User Memory Initialization File              ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_rf_ram_a.mif                               ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_rf_ram_b.mif                               ; yes             ; User Memory Initialization File              ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_rf_ram_b.mif                               ; RANSAC_NIOS ;
; RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_test_bench.v                               ; yes             ; User Verilog HDL File                        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_test_bench.v                               ; RANSAC_NIOS ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; aglobal181.inc                                                                                      ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/aglobal181.inc                                                                                       ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_edh1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_edh1.tdf                                                                              ;             ;
; db/altsyncram_fdh1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_fdh1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                            ;             ;
; db/altsyncram_1k91.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_1k91.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                                           ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                                        ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                         ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                         ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                                         ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                         ;             ;
; db/scfifo_jr21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/cntr_do7.tdf                                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_nio1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                  ;             ;
; db/altsyncram_8rg1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf                                                                              ;             ;
; db/decode_jsa.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/decode_jsa.tdf                                                                                   ;             ;
; db/mux_gob.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/mux_gob.tdf                                                                                      ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/sldf59ee061/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,642         ;
;                                             ;               ;
; Total combinational functions               ; 1454          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 675           ;
;     -- 3 input functions                    ; 480           ;
;     -- <=2 input functions                  ; 299           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1344          ;
;     -- arithmetic mode                      ; 110           ;
;                                             ;               ;
; Total registers                             ; 892           ;
;     -- Dedicated logic registers            ; 892           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total memory bits                           ; 535552        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 897           ;
; Total fan-out                               ; 10504         ;
; Average fan-out                             ; 4.14          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |RANSAC_NIOS                                                                                                                            ; 1454 (0)            ; 892 (0)                   ; 535552      ; 0            ; 0       ; 0         ; 2    ; 0            ; |RANSAC_NIOS                                                                                                                                                                                                                                                                                                                                                                                ; RANSAC_NIOS                                       ; RANSAC_NIOS  ;
;    |RANSAC_NIOS_Processador:processador|                                                                                                ; 907 (618)           ; 575 (306)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador                                                                                                                                                                                                                                                                                                                                            ; RANSAC_NIOS_Processador                           ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|                                                         ; 289 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci                                                                                                                                                                                                                                                                    ; RANSAC_NIOS_Processador_nios2_oci                 ; RANSAC_NIOS  ;
;          |RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper                                                                                                                                                            ; RANSAC_NIOS_Processador_jtag_debug_module_wrapper ; RANSAC_NIOS  ;
;             |RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk                                                      ; RANSAC_NIOS_Processador_jtag_debug_module_sysclk  ; RANSAC_NIOS  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;             |RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck                                                            ; RANSAC_NIOS_Processador_jtag_debug_module_tck     ; RANSAC_NIOS  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;             |sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy                                                                                       ; sld_virtual_jtag_basic                            ; work         ;
;          |RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|                                        ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg                                                                                                                                                                              ; RANSAC_NIOS_Processador_nios2_avalon_reg          ; RANSAC_NIOS  ;
;          |RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break|                                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break                                                                                                                                                                                ; RANSAC_NIOS_Processador_nios2_oci_break           ; RANSAC_NIOS  ;
;          |RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|                                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug                                                                                                                                                                                ; RANSAC_NIOS_Processador_nios2_oci_debug           ; RANSAC_NIOS  ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; altera_std_synchronizer                           ; work         ;
;          |RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|                                                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem                                                                                                                                                                                      ; RANSAC_NIOS_Processador_nios2_ocimem              ; RANSAC_NIOS  ;
;             |RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram                                                                                                   ; RANSAC_NIOS_Processador_ociram_sp_ram_module      ; RANSAC_NIOS  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_1k91:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1k91:auto_generated                                          ; altsyncram_1k91                                   ; work         ;
;       |RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a                                                                                                                                                                                                                                                     ; RANSAC_NIOS_Processador_register_bank_a_module    ; RANSAC_NIOS  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;             |altsyncram_edh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram|altsyncram_edh1:auto_generated                                                                                                                                                                                            ; altsyncram_edh1                                   ; work         ;
;       |RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b                                                                                                                                                                                                                                                     ; RANSAC_NIOS_Processador_register_bank_b_module    ; RANSAC_NIOS  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;             |altsyncram_fdh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated                                                                                                                                                                                            ; altsyncram_fdh1                                   ; work         ;
;    |RANSAC_NIOS_jtag:jtag|                                                                                                              ; 146 (40)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag                                                                                                                                                                                                                                                                                                                                                          ; RANSAC_NIOS_jtag                                  ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|                                                                         ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r                                                                                                                                                                                                                                                                                                  ; RANSAC_NIOS_jtag_scfifo_r                         ; RANSAC_NIOS  ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                     ; scfifo                                            ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                          ; scfifo_jr21                                       ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                     ; a_dpfifo_l011                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                             ; a_fefifo_7cf                                      ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                        ; cntr_do7                                          ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                             ; altsyncram_nio1                                   ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                               ; cntr_1ob                                          ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                     ; cntr_1ob                                          ; work         ;
;       |RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|                                                                         ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w                                                                                                                                                                                                                                                                                                  ; RANSAC_NIOS_jtag_scfifo_w                         ; RANSAC_NIOS  ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                     ; scfifo                                            ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                          ; scfifo_jr21                                       ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                     ; a_dpfifo_l011                                     ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                             ; a_fefifo_7cf                                      ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                        ; cntr_do7                                          ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                             ; altsyncram_nio1                                   ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                               ; cntr_1ob                                          ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                     ; cntr_1ob                                          ; work         ;
;       |alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|                                                                            ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                 ; work         ;
;    |RANSAC_NIOS_memoria:memoria|                                                                                                        ; 11 (1)              ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_memoria:memoria                                                                                                                                                                                                                                                                                                                                                    ; RANSAC_NIOS_memoria                               ; RANSAC_NIOS  ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 10 (0)              ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;          |altsyncram_8rg1:auto_generated|                                                                                               ; 10 (0)              ; 1 (1)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated                                                                                                                                                                                                                                                                                           ; altsyncram_8rg1                                   ; work         ;
;             |decode_jsa:decode3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated|decode_jsa:decode3                                                                                                                                                                                                                                                                        ; decode_jsa                                        ; work         ;
;             |mux_gob:mux2|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated|mux_gob:mux2                                                                                                                                                                                                                                                                              ; mux_gob                                           ; work         ;
;    |RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 226 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                ; RANSAC_NIOS_mm_interconnect_0                     ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                              ; RANSAC_NIOS_mm_interconnect_0_cmd_demux           ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                      ; RANSAC_NIOS_mm_interconnect_0_cmd_demux_001       ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                      ; RANSAC_NIOS_mm_interconnect_0_cmd_demux_001       ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                      ; RANSAC_NIOS_mm_interconnect_0_cmd_demux_001       ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 56 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                          ; RANSAC_NIOS_mm_interconnect_0_cmd_mux_001         ; RANSAC_NIOS  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                          ; RANSAC_NIOS_mm_interconnect_0_cmd_mux_001         ; RANSAC_NIOS  ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_router:router|                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                    ; RANSAC_NIOS_mm_interconnect_0_router              ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_router_001:router_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                            ; RANSAC_NIOS_mm_interconnect_0_router_001          ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                  ; RANSAC_NIOS_mm_interconnect_0_rsp_mux             ; RANSAC_NIOS  ;
;       |RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                          ; RANSAC_NIOS_mm_interconnect_0_rsp_mux_001         ; RANSAC_NIOS  ;
;       |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                     ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; RANSAC_NIOS  ;
;       |altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; RANSAC_NIOS  ;
;       |altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; RANSAC_NIOS  ;
;       |altera_merlin_master_agent:processador_data_master_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                        ; RANSAC_NIOS  ;
;       |altera_merlin_master_agent:processador_instruction_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                        ; RANSAC_NIOS  ;
;       |altera_merlin_master_translator:processador_data_master_translator|                                                              ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                   ; RANSAC_NIOS  ;
;       |altera_merlin_master_translator:processador_instruction_master_translator|                                                       ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator                                                                                                                                                                                                                                                      ; altera_merlin_master_translator                   ; RANSAC_NIOS  ;
;       |altera_merlin_slave_agent:processador_jtag_debug_module_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; RANSAC_NIOS  ;
;       |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                                ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; RANSAC_NIOS  ;
;       |altera_merlin_slave_translator:memoria_s1_translator|                                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; RANSAC_NIOS  ;
;       |altera_merlin_slave_translator:processador_jtag_debug_module_translator|                                                         ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; RANSAC_NIOS  ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; RANSAC_NIOS  ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; RANSAC_NIOS  ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; RANSAC_NIOS  ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; RANSAC_NIOS  ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; RANSAC_NIOS  ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; RANSAC_NIOS  ;
;    |sld_hub:auto_hub|                                                                                                                   ; 151 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 150 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 149 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 149 (108)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1k91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; RANSAC_NIOS_Processador_ociram_default_contents.mif ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram|altsyncram_edh1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; RANSAC_NIOS_Processador_rf_ram_a.mif                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; RANSAC_NIOS_Processador_rf_ram_b.mif                ;
; RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                                ;
; RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; RANSAC_NIOS_memoria.hex                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File  ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS                                                                                                                                                                                                                                                                     ; RANSAC_NIOS.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |RANSAC_NIOS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_irq_mapper:irq_mapper                                                                                                                                                                                                                                   ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag                                                                                                                                                                                                                                               ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_memoria:memoria                                                                                                                                                                                                                                         ; RANSAC_NIOS.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                     ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; RANSAC_NIOS.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                   ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; RANSAC_NIOS.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; RANSAC_NIOS.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                           ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                               ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                               ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                              ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                         ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                    ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent                                                                                                                                                                          ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo                                                                                                                                                                     ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator                                                                                                                                                                ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent                                                                                                                                                            ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator                                                                                                                                                  ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent                                                                                                                                                     ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator                                                                                                                                           ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent                                                                                                                                                       ; RANSAC_NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo                                                                                                                                                  ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator                                                                                                                                             ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router                                                                                                                                                                         ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001                                                                                                                                                                 ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002                                                                                                                                                                 ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003                                                                                                                                                                 ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_004                                                                                                                                                                 ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                           ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                           ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; RANSAC_NIOS.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                               ; RANSAC_NIOS.qsys ;
; Altera ; altera_nios2_qsys               ; 16.1    ; N/A          ; N/A          ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador                                                                                                                                                                                                                                 ; RANSAC_NIOS.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; RANSAC_NIOS.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |RANSAC_NIOS|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; RANSAC_NIOS.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator|av_chipselect_pre                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[0..6,8..31]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|W_ipending_reg[0..6,8..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|R_ctrl_custom                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_im:the_RANSAC_NIOS_Processador_nios2_oci_im|trc_im_addr[0..6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_im:the_RANSAC_NIOS_Processador_nios2_oci_im|trc_wrap                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_xbrk:the_RANSAC_NIOS_Processador_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_control_rd_data[1..6,8..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[1]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[2]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[2]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[3]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[3]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[4]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[4]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[5]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[5]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[6]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[6]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[8]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[8]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[9]                                                                                                               ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[9]                                                                                                               ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[10]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[10]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[11]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[11]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[12]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[12]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[13]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[13]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[14]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[14]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[15]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[15]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[16]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[16]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[17]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[17]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[18]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[18]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[19]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[19]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[20]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[20]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[21]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[21]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[22]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[22]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[23]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[23]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[24]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[24]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[25]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[25]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[26]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[26]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[27]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[27]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[28]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[28]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[29]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[29]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[30]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[30]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[31]                                                                                                              ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[31]                                                                                                              ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[0]                                                                                                               ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                     ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                     ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                     ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                  ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                  ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                  ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                         ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                         ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                  ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                  ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                  ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                  ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                  ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                  ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                     ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                     ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                     ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent|hold_waitrequest                                                                                                                                                                                                      ; Merged with RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent|hold_waitrequest                                                                                                                                                                                               ; Merged with RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                         ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Merged with RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break|trigger_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break|trigbrktype                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize.011 ; Merged with RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize.001 ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 218                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                   ; Stuck at GND              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                ; Stuck at GND              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                       ; Stuck at GND              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                           ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_break,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break|trigbrktype                                                                                                                    ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[5]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[5]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[1]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[1]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break|trigger_state                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                       ; Lost Fanouts              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                       ; Lost Fanouts              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; RANSAC_NIOS_Processador:processador|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                ; Stuck at GND              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                   ; Stuck at GND              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; Stuck at GND              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC              ; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 892   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 546   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 379   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                             ; 11      ;
; RANSAC_NIOS_Processador:processador|hbreak_enabled                                                                                                                                                                                                                                                                              ; 9       ;
; RANSAC_NIOS_jtag:jtag|t_dav                                                                                                                                                                                                                                                                                                     ; 3       ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                 ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                 ; 15      ;
; RANSAC_NIOS_Processador:processador|i_read                                                                                                                                                                                                                                                                                      ; 4       ;
; RANSAC_NIOS_Processador:processador|F_pc[15]                                                                                                                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; 4       ;
; RANSAC_NIOS_jtag:jtag|av_waitrequest                                                                                                                                                                                                                                                                                            ; 4       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg|oci_ienable[7]                                                                                                                ; 2       ;
; RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 34                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|readdata[1]                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|D_iw[12]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|d_byteenable[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|E_src2[4]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|E_src1[26]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|E_src1[13]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|E_shift_rot_result[13]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|MonDReg[26]                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|MonDReg[5]                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break|break_readreg[2]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|W_alu_result[5]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|E_src2[27]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|d_writedata[28]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|MonAReg[5]                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|F_pc[8]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|d_byteenable[3]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RANSAC_NIOS|RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|E_logic_result[9]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|W_rf_wr_data[10]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RANSAC_NIOS|RANSAC_NIOS_Processador:processador|D_dst_regnum[3]                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram|altsyncram_edh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1k91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a ;
+----------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                            ;
+----------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; lpm_file       ; RANSAC_NIOS_Processador_rf_ram_a.mif ; String                                                                                                          ;
+----------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                  ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 5                                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 32                                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                                   ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 5                                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 32                                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                               ;
; INIT_FILE                          ; RANSAC_NIOS_Processador_rf_ram_a.mif ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_edh1                      ; Untyped                                                                                                               ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b ;
+----------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                                                                            ;
+----------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; lpm_file       ; RANSAC_NIOS_Processador_rf_ram_b.mif ; String                                                                                                          ;
+----------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                                                  ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 5                                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 32                                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 32                                   ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 5                                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 32                                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                                                               ;
; INIT_FILE                          ; RANSAC_NIOS_Processador_rf_ram_b.mif ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_fdh1                      ; Untyped                                                                                                               ;
+------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram ;
+----------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                               ; Type                                                                                                                                                                                                                                               ;
+----------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; RANSAC_NIOS_Processador_ociram_default_contents.mif ; String                                                                                                                                                                                                                                             ;
+----------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                                                                                                                                                                                                                                     ;
+------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                         ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                                                  ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                                                   ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                                                 ; Signed Integer                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                                                   ; Signed Integer                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; RANSAC_NIOS_Processador_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Signed Integer                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_1k91                                     ; Untyped                                                                                                                                                                                                                                                  ;
+------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_memoria:memoria ;
+----------------+-------------------------+-------------------------------+
; Parameter Name ; Value                   ; Type                          ;
+----------------+-------------------------+-------------------------------+
; INIT_FILE      ; RANSAC_NIOS_memoria.hex ; String                        ;
+----------------+-------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+-------------------------------------+
; Parameter Name                     ; Value                   ; Type                                ;
+------------------------------------+-------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                             ;
; WIDTH_A                            ; 32                      ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WIDTH_B                            ; 1                       ; Untyped                             ;
; WIDTHAD_B                          ; 1                       ; Untyped                             ;
; NUMWORDS_B                         ; 1                       ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                             ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; INIT_FILE                          ; RANSAC_NIOS_memoria.hex ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 16384                   ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8rg1         ; Untyped                             ;
+------------------------------------+-------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_004|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                          ;
; Entity Instance            ; RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:memoria_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:memoria_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processador_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processador_jtag_debug_module_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_memoria:memoria" ;
+--------+-------+----------+-----------------------------+
; Port   ; Type  ; Severity ; Details                     ;
+--------+-------+----------+-----------------------------+
; freeze ; Input ; Info     ; Stuck at GND                ;
+--------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic"                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_jtag:jtag"                                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_pib:the_RANSAC_NIOS_Processador_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo|RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace|RANSAC_NIOS_Processador_nios2_oci_td_mode:RANSAC_NIOS_Processador_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_itrace:the_RANSAC_NIOS_Processador_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_xbrk:the_RANSAC_NIOS_Processador_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+
; oci_ienable[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; oci_ienable[6..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_test_bench:the_RANSAC_NIOS_Processador_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                         ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "RANSAC_NIOS_Processador:processador" ;
+--------------+--------+----------+------------------------------+
; Port         ; Type   ; Severity ; Details                      ;
+--------------+--------+----------+------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected       ;
+--------------+--------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 807                         ;
;     CLR               ; 221                         ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 76                          ;
;     ENA               ; 144                         ;
;     ENA CLR           ; 159                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 11                          ;
;     plain             ; 129                         ;
; cycloneiii_lcell_comb ; 1303                        ;
;     arith             ; 102                         ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 1201                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 174                         ;
;         3 data inputs ; 396                         ;
;         4 data inputs ; 606                         ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 2.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jun 24 18:24:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RANSAC_NIOS -c RANSAC_NIOS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/ransac_nios.v
    Info (12023): Found entity 1: RANSAC_NIOS File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_irq_mapper.sv
    Info (12023): Found entity 1: RANSAC_NIOS_irq_mapper File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0.v
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_rsp_mux_001 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_rsp_mux File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_rsp_demux File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_mux_001 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_mux File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_demux_001 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_cmd_demux File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_003_default_decode File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: RANSAC_NIOS_mm_interconnect_0_router_003 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_002_default_decode File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: RANSAC_NIOS_mm_interconnect_0_router_002 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_001_default_decode File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: RANSAC_NIOS_mm_interconnect_0_router_001 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: RANSAC_NIOS_mm_interconnect_0_router_default_decode File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: RANSAC_NIOS_mm_interconnect_0_router File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_memoria.v
    Info (12023): Found entity 1: RANSAC_NIOS_memoria File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_jtag.v
    Info (12023): Found entity 1: RANSAC_NIOS_jtag_sim_scfifo_w File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 21
    Info (12023): Found entity 2: RANSAC_NIOS_jtag_scfifo_w File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 78
    Info (12023): Found entity 3: RANSAC_NIOS_jtag_sim_scfifo_r File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 164
    Info (12023): Found entity 4: RANSAC_NIOS_jtag_scfifo_r File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 243
    Info (12023): Found entity 5: RANSAC_NIOS_jtag File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 331
Info (12021): Found 21 design units, including 21 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador.v
    Info (12023): Found entity 1: RANSAC_NIOS_Processador_register_bank_a_module File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 21
    Info (12023): Found entity 2: RANSAC_NIOS_Processador_register_bank_b_module File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 87
    Info (12023): Found entity 3: RANSAC_NIOS_Processador_nios2_oci_debug File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 153
    Info (12023): Found entity 4: RANSAC_NIOS_Processador_ociram_sp_ram_module File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 295
    Info (12023): Found entity 5: RANSAC_NIOS_Processador_nios2_ocimem File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 359
    Info (12023): Found entity 6: RANSAC_NIOS_Processador_nios2_avalon_reg File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 543
    Info (12023): Found entity 7: RANSAC_NIOS_Processador_nios2_oci_break File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 636
    Info (12023): Found entity 8: RANSAC_NIOS_Processador_nios2_oci_xbrk File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 931
    Info (12023): Found entity 9: RANSAC_NIOS_Processador_nios2_oci_dbrk File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1138
    Info (12023): Found entity 10: RANSAC_NIOS_Processador_nios2_oci_itrace File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1325
    Info (12023): Found entity 11: RANSAC_NIOS_Processador_nios2_oci_td_mode File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1649
    Info (12023): Found entity 12: RANSAC_NIOS_Processador_nios2_oci_dtrace File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1717
    Info (12023): Found entity 13: RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1812
    Info (12023): Found entity 14: RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1884
    Info (12023): Found entity 15: RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1927
    Info (12023): Found entity 16: RANSAC_NIOS_Processador_nios2_oci_fifo File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1974
    Info (12023): Found entity 17: RANSAC_NIOS_Processador_nios2_oci_pib File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2476
    Info (12023): Found entity 18: RANSAC_NIOS_Processador_nios2_oci_im File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2545
    Info (12023): Found entity 19: RANSAC_NIOS_Processador_nios2_performance_monitors File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2662
    Info (12023): Found entity 20: RANSAC_NIOS_Processador_nios2_oci File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2679
    Info (12023): Found entity 21: RANSAC_NIOS_Processador File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: RANSAC_NIOS_Processador_jtag_debug_module_sysclk File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_tck.v
    Info (12023): Found entity 1: RANSAC_NIOS_Processador_jtag_debug_module_tck File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: RANSAC_NIOS_Processador_jtag_debug_module_wrapper File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_oci_test_bench.v
    Info (12023): Found entity 1: RANSAC_NIOS_Processador_oci_test_bench File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ransac_nios/synthesis/submodules/ransac_nios_processador_test_bench.v
    Info (12023): Found entity 1: RANSAC_NIOS_Processador_test_bench File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ransac.bdf
    Info (12023): Found entity 1: RANSAC
Info (12127): Elaborating entity "RANSAC_NIOS" for the top level hierarchy
Info (12128): Elaborating entity "RANSAC_NIOS_Processador" for hierarchy "RANSAC_NIOS_Processador:processador" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 80
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_test_bench" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_test_bench:the_RANSAC_NIOS_Processador_test_bench" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3856
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_register_bank_a_module" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 4341
Info (12128): Elaborating entity "altsyncram" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 58
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 58
Info (12133): Instantiated megafunction "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RANSAC_NIOS_Processador_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edh1.tdf
    Info (12023): Found entity 1: altsyncram_edh1 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_edh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_edh1" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_a_module:RANSAC_NIOS_Processador_register_bank_a|altsyncram:the_altsyncram|altsyncram_edh1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_register_bank_b_module" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 4362
Info (12128): Elaborating entity "altsyncram" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 124
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 124
Info (12133): Instantiated megafunction "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 124
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RANSAC_NIOS_Processador_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fdh1.tdf
    Info (12023): Found entity 1: altsyncram_fdh1 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_fdh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fdh1" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_register_bank_b_module:RANSAC_NIOS_Processador_register_bank_b|altsyncram:the_altsyncram|altsyncram_fdh1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 4831
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_debug" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2860
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 220
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 220
Info (12133): Instantiated megafunction "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_debug:the_RANSAC_NIOS_Processador_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_ocimem" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2880
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_ociram_sp_ram_module" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 510
Info (12128): Elaborating entity "altsyncram" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 335
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 335
Info (12133): Instantiated megafunction "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 335
    Info (12134): Parameter "init_file" = "RANSAC_NIOS_Processador_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1k91.tdf
    Info (12023): Found entity 1: altsyncram_1k91 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_1k91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1k91" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_ocimem:the_RANSAC_NIOS_Processador_nios2_ocimem|RANSAC_NIOS_Processador_ociram_sp_ram_module:RANSAC_NIOS_Processador_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1k91:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_avalon_reg" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_avalon_reg:the_RANSAC_NIOS_Processador_nios2_avalon_reg" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2899
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_break" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_break:the_RANSAC_NIOS_Processador_nios2_oci_break" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2930
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_xbrk" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_xbrk:the_RANSAC_NIOS_Processador_nios2_oci_xbrk" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2951
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_dbrk" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dbrk:the_RANSAC_NIOS_Processador_nios2_oci_dbrk" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2977
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_itrace" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_itrace:the_RANSAC_NIOS_Processador_nios2_oci_itrace" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2996
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_dtrace" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3011
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_td_mode" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_dtrace:the_RANSAC_NIOS_Processador_nios2_oci_dtrace|RANSAC_NIOS_Processador_nios2_oci_td_mode:RANSAC_NIOS_Processador_nios2_oci_trc_ctrl_td_mode" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 1766
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_fifo" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3030
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo|RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt:the_RANSAC_NIOS_Processador_nios2_oci_compute_input_tm_cnt" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2101
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo|RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_wrptr_inc" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2110
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo|RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc:the_RANSAC_NIOS_Processador_nios2_oci_fifo_cnt_inc" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2119
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_oci_test_bench" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_fifo:the_RANSAC_NIOS_Processador_nios2_oci_fifo|RANSAC_NIOS_Processador_oci_test_bench:the_RANSAC_NIOS_Processador_oci_test_bench" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2127
Warning (12158): Entity "RANSAC_NIOS_Processador_oci_test_bench" contains only dangling pins File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 2127
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_pib" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_pib:the_RANSAC_NIOS_Processador_nios2_oci_pib" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3040
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_nios2_oci_im" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_nios2_oci_im:the_RANSAC_NIOS_Processador_nios2_oci_im" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3061
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_jtag_debug_module_wrapper" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador.v Line: 3166
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_jtag_debug_module_tck" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_tck:the_RANSAC_NIOS_Processador_jtag_debug_module_tck" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v Line: 166
Info (12128): Elaborating entity "RANSAC_NIOS_Processador_jtag_debug_module_sysclk" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|RANSAC_NIOS_Processador_jtag_debug_module_sysclk:the_RANSAC_NIOS_Processador_jtag_debug_module_sysclk" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v Line: 189
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v Line: 219
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v Line: 219
Info (12133): Instantiated megafunction "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v Line: 219
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RANSAC_NIOS_Processador:processador|RANSAC_NIOS_Processador_nios2_oci:the_RANSAC_NIOS_Processador_nios2_oci|RANSAC_NIOS_Processador_jtag_debug_module_wrapper:the_RANSAC_NIOS_Processador_jtag_debug_module_wrapper|sld_virtual_jtag_basic:RANSAC_NIOS_Processador_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "RANSAC_NIOS_jtag" for hierarchy "RANSAC_NIOS_jtag:jtag" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 93
Info (12128): Elaborating entity "RANSAC_NIOS_jtag_scfifo_w" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 139
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 139
Info (12133): Instantiated megafunction "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_w:the_RANSAC_NIOS_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "RANSAC_NIOS_jtag_scfifo_r" for hierarchy "RANSAC_NIOS_jtag:jtag|RANSAC_NIOS_jtag_scfifo_r:the_RANSAC_NIOS_jtag_scfifo_r" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 569
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 569
Info (12133): Instantiated megafunction "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_jtag.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RANSAC_NIOS_jtag:jtag|alt_jtag_atlantic:RANSAC_NIOS_jtag_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "RANSAC_NIOS_memoria" for hierarchy "RANSAC_NIOS_memoria:memoria" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 107
Info (12128): Elaborating entity "altsyncram" for hierarchy "RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v Line: 69
Info (12130): Elaborated megafunction instantiation "RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v Line: 69
Info (12133): Instantiated megafunction "RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram" with the following parameter: File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_memoria.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "RANSAC_NIOS_memoria.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8rg1.tdf
    Info (12023): Found entity 1: altsyncram_8rg1 File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_8rg1" for hierarchy "RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated|decode_jsa:decode3" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "RANSAC_NIOS_memoria:memoria|altsyncram:the_altsyncram|altsyncram_8rg1:auto_generated|mux_gob:mux2" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/altsyncram_8rg1.tdf Line: 44
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 147
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_data_master_translator" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 359
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processador_instruction_master_translator" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 483
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processador_jtag_debug_module_translator" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 547
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:memoria_s1_translator" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 611
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_data_master_agent" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processador_instruction_master_agent" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 773
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 898
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_default_decode" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router:router|RANSAC_NIOS_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_001" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1180
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_001_default_decode" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_001:router_001|RANSAC_NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_002" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1196
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_002_default_decode" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_002:router_002|RANSAC_NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_003" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1212
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_router_003_default_decode" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_router_003:router_003|RANSAC_NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_cmd_demux" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_cmd_demux_001" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_cmd_mux" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_cmd_mux_001" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1320
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_rsp_demux" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1360
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_rsp_mux" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_rsp_mux_001" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1458
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "RANSAC_NIOS_mm_interconnect_0:mm_interconnect_0|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "RANSAC_NIOS_irq_mapper" for hierarchy "RANSAC_NIOS_irq_mapper:irq_mapper" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 154
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 217
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/RANSAC_NIOS/synthesis/RANSAC_NIOS.v Line: 280
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.24.18:25:05 Progress: Loading sldf59ee061/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ti/projetos/LAB4/ransac/hardware/Quartus/db/ip/sldf59ee061/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 321
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/ti/projetos/LAB4/ransac/hardware/Quartus/output_files/RANSAC_NIOS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1864 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1681 logic cells
    Info (21064): Implemented 176 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Sat Jun 24 18:25:44 2023
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ti/projetos/LAB4/ransac/hardware/Quartus/output_files/RANSAC_NIOS.map.smsg.


