# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 18:56:18  July 07, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		project_template_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M08SAU169C8GES
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:56:18  JULY 07, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name SYSTEMVERILOG_FILE top.sv
set_global_assignment -name SDC_FILE top.sdc
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_H6 -to CLK12M
set_location_assignment PIN_G5 -to CLK_X
set_location_assignment PIN_A3 -to FLASH_CLK
set_location_assignment PIN_A8 -to LED[0]
set_location_assignment PIN_A9 -to LED[1]
set_location_assignment PIN_A11 -to LED[2]
set_location_assignment PIN_A10 -to LED[3]
set_location_assignment PIN_B10 -to LED[4]
set_location_assignment PIN_C9 -to LED[5]
set_location_assignment PIN_C10 -to LED[6]
set_location_assignment PIN_D8 -to LED[7]
set_location_assignment PIN_E6 -to USER_BTN
set_instance_assignment -name IO_STANDARD "3.3 V SCHMITT TRIGGER" -to USER_BTN
set_location_assignment PIN_J5 -to SEN_INT1
set_location_assignment PIN_L4 -to SEN_INT2
set_location_assignment PIN_J7 -to SEN_SDI
set_location_assignment PIN_K5 -to SEN_SDO
set_location_assignment PIN_J6 -to SEN_SPC
set_location_assignment PIN_L5 -to SEN_CS
set_location_assignment PIN_K6 -to SDRAM_A[0]
set_location_assignment PIN_M5 -to SDRAM_A[1]
set_location_assignment PIN_N5 -to SDRAM_A[2]
set_location_assignment PIN_J8 -to SDRAM_A[3]
set_location_assignment PIN_N10 -to SDRAM_A[4]
set_location_assignment PIN_M11 -to SDRAM_A[5]
set_location_assignment PIN_N9 -to SDRAM_A[6]
set_location_assignment PIN_L10 -to SDRAM_A[7]
set_location_assignment PIN_M13 -to SDRAM_A[8]
set_location_assignment PIN_N8 -to SDRAM_A[9]
set_location_assignment PIN_N4 -to SDRAM_A[10]
set_location_assignment PIN_M10 -to SDRAM_A[11]
set_location_assignment PIN_L11 -to SDRAM_A[12]
set_location_assignment PIN_M12 -to SDRAM_A[13]
set_location_assignment PIN_N6 -to SDRAM_BA[0]
set_location_assignment PIN_K8 -to SDRAM_BA[1]
set_location_assignment PIN_M9 -to SDRAM_CLK
set_location_assignment PIN_M8 -to SDRAM_CKE
set_location_assignment PIN_N7 -to SDRAM_CAS
set_location_assignment PIN_M4 -to SDRAM_CS
set_location_assignment PIN_M7 -to SDRAM_RAS
set_location_assignment PIN_K7 -to SDRAM_WE
set_location_assignment PIN_E9 -to SDRAM_DQM[0]
set_location_assignment PIN_F12 -to SDRAM_DQM[1]
set_location_assignment PIN_D11 -to SDRAM_DQ[0]
set_location_assignment PIN_G10 -to SDRAM_DQ[1]
set_location_assignment PIN_F10 -to SDRAM_DQ[2]
set_location_assignment PIN_F9 -to SDRAM_DQ[3]
set_location_assignment PIN_E10 -to SDRAM_DQ[4]
set_location_assignment PIN_D9 -to SDRAM_DQ[5]
set_location_assignment PIN_G9 -to SDRAM_DQ[6]
set_location_assignment PIN_F8 -to SDRAM_DQ[7]
set_location_assignment PIN_F13 -to SDRAM_DQ[8]
set_location_assignment PIN_E12 -to SDRAM_DQ[9]
set_location_assignment PIN_E13 -to SDRAM_DQ[10]
set_location_assignment PIN_D12 -to SDRAM_DQ[11]
set_location_assignment PIN_C12 -to SDRAM_DQ[12]
set_location_assignment PIN_B12 -to SDRAM_DQ[13]
set_location_assignment PIN_B13 -to SDRAM_DQ[14]
set_location_assignment PIN_A12 -to SDRAM_DQ[15]
set_location_assignment PIN_B3 -to FLASH_CS
set_location_assignment PIN_A2 -to FLASH_DI
set_location_assignment PIN_B2 -to FLASH_DO
set_location_assignment PIN_H8 -to USER_DIO[0]
set_location_assignment PIN_K10 -to USER_DIO[1]
set_location_assignment PIN_H5 -to USER_DIO[2]
set_location_assignment PIN_H4 -to USER_DIO[3]
set_location_assignment PIN_J1 -to USER_DIO[4]
set_location_assignment PIN_J2 -to USER_DIO[5]
set_location_assignment PIN_L12 -to USER_DIO[6]
set_location_assignment PIN_J12 -to USER_DIO[7]
set_location_assignment PIN_J13 -to USER_DIO[8]
set_location_assignment PIN_K11 -to USER_DIO[9]
set_location_assignment PIN_K12 -to USER_DIO[10]
set_location_assignment PIN_J10 -to USER_DIO[11]
set_location_assignment PIN_H10 -to USER_DIO[12]
set_location_assignment PIN_H13 -to USER_DIO[13]
set_location_assignment PIN_G12 -to USER_DIO[14]
set_location_assignment PIN_M3 -to PIO[0]
set_location_assignment PIN_L3 -to PIO[1]
set_location_assignment PIN_M2 -to PIO[2]
set_location_assignment PIN_M1 -to PIO[3]
set_location_assignment PIN_N3 -to PIO[4]
set_location_assignment PIN_N2 -to PIO[5]
set_location_assignment PIN_K2 -to PIO[6]
set_location_assignment PIN_K1 -to PIO[7]
set_location_assignment PIN_B4 -to FT2232H_RX
set_location_assignment PIN_A4 -to FT2232H_TX
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top