// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 21.2 (Release Build #68.1)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from cnn_top_i_sfc_logic_s_c0_in_for_cond_cle0000c0_enter100_cnn_top0
// SystemVerilog created on Fri Mar  4 14:17:40 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module cnn_top_i_sfc_logic_s_c0_in_for_cond_cle0000c0_enter100_cnn_top0 (
    output wire [31:0] out_intel_reserved_ffwd_24_0_0_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_1_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_2_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_3_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_4_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_5_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_6_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_7_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_8_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_9_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_10_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_11_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_12_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_13_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_14_tpl,
    output wire [31:0] out_intel_reserved_ffwd_24_0_15_tpl,
    output wire [31:0] out_intel_reserved_ffwd_25_0_0_tpl,
    output wire [31:0] out_intel_reserved_ffwd_25_0_1_tpl,
    output wire [63:0] out_intel_reserved_ffwd_29_0_0_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_1_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_2_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_3_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_4_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_5_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_6_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_7_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_8_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_9_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_10_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_11_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_12_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_13_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_14_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_15_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_16_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_17_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_18_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_19_tpl,
    output wire [31:0] out_intel_reserved_ffwd_29_0_20_tpl,
    output wire [63:0] out_intel_reserved_ffwd_30_0_0_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_1_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_2_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_3_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_4_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_5_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_6_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_7_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_8_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_9_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_10_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_11_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_12_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_13_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_14_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_15_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_16_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_17_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_18_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_19_tpl,
    output wire [31:0] out_intel_reserved_ffwd_30_0_20_tpl,
    output wire [63:0] out_intel_reserved_ffwd_31_0_0_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_1_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_2_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_3_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_4_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_5_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_6_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_7_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_8_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_9_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_10_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_11_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_12_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_13_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_14_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_15_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_16_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_17_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_18_tpl,
    output wire [31:0] out_intel_reserved_ffwd_31_0_19_tpl,
    output wire [63:0] out_intel_reserved_ffwd_32_0_0_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_1_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_2_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_3_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_4_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_5_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_6_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_7_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_8_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_9_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_10_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_11_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_12_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_13_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_14_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_15_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_16_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_17_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_18_tpl,
    output wire [31:0] out_intel_reserved_ffwd_32_0_19_tpl,
    output wire [63:0] out_intel_reserved_ffwd_33_0_0_tpl,
    output wire [63:0] out_intel_reserved_ffwd_33_0_1_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_2_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_3_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_4_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_5_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_6_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_7_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_8_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_9_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_10_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_11_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_12_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_13_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_14_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_15_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_16_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_17_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_18_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_19_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_20_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_21_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_22_tpl,
    output wire [31:0] out_intel_reserved_ffwd_33_0_23_tpl,
    output wire [31:0] out_intel_reserved_ffwd_22_0,
    output wire [31:0] out_intel_reserved_ffwd_23_0,
    output wire [0:0] out_intel_reserved_ffwd_26_0,
    output wire [0:0] out_intel_reserved_ffwd_27_0,
    output wire [0:0] out_intel_reserved_ffwd_28_0,
    output wire [0:0] out_intel_reserved_ffwd_34_0,
    output wire [0:0] out_intel_reserved_ffwd_35_0,
    output wire [0:0] out_intel_reserved_ffwd_36_0,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_cnn_top1,
    output wire [0:0] out_unnamed_cnn_top46_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_0_0,
    input wire [31:0] in_intel_reserved_ffwd_10_0,
    input wire [31:0] in_intel_reserved_ffwd_11_0,
    input wire [31:0] in_intel_reserved_ffwd_12_0,
    input wire [31:0] in_intel_reserved_ffwd_13_0,
    input wire [31:0] in_intel_reserved_ffwd_14_0,
    input wire [31:0] in_intel_reserved_ffwd_15_0,
    input wire [31:0] in_intel_reserved_ffwd_16_0,
    input wire [31:0] in_intel_reserved_ffwd_17_0,
    input wire [31:0] in_intel_reserved_ffwd_18_0,
    input wire [31:0] in_intel_reserved_ffwd_19_0,
    input wire [63:0] in_intel_reserved_ffwd_1_0,
    input wire [31:0] in_intel_reserved_ffwd_20_0,
    input wire [63:0] in_intel_reserved_ffwd_2_0,
    input wire [63:0] in_intel_reserved_ffwd_3_0,
    input wire [31:0] in_intel_reserved_ffwd_43_0,
    input wire [31:0] in_intel_reserved_ffwd_44_0,
    input wire [31:0] in_intel_reserved_ffwd_5_0,
    input wire [31:0] in_intel_reserved_ffwd_6_0,
    input wire [31:0] in_intel_reserved_ffwd_7_0,
    input wire [31:0] in_intel_reserved_ffwd_8_0,
    input wire [31:0] in_intel_reserved_ffwd_9_0,
    output wire [31:0] out_intel_reserved_ffwd_21_0,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] bgTrunc_i_add_i176_i_cnn_top21_sel_x_b;
    wire [31:0] bgTrunc_i_sdiv_add112_cnn_top19_sel_x_b;
    wire [31:0] bgTrunc_i_sdiv_add_cnn_top5_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i_i_cnn_top2_sel_x_b;
    wire [31:0] c_i32_1139_recast_x_q;
    wire [31:0] c_i32_3138_recast_x_q;
    wire [31:0] c_i32_4136_recast_x_q;
    wire [63:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_0_tpl;
    wire [63:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_1_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_2_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_3_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_4_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_5_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_6_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_7_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_8_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_9_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_10_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_11_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_12_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_13_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_14_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_15_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_16_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_17_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_18_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_19_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_20_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_21_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_22_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_23_tpl;
    wire [63:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_0_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_1_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_2_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_3_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_4_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_5_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_6_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_7_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_8_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_9_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_10_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_11_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_12_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_13_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_14_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_15_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_16_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_17_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_18_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_19_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_20_tpl;
    wire [63:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_0_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_1_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_2_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_3_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_4_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_5_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_6_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_7_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_8_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_9_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_10_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_11_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_12_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_13_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_14_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_15_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_16_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_17_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_18_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_19_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_20_tpl;
    wire [63:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_0_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_1_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_2_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_3_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_4_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_5_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_6_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_7_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_8_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_9_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_10_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_11_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_12_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_13_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_14_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_15_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_16_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_17_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_18_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_19_tpl;
    wire [63:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_0_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_1_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_2_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_3_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_4_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_5_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_6_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_7_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_8_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_9_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_10_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_11_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_12_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_13_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_14_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_15_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_16_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_17_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_18_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_19_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_0_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_1_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_2_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_3_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_4_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_5_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_6_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_7_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_8_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_9_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_10_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_11_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_12_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_13_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_14_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_15_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x_out_intel_reserved_ffwd_25_0_0_tpl;
    wire [31:0] i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x_out_intel_reserved_ffwd_25_0_1_tpl;
    wire [31:0] c_float_0_000000e_00142_q;
    wire [31:0] c_i32_0137_q;
    wire [31:0] c_i32_1133_q;
    wire [31:0] c_i32_15135_q;
    wire [0:0] i_acl_5_cnn_top52_s;
    reg [0:0] i_acl_5_cnn_top52_q;
    wire [32:0] i_add_i176_i_cnn_top21_a;
    wire [32:0] i_add_i176_i_cnn_top21_b;
    logic [32:0] i_add_i176_i_cnn_top21_o;
    wire [32:0] i_add_i176_i_cnn_top21_q;
    wire [33:0] i_cmp3_i114_cnn_top13_a;
    wire [33:0] i_cmp3_i114_cnn_top13_b;
    logic [33:0] i_cmp3_i114_cnn_top13_o;
    wire [0:0] i_cmp3_i114_cnn_top13_c;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_spec_select9557_cnn_top39_out_dest_data_out_43_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_f32_unnamed_cnn_top29_cnn_top41_out_dest_data_out_44_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select13_cnn_top22_out_dest_data_out_5_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8114_cnn_top25_out_dest_data_out_7_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8215_cnn_top26_out_dest_data_out_8_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8316_cnn_top27_out_dest_data_out_9_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8317_cnn_top15_out_dest_data_out_9_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8418_cnn_top28_out_dest_data_out_10_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8519_cnn_top29_out_dest_data_out_11_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8620_cnn_top30_out_dest_data_out_12_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8621_cnn_top1_out_dest_data_out_12_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8722_cnn_top31_out_dest_data_out_13_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8723_cnn_top12_out_dest_data_out_13_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8724_cnn_top7_out_dest_data_out_13_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8825_cnn_top32_out_dest_data_out_14_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select8926_cnn_top33_out_dest_data_out_15_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9027_cnn_top34_out_dest_data_out_16_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9128_cnn_top35_out_dest_data_out_17_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9229_cnn_top36_out_dest_data_out_18_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9330_cnn_top37_out_dest_data_out_19_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9431_cnn_top49_out_dest_data_out_20_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9432_cnn_top45_out_dest_data_out_20_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9433_cnn_top42_out_dest_data_out_20_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_spec_select9434_cnn_top38_out_dest_data_out_20_0;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_cnn_top28_cnn_top24_out_dest_data_out_6_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11255_cnn_top56_out_dest_data_out_0_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11256_cnn_top54_out_dest_data_out_0_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11267_cnn_top60_out_dest_data_out_1_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11268_cnn_top58_out_dest_data_out_1_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1027s_class_ihc_mm_host_10s_ddr_out11279_cnn_top62_out_dest_data_out_2_0;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1029s_class_ihc_mm_host_11s_ddr_scale12910_cnn_top64_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top35_cnn_top73_out_intel_reserved_ffwd_26_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top36_cnn_top74_out_intel_reserved_ffwd_27_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top37_cnn_top75_out_intel_reserved_ffwd_28_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top43_cnn_top81_out_intel_reserved_ffwd_34_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top44_cnn_top82_out_intel_reserved_ffwd_35_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top45_cnn_top83_out_intel_reserved_ffwd_36_0;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top30_cnn_top68_out_intel_reserved_ffwd_21_0;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top31_cnn_top69_out_intel_reserved_ffwd_22_0;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top32_cnn_top70_out_intel_reserved_ffwd_23_0;
    wire [33:0] i_pivot_cnn_top43_a;
    wire [33:0] i_pivot_cnn_top43_b;
    logic [33:0] i_pivot_cnn_top43_o;
    wire [0:0] i_pivot_cnn_top43_c;
    wire [32:0] i_sdiv_add112_cnn_top19_a;
    wire [32:0] i_sdiv_add112_cnn_top19_b;
    logic [32:0] i_sdiv_add112_cnn_top19_o;
    wire [32:0] i_sdiv_add112_cnn_top19_q;
    wire [32:0] i_sdiv_add_cnn_top5_a;
    wire [32:0] i_sdiv_add_cnn_top5_b;
    logic [32:0] i_sdiv_add_cnn_top5_o;
    wire [32:0] i_sdiv_add_cnn_top5_q;
    wire [31:0] i_sdiv_and111_cnn_top18_q;
    wire [27:0] i_sdiv_and111_cnn_top18_vt_const_31_q;
    wire [31:0] i_sdiv_and111_cnn_top18_vt_join_q;
    wire [3:0] i_sdiv_and111_cnn_top18_vt_select_3_b;
    wire [31:0] i_sdiv_and_cnn_top4_q;
    wire [31:0] i_sdiv_and_cnn_top4_vt_join_q;
    wire [3:0] i_sdiv_and_cnn_top4_vt_select_3_b;
    wire [32:0] i_sub_i174_i_cnn_top16_a;
    wire [32:0] i_sub_i174_i_cnn_top16_b;
    logic [32:0] i_sub_i174_i_cnn_top16_o;
    wire [32:0] i_sub_i174_i_cnn_top16_q;
    wire [32:0] i_sub_i177_i_cnn_top8_a;
    wire [32:0] i_sub_i177_i_cnn_top8_b;
    logic [32:0] i_sub_i177_i_cnn_top8_o;
    wire [32:0] i_sub_i177_i_cnn_top8_q;
    wire [32:0] i_sub_i_i_cnn_top2_a;
    wire [32:0] i_sub_i_i_cnn_top2_b;
    logic [32:0] i_sub_i_i_cnn_top2_o;
    wire [32:0] i_sub_i_i_cnn_top2_q;
    wire [0:0] i_switchleaf2_cnn_top50_q;
    wire [0:0] i_switchleaf_cnn_top46_q;
    wire [0:0] i_switchleaf_not_cnn_top48_q;
    wire [0:0] i_unnamed_cnn_top53_q;
    wire [0:0] i_unnamed_cnn_top65_q;
    wire [0:0] i_unnamed_cnn_top66_q;
    wire [0:0] i_unnamed_cnn_top67_q;
    wire [0:0] signX_uid220_i_div_i178_i_cnn_top9_b;
    wire [31:0] xOC_uid221_i_div_i178_i_cnn_top9_b;
    wire [31:0] xOC_uid221_i_div_i178_i_cnn_top9_q;
    wire [32:0] xTC_uid222_i_div_i178_i_cnn_top9_a;
    wire [32:0] xTC_uid222_i_div_i178_i_cnn_top9_b;
    logic [32:0] xTC_uid222_i_div_i178_i_cnn_top9_o;
    wire [32:0] xTC_uid222_i_div_i178_i_cnn_top9_q;
    wire [31:0] nx_uid223_i_div_i178_i_cnn_top9_in;
    wire [31:0] nx_uid223_i_div_i178_i_cnn_top9_b;
    wire [32:0] newX_uid225_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_10_uid237_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_10_uid240_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_9_uid243_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_9_uid244_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_9_uid247_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_8_uid250_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_8_uid251_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_8_uid254_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_7_uid257_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_7_uid258_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_7_uid261_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_6_uid264_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_6_uid265_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_6_uid268_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_5_uid271_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_5_uid272_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_5_uid275_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_4_uid278_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_4_uid279_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_4_uid282_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_3_uid285_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_3_uid286_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_3_uid289_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_2_uid292_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_2_uid293_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_2_uid296_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_1_uid299_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_1_uid300_i_div_i178_i_cnn_top9_q;
    reg [2:0] rDigit_1_uid303_i_div_i178_i_cnn_top9_q;
    wire [5:0] y_0_uid306_i_div_i178_i_cnn_top9_q;
    reg [2:0] qDigit_0_uid307_i_div_i178_i_cnn_top9_q;
    wire [32:0] resFinalIntDiv_uid313_i_div_i178_i_cnn_top9_q;
    wire [31:0] resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_in;
    wire [31:0] resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b;
    wire [31:0] resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9_b;
    wire [31:0] resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9_q;
    wire [32:0] resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_a;
    wire [32:0] resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_b;
    logic [32:0] resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_o;
    wire [32:0] resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_q;
    wire [31:0] resFinalIntDiv_uid317_i_div_i178_i_cnn_top9_in;
    wire [31:0] resFinalIntDiv_uid317_i_div_i178_i_cnn_top9_b;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg26_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg27_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg28_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg29_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg30_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg31_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg32_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg33_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg34_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg35_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg36_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg37_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg38_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg39_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg40_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg41_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg42_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg43_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg44_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg45_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg46_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg47_q;
    wire [0:0] xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b;
    wire [30:0] rightShiftStage0Idx1Rng1_uid379_i_sdiv_mask110_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid380_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [1:0] seMsb_to2_uid383_in;
    wire [1:0] seMsb_to2_uid383_b;
    wire [29:0] rightShiftStage1Idx1Rng2_uid384_i_sdiv_mask110_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid385_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [3:0] seMsb_to4_uid388_in;
    wire [3:0] seMsb_to4_uid388_b;
    wire [27:0] rightShiftStage2Idx1Rng4_uid389_i_sdiv_mask110_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid390_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [7:0] seMsb_to8_uid393_in;
    wire [7:0] seMsb_to8_uid393_b;
    wire [23:0] rightShiftStage3Idx1Rng8_uid394_i_sdiv_mask110_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage3Idx1_uid395_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [15:0] seMsb_to16_uid398_in;
    wire [15:0] seMsb_to16_uid398_b;
    wire [15:0] rightShiftStage4Idx1Rng16_uid399_i_sdiv_mask110_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage4Idx1_uid400_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_q;
    wire [0:0] xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b;
    wire [30:0] rightShiftStage0Idx1Rng1_uid406_i_sdiv_mask_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid407_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [1:0] seMsb_to2_uid410_in;
    wire [1:0] seMsb_to2_uid410_b;
    wire [29:0] rightShiftStage1Idx1Rng2_uid411_i_sdiv_mask_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid412_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [3:0] seMsb_to4_uid415_in;
    wire [3:0] seMsb_to4_uid415_b;
    wire [27:0] rightShiftStage2Idx1Rng4_uid416_i_sdiv_mask_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid417_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [7:0] seMsb_to8_uid420_in;
    wire [7:0] seMsb_to8_uid420_b;
    wire [23:0] rightShiftStage3Idx1Rng8_uid421_i_sdiv_mask_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage3Idx1_uid422_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [15:0] seMsb_to16_uid425_in;
    wire [15:0] seMsb_to16_uid425_b;
    wire [15:0] rightShiftStage4Idx1Rng16_uid426_i_sdiv_mask_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage4Idx1_uid427_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_q;
    wire [0:0] xMSB_uid431_i_sdiv_sh113_cnn_top0_shift_x_b;
    wire [3:0] seMsb_to4_uid433_in;
    wire [3:0] seMsb_to4_uid433_b;
    wire [27:0] rightShiftStage0Idx1Rng4_uid434_i_sdiv_sh113_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid435_i_sdiv_sh113_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_q;
    wire [0:0] xMSB_uid439_i_sdiv_sh_cnn_top0_shift_x_b;
    wire [3:0] seMsb_to4_uid441_in;
    wire [3:0] seMsb_to4_uid441_b;
    wire [27:0] rightShiftStage0Idx1Rng4_uid442_i_sdiv_sh_cnn_top0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid443_i_sdiv_sh_cnn_top0_shift_x_q;
    wire [0:0] rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_s;
    reg [31:0] rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_q;
    wire [0:0] i_cmp_i116_cnn_top10_cmp_sign_q;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_k;
    wire [2:0] chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l;
    reg [2:0] redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_q;
    reg [2:0] redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_0;
    reg [2:0] redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_1;
    reg [2:0] redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_q;
    reg [2:0] redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_0;
    reg [2:0] redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_1;
    reg [2:0] redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_q;
    reg [2:0] redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_0;
    reg [2:0] redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_1;
    reg [2:0] redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_q;
    reg [2:0] redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_delay_0;
    reg [2:0] redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_q;
    reg [2:0] redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_delay_0;
    reg [2:0] redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_q;
    reg [2:0] redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_delay_0;
    reg [2:0] redist6_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h_1_q;
    reg [2:0] redist7_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i_1_q;
    reg [2:0] redist8_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j_1_q;
    reg [2:0] redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_q;
    reg [2:0] redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_0;
    reg [2:0] redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_1;
    reg [31:0] redist10_resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b_1_q;
    reg [2:0] redist11_qDigit_6_uid265_i_div_i178_i_cnn_top9_q_2_q;
    reg [2:0] redist12_qDigit_7_uid258_i_div_i178_i_cnn_top9_q_2_q;
    reg [2:0] redist13_qDigit_8_uid251_i_div_i178_i_cnn_top9_q_2_q;
    reg [2:0] redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_q;
    reg [2:0] redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_delay_0;
    reg [31:0] redist15_nx_uid223_i_div_i178_i_cnn_top9_b_1_q;
    reg [0:0] redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_q;
    reg [0:0] redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_0;
    reg [0:0] redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_1;
    reg [0:0] redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_2;
    reg [0:0] redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_3;
    reg [0:0] redist17_sync_together173_in_i_valid_1_q;
    reg [0:0] redist18_sync_together173_in_i_valid_2_q;
    reg [0:0] redist19_sync_together173_in_i_valid_6_q;
    reg [0:0] redist19_sync_together173_in_i_valid_6_delay_0;
    reg [0:0] redist19_sync_together173_in_i_valid_6_delay_1;
    reg [0:0] redist19_sync_together173_in_i_valid_6_delay_2;
    reg [0:0] redist20_i_switchleaf_cnn_top46_q_1_q;
    reg [0:0] redist21_i_acl_5_cnn_top52_q_1_q;
    reg [31:0] redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q;
    reg [31:0] redist23_bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b_1_q;
    reg [31:0] redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // valid_fanout_reg35(REG,353)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg35_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(in_i_valid);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // valid_fanout_reg20(REG,338)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9434_cnn_top38(BLACKBOX,150)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9434_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9434_cnn_top38 (
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg20_q),
        .out_dest_data_out_20_0(i_llvm_fpga_ffwd_dest_i32_spec_select9434_cnn_top38_out_dest_data_out_20_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg19(REG,337)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9330_cnn_top37(BLACKBOX,146)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9330_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9330_cnn_top37 (
        .in_intel_reserved_ffwd_19_0(in_intel_reserved_ffwd_19_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg19_q),
        .out_dest_data_out_19_0(i_llvm_fpga_ffwd_dest_i32_spec_select9330_cnn_top37_out_dest_data_out_19_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg18(REG,336)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9229_cnn_top36(BLACKBOX,145)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9229_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9229_cnn_top36 (
        .in_intel_reserved_ffwd_18_0(in_intel_reserved_ffwd_18_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg18_q),
        .out_dest_data_out_18_0(i_llvm_fpga_ffwd_dest_i32_spec_select9229_cnn_top36_out_dest_data_out_18_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg17(REG,335)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9128_cnn_top35(BLACKBOX,144)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9128_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9128_cnn_top35 (
        .in_intel_reserved_ffwd_17_0(in_intel_reserved_ffwd_17_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg17_q),
        .out_dest_data_out_17_0(i_llvm_fpga_ffwd_dest_i32_spec_select9128_cnn_top35_out_dest_data_out_17_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg16(REG,334)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9027_cnn_top34(BLACKBOX,143)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9027_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9027_cnn_top34 (
        .in_intel_reserved_ffwd_16_0(in_intel_reserved_ffwd_16_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .out_dest_data_out_16_0(i_llvm_fpga_ffwd_dest_i32_spec_select9027_cnn_top34_out_dest_data_out_16_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg15(REG,333)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8926_cnn_top33(BLACKBOX,142)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8926_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8926_cnn_top33 (
        .in_intel_reserved_ffwd_15_0(in_intel_reserved_ffwd_15_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg15_q),
        .out_dest_data_out_15_0(i_llvm_fpga_ffwd_dest_i32_spec_select8926_cnn_top33_out_dest_data_out_15_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg14(REG,332)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8825_cnn_top32(BLACKBOX,141)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8825_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8825_cnn_top32 (
        .in_intel_reserved_ffwd_14_0(in_intel_reserved_ffwd_14_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg14_q),
        .out_dest_data_out_14_0(i_llvm_fpga_ffwd_dest_i32_spec_select8825_cnn_top32_out_dest_data_out_14_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg13(REG,331)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8722_cnn_top31(BLACKBOX,138)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8722_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8722_cnn_top31 (
        .in_intel_reserved_ffwd_13_0(in_intel_reserved_ffwd_13_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_dest_data_out_13_0(i_llvm_fpga_ffwd_dest_i32_spec_select8722_cnn_top31_out_dest_data_out_13_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg12(REG,330)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8620_cnn_top30(BLACKBOX,136)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8620_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8620_cnn_top30 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_spec_select8620_cnn_top30_out_dest_data_out_12_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg11(REG,329)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8519_cnn_top29(BLACKBOX,135)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8519_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8519_cnn_top29 (
        .in_intel_reserved_ffwd_11_0(in_intel_reserved_ffwd_11_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_dest_data_out_11_0(i_llvm_fpga_ffwd_dest_i32_spec_select8519_cnn_top29_out_dest_data_out_11_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg10(REG,328)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8418_cnn_top28(BLACKBOX,134)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8418_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8418_cnn_top28 (
        .in_intel_reserved_ffwd_10_0(in_intel_reserved_ffwd_10_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_dest_data_out_10_0(i_llvm_fpga_ffwd_dest_i32_spec_select8418_cnn_top28_out_dest_data_out_10_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg9(REG,327)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8316_cnn_top27(BLACKBOX,132)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8316_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8316_cnn_top27 (
        .in_intel_reserved_ffwd_9_0(in_intel_reserved_ffwd_9_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_dest_data_out_9_0(i_llvm_fpga_ffwd_dest_i32_spec_select8316_cnn_top27_out_dest_data_out_9_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg8(REG,326)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8215_cnn_top26(BLACKBOX,131)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8215_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8215_cnn_top26 (
        .in_intel_reserved_ffwd_8_0(in_intel_reserved_ffwd_8_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_dest_data_out_8_0(i_llvm_fpga_ffwd_dest_i32_spec_select8215_cnn_top26_out_dest_data_out_8_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg7(REG,325)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8114_cnn_top25(BLACKBOX,130)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8114_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8114_cnn_top25 (
        .in_intel_reserved_ffwd_7_0(in_intel_reserved_ffwd_7_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .out_dest_data_out_7_0(i_llvm_fpga_ffwd_dest_i32_spec_select8114_cnn_top25_out_dest_data_out_7_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg6(REG,324)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_unnamed_cnn_top28_cnn_top24(BLACKBOX,151)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_unnamed_28_cnn_top0 thei_llvm_fpga_ffwd_dest_i32_unnamed_cnn_top28_cnn_top24 (
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .out_dest_data_out_6_0(i_llvm_fpga_ffwd_dest_i32_unnamed_cnn_top28_cnn_top24_out_dest_data_out_6_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg5(REG,323)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select13_cnn_top22(BLACKBOX,129)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select13_0 thei_llvm_fpga_ffwd_dest_i32_spec_select13_cnn_top22 (
        .in_intel_reserved_ffwd_5_0(in_intel_reserved_ffwd_5_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .out_dest_data_out_5_0(i_llvm_fpga_ffwd_dest_i32_spec_select13_cnn_top22_out_dest_data_out_5_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x(BLACKBOX,33)@1
    // out out_intel_reserved_ffwd_24_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_1_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_2_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_3_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_4_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_5_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_6_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_7_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_8_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_9_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_10_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_11_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_12_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_13_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_14_tpl@20000000
    // out out_intel_reserved_ffwd_24_0_15_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_33_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x (
        .in_src_data_in_24_0_0_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select13_cnn_top22_out_dest_data_out_5_0),
        .in_src_data_in_24_0_1_tpl(i_llvm_fpga_ffwd_dest_i32_unnamed_cnn_top28_cnn_top24_out_dest_data_out_6_0),
        .in_src_data_in_24_0_2_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8114_cnn_top25_out_dest_data_out_7_0),
        .in_src_data_in_24_0_3_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8215_cnn_top26_out_dest_data_out_8_0),
        .in_src_data_in_24_0_4_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8316_cnn_top27_out_dest_data_out_9_0),
        .in_src_data_in_24_0_5_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8418_cnn_top28_out_dest_data_out_10_0),
        .in_src_data_in_24_0_6_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8519_cnn_top29_out_dest_data_out_11_0),
        .in_src_data_in_24_0_7_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8620_cnn_top30_out_dest_data_out_12_0),
        .in_src_data_in_24_0_8_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8722_cnn_top31_out_dest_data_out_13_0),
        .in_src_data_in_24_0_9_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8825_cnn_top32_out_dest_data_out_14_0),
        .in_src_data_in_24_0_10_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select8926_cnn_top33_out_dest_data_out_15_0),
        .in_src_data_in_24_0_11_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select9027_cnn_top34_out_dest_data_out_16_0),
        .in_src_data_in_24_0_12_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select9128_cnn_top35_out_dest_data_out_17_0),
        .in_src_data_in_24_0_13_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select9229_cnn_top36_out_dest_data_out_18_0),
        .in_src_data_in_24_0_14_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select9330_cnn_top37_out_dest_data_out_19_0),
        .in_src_data_in_24_0_15_tpl(i_llvm_fpga_ffwd_dest_i32_spec_select9434_cnn_top38_out_dest_data_out_20_0),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg35_q),
        .out_intel_reserved_ffwd_24_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_0_tpl),
        .out_intel_reserved_ffwd_24_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_1_tpl),
        .out_intel_reserved_ffwd_24_0_2_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_2_tpl),
        .out_intel_reserved_ffwd_24_0_3_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_3_tpl),
        .out_intel_reserved_ffwd_24_0_4_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_4_tpl),
        .out_intel_reserved_ffwd_24_0_5_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_5_tpl),
        .out_intel_reserved_ffwd_24_0_6_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_6_tpl),
        .out_intel_reserved_ffwd_24_0_7_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_7_tpl),
        .out_intel_reserved_ffwd_24_0_8_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_8_tpl),
        .out_intel_reserved_ffwd_24_0_9_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_9_tpl),
        .out_intel_reserved_ffwd_24_0_10_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_10_tpl),
        .out_intel_reserved_ffwd_24_0_11_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_11_tpl),
        .out_intel_reserved_ffwd_24_0_12_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_12_tpl),
        .out_intel_reserved_ffwd_24_0_13_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_13_tpl),
        .out_intel_reserved_ffwd_24_0_14_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_14_tpl),
        .out_intel_reserved_ffwd_24_0_15_tpl(i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_15_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_2_regfree_osync_aunroll_x(GPOUT,2)
    assign out_intel_reserved_ffwd_24_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_0_tpl;
    assign out_intel_reserved_ffwd_24_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_1_tpl;
    assign out_intel_reserved_ffwd_24_0_2_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_2_tpl;
    assign out_intel_reserved_ffwd_24_0_3_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_3_tpl;
    assign out_intel_reserved_ffwd_24_0_4_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_4_tpl;
    assign out_intel_reserved_ffwd_24_0_5_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_5_tpl;
    assign out_intel_reserved_ffwd_24_0_6_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_6_tpl;
    assign out_intel_reserved_ffwd_24_0_7_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_7_tpl;
    assign out_intel_reserved_ffwd_24_0_8_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_8_tpl;
    assign out_intel_reserved_ffwd_24_0_9_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_9_tpl;
    assign out_intel_reserved_ffwd_24_0_10_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_10_tpl;
    assign out_intel_reserved_ffwd_24_0_11_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_11_tpl;
    assign out_intel_reserved_ffwd_24_0_12_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_12_tpl;
    assign out_intel_reserved_ffwd_24_0_13_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_13_tpl;
    assign out_intel_reserved_ffwd_24_0_14_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_14_tpl;
    assign out_intel_reserved_ffwd_24_0_15_tpl = i_llvm_fpga_ffwd_source_s_struct_parameters_unnamed_cnn_top33_cnn_top71_aunroll_x_out_intel_reserved_ffwd_24_0_15_tpl;

    // valid_fanout_reg36(REG,354)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg36_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg36_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg22(REG,340)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_f32_unnamed_cnn_top29_cnn_top41(BLACKBOX,128)@1
    cnn_top_i_llvm_fpga_ffwd_dest_f32_unnamed_29_cnn_top0 thei_llvm_fpga_ffwd_dest_f32_unnamed_cnn_top29_cnn_top41 (
        .in_intel_reserved_ffwd_44_0(in_intel_reserved_ffwd_44_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg22_q),
        .out_dest_data_out_44_0(i_llvm_fpga_ffwd_dest_f32_unnamed_cnn_top29_cnn_top41_out_dest_data_out_44_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg21(REG,339)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_f32_spec_select9557_cnn_top39(BLACKBOX,127)@1
    cnn_top_i_llvm_fpga_ffwd_dest_f32_spec_select9557_0 thei_llvm_fpga_ffwd_dest_f32_spec_select9557_cnn_top39 (
        .in_intel_reserved_ffwd_43_0(in_intel_reserved_ffwd_43_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg21_q),
        .out_dest_data_out_43_0(i_llvm_fpga_ffwd_dest_f32_spec_select9557_cnn_top39_out_dest_data_out_43_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x(BLACKBOX,34)@1
    // out out_intel_reserved_ffwd_25_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_25_0_1_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_34_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x (
        .in_src_data_in_25_0_0_tpl(i_llvm_fpga_ffwd_dest_f32_spec_select9557_cnn_top39_out_dest_data_out_43_0),
        .in_src_data_in_25_0_1_tpl(i_llvm_fpga_ffwd_dest_f32_unnamed_cnn_top29_cnn_top41_out_dest_data_out_44_0),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg36_q),
        .out_intel_reserved_ffwd_25_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x_out_intel_reserved_ffwd_25_0_0_tpl),
        .out_intel_reserved_ffwd_25_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x_out_intel_reserved_ffwd_25_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_3_regfree_osync_aunroll_x(GPOUT,3)
    assign out_intel_reserved_ffwd_25_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x_out_intel_reserved_ffwd_25_0_0_tpl;
    assign out_intel_reserved_ffwd_25_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_scales_unnamed_cnn_top34_cnn_top72_aunroll_x_out_intel_reserved_ffwd_25_0_1_tpl;

    // valid_fanout_reg40(REG,358)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg40_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg40_q <= $unsigned(in_i_valid);
        end
    end

    // c_i32_0137(CONSTANT,115)
    assign c_i32_0137_q = $unsigned(32'b00000000000000000000000000000000);

    // valid_fanout_reg26(REG,344)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg26_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11256_cnn_top54(BLACKBOX,153)@1
    cnn_top_i_llvm_fpga_ffwd_dest_p1025s_cla0000ost_3s_ddr_in11256_0 thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11256_cnn_top54 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg26_q),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11256_cnn_top54_out_dest_data_out_0_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x(BLACKBOX,29)@1
    // out out_intel_reserved_ffwd_29_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_1_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_2_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_3_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_4_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_5_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_6_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_7_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_8_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_9_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_10_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_11_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_12_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_13_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_14_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_15_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_16_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_17_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_18_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_19_tpl@20000000
    // out out_intel_reserved_ffwd_29_0_20_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_38_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x (
        .in_src_data_in_29_0_0_tpl(i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11256_cnn_top54_out_dest_data_out_0_0),
        .in_src_data_in_29_0_1_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_2_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_3_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_4_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_5_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_6_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_7_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_8_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_9_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_10_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_11_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_12_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_13_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_14_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_15_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_16_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_17_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_18_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_19_tpl(c_i32_0137_q),
        .in_src_data_in_29_0_20_tpl(c_i32_0137_q),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg40_q),
        .out_intel_reserved_ffwd_29_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_0_tpl),
        .out_intel_reserved_ffwd_29_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_1_tpl),
        .out_intel_reserved_ffwd_29_0_2_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_2_tpl),
        .out_intel_reserved_ffwd_29_0_3_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_3_tpl),
        .out_intel_reserved_ffwd_29_0_4_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_4_tpl),
        .out_intel_reserved_ffwd_29_0_5_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_5_tpl),
        .out_intel_reserved_ffwd_29_0_6_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_6_tpl),
        .out_intel_reserved_ffwd_29_0_7_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_7_tpl),
        .out_intel_reserved_ffwd_29_0_8_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_8_tpl),
        .out_intel_reserved_ffwd_29_0_9_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_9_tpl),
        .out_intel_reserved_ffwd_29_0_10_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_10_tpl),
        .out_intel_reserved_ffwd_29_0_11_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_11_tpl),
        .out_intel_reserved_ffwd_29_0_12_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_12_tpl),
        .out_intel_reserved_ffwd_29_0_13_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_13_tpl),
        .out_intel_reserved_ffwd_29_0_14_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_14_tpl),
        .out_intel_reserved_ffwd_29_0_15_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_15_tpl),
        .out_intel_reserved_ffwd_29_0_16_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_16_tpl),
        .out_intel_reserved_ffwd_29_0_17_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_17_tpl),
        .out_intel_reserved_ffwd_29_0_18_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_18_tpl),
        .out_intel_reserved_ffwd_29_0_19_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_19_tpl),
        .out_intel_reserved_ffwd_29_0_20_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_20_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_7_regfree_osync_aunroll_x(GPOUT,4)
    assign out_intel_reserved_ffwd_29_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_0_tpl;
    assign out_intel_reserved_ffwd_29_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_1_tpl;
    assign out_intel_reserved_ffwd_29_0_2_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_2_tpl;
    assign out_intel_reserved_ffwd_29_0_3_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_3_tpl;
    assign out_intel_reserved_ffwd_29_0_4_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_4_tpl;
    assign out_intel_reserved_ffwd_29_0_5_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_5_tpl;
    assign out_intel_reserved_ffwd_29_0_6_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_6_tpl;
    assign out_intel_reserved_ffwd_29_0_7_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_7_tpl;
    assign out_intel_reserved_ffwd_29_0_8_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_8_tpl;
    assign out_intel_reserved_ffwd_29_0_9_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_9_tpl;
    assign out_intel_reserved_ffwd_29_0_10_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_10_tpl;
    assign out_intel_reserved_ffwd_29_0_11_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_11_tpl;
    assign out_intel_reserved_ffwd_29_0_12_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_12_tpl;
    assign out_intel_reserved_ffwd_29_0_13_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_13_tpl;
    assign out_intel_reserved_ffwd_29_0_14_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_14_tpl;
    assign out_intel_reserved_ffwd_29_0_15_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_15_tpl;
    assign out_intel_reserved_ffwd_29_0_16_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_16_tpl;
    assign out_intel_reserved_ffwd_29_0_17_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_17_tpl;
    assign out_intel_reserved_ffwd_29_0_18_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_18_tpl;
    assign out_intel_reserved_ffwd_29_0_19_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_19_tpl;
    assign out_intel_reserved_ffwd_29_0_20_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top38_cnn_top76_aunroll_x_out_intel_reserved_ffwd_29_0_20_tpl;

    // valid_fanout_reg41(REG,359)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg41_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg41_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg27(REG,345)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg27_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg27_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11255_cnn_top56(BLACKBOX,152)@1
    cnn_top_i_llvm_fpga_ffwd_dest_p1025s_cla0000ost_3s_ddr_in11255_0 thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11255_cnn_top56 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg27_q),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11255_cnn_top56_out_dest_data_out_0_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x(BLACKBOX,30)@1
    // out out_intel_reserved_ffwd_30_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_1_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_2_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_3_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_4_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_5_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_6_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_7_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_8_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_9_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_10_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_11_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_12_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_13_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_14_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_15_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_16_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_17_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_18_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_19_tpl@20000000
    // out out_intel_reserved_ffwd_30_0_20_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_39_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x (
        .in_src_data_in_30_0_0_tpl(i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_host_3s_ddr_in11255_cnn_top56_out_dest_data_out_0_0),
        .in_src_data_in_30_0_1_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_2_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_3_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_4_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_5_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_6_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_7_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_8_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_9_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_10_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_11_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_12_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_13_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_14_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_15_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_16_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_17_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_18_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_19_tpl(c_i32_0137_q),
        .in_src_data_in_30_0_20_tpl(c_i32_0137_q),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg41_q),
        .out_intel_reserved_ffwd_30_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_0_tpl),
        .out_intel_reserved_ffwd_30_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_1_tpl),
        .out_intel_reserved_ffwd_30_0_2_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_2_tpl),
        .out_intel_reserved_ffwd_30_0_3_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_3_tpl),
        .out_intel_reserved_ffwd_30_0_4_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_4_tpl),
        .out_intel_reserved_ffwd_30_0_5_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_5_tpl),
        .out_intel_reserved_ffwd_30_0_6_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_6_tpl),
        .out_intel_reserved_ffwd_30_0_7_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_7_tpl),
        .out_intel_reserved_ffwd_30_0_8_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_8_tpl),
        .out_intel_reserved_ffwd_30_0_9_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_9_tpl),
        .out_intel_reserved_ffwd_30_0_10_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_10_tpl),
        .out_intel_reserved_ffwd_30_0_11_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_11_tpl),
        .out_intel_reserved_ffwd_30_0_12_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_12_tpl),
        .out_intel_reserved_ffwd_30_0_13_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_13_tpl),
        .out_intel_reserved_ffwd_30_0_14_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_14_tpl),
        .out_intel_reserved_ffwd_30_0_15_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_15_tpl),
        .out_intel_reserved_ffwd_30_0_16_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_16_tpl),
        .out_intel_reserved_ffwd_30_0_17_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_17_tpl),
        .out_intel_reserved_ffwd_30_0_18_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_18_tpl),
        .out_intel_reserved_ffwd_30_0_19_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_19_tpl),
        .out_intel_reserved_ffwd_30_0_20_tpl(i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_20_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_8_regfree_osync_aunroll_x(GPOUT,5)
    assign out_intel_reserved_ffwd_30_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_0_tpl;
    assign out_intel_reserved_ffwd_30_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_1_tpl;
    assign out_intel_reserved_ffwd_30_0_2_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_2_tpl;
    assign out_intel_reserved_ffwd_30_0_3_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_3_tpl;
    assign out_intel_reserved_ffwd_30_0_4_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_4_tpl;
    assign out_intel_reserved_ffwd_30_0_5_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_5_tpl;
    assign out_intel_reserved_ffwd_30_0_6_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_6_tpl;
    assign out_intel_reserved_ffwd_30_0_7_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_7_tpl;
    assign out_intel_reserved_ffwd_30_0_8_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_8_tpl;
    assign out_intel_reserved_ffwd_30_0_9_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_9_tpl;
    assign out_intel_reserved_ffwd_30_0_10_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_10_tpl;
    assign out_intel_reserved_ffwd_30_0_11_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_11_tpl;
    assign out_intel_reserved_ffwd_30_0_12_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_12_tpl;
    assign out_intel_reserved_ffwd_30_0_13_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_13_tpl;
    assign out_intel_reserved_ffwd_30_0_14_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_14_tpl;
    assign out_intel_reserved_ffwd_30_0_15_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_15_tpl;
    assign out_intel_reserved_ffwd_30_0_16_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_16_tpl;
    assign out_intel_reserved_ffwd_30_0_17_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_17_tpl;
    assign out_intel_reserved_ffwd_30_0_18_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_18_tpl;
    assign out_intel_reserved_ffwd_30_0_19_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_19_tpl;
    assign out_intel_reserved_ffwd_30_0_20_tpl = i_llvm_fpga_ffwd_source_s_struct_load_input1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_00_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhhuparameter_z_inputss_unnamed_cnn_top39_cnn_top77_aunroll_x_out_intel_reserved_ffwd_30_0_20_tpl;

    // valid_fanout_reg42(REG,360)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg42_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg42_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg28(REG,346)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg28_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11268_cnn_top58(BLACKBOX,155)@1
    cnn_top_i_llvm_fpga_ffwd_dest_p1026s_cla0000m_hosts_ddr_w11268_0 thei_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11268_cnn_top58 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg28_q),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11268_cnn_top58_out_dest_data_out_1_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x(BLACKBOX,31)@1
    // out out_intel_reserved_ffwd_31_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_1_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_2_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_3_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_4_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_5_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_6_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_7_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_8_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_9_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_10_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_11_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_12_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_13_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_14_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_15_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_16_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_17_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_18_tpl@20000000
    // out out_intel_reserved_ffwd_31_0_19_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_40_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x (
        .in_src_data_in_31_0_0_tpl(i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11268_cnn_top58_out_dest_data_out_1_0),
        .in_src_data_in_31_0_1_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_2_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_3_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_4_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_5_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_6_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_7_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_8_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_9_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_10_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_11_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_12_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_13_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_14_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_15_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_16_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_17_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_18_tpl(c_i32_0137_q),
        .in_src_data_in_31_0_19_tpl(c_i32_0137_q),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg42_q),
        .out_intel_reserved_ffwd_31_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_0_tpl),
        .out_intel_reserved_ffwd_31_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_1_tpl),
        .out_intel_reserved_ffwd_31_0_2_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_2_tpl),
        .out_intel_reserved_ffwd_31_0_3_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_3_tpl),
        .out_intel_reserved_ffwd_31_0_4_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_4_tpl),
        .out_intel_reserved_ffwd_31_0_5_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_5_tpl),
        .out_intel_reserved_ffwd_31_0_6_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_6_tpl),
        .out_intel_reserved_ffwd_31_0_7_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_7_tpl),
        .out_intel_reserved_ffwd_31_0_8_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_8_tpl),
        .out_intel_reserved_ffwd_31_0_9_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_9_tpl),
        .out_intel_reserved_ffwd_31_0_10_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_10_tpl),
        .out_intel_reserved_ffwd_31_0_11_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_11_tpl),
        .out_intel_reserved_ffwd_31_0_12_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_12_tpl),
        .out_intel_reserved_ffwd_31_0_13_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_13_tpl),
        .out_intel_reserved_ffwd_31_0_14_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_14_tpl),
        .out_intel_reserved_ffwd_31_0_15_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_15_tpl),
        .out_intel_reserved_ffwd_31_0_16_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_16_tpl),
        .out_intel_reserved_ffwd_31_0_17_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_17_tpl),
        .out_intel_reserved_ffwd_31_0_18_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_18_tpl),
        .out_intel_reserved_ffwd_31_0_19_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_19_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_9_regfree_osync_aunroll_x(GPOUT,6)
    assign out_intel_reserved_ffwd_31_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_0_tpl;
    assign out_intel_reserved_ffwd_31_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_1_tpl;
    assign out_intel_reserved_ffwd_31_0_2_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_2_tpl;
    assign out_intel_reserved_ffwd_31_0_3_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_3_tpl;
    assign out_intel_reserved_ffwd_31_0_4_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_4_tpl;
    assign out_intel_reserved_ffwd_31_0_5_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_5_tpl;
    assign out_intel_reserved_ffwd_31_0_6_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_6_tpl;
    assign out_intel_reserved_ffwd_31_0_7_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_7_tpl;
    assign out_intel_reserved_ffwd_31_0_8_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_8_tpl;
    assign out_intel_reserved_ffwd_31_0_9_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_9_tpl;
    assign out_intel_reserved_ffwd_31_0_10_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_10_tpl;
    assign out_intel_reserved_ffwd_31_0_11_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_11_tpl;
    assign out_intel_reserved_ffwd_31_0_12_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_12_tpl;
    assign out_intel_reserved_ffwd_31_0_13_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_13_tpl;
    assign out_intel_reserved_ffwd_31_0_14_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_14_tpl;
    assign out_intel_reserved_ffwd_31_0_15_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_15_tpl;
    assign out_intel_reserved_ffwd_31_0_16_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_16_tpl;
    assign out_intel_reserved_ffwd_31_0_17_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_17_tpl;
    assign out_intel_reserved_ffwd_31_0_18_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_18_tpl;
    assign out_intel_reserved_ffwd_31_0_19_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight0_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top40_cnn_top78_aunroll_x_out_intel_reserved_ffwd_31_0_19_tpl;

    // valid_fanout_reg43(REG,361)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg43_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg43_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg29(REG,347)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg29_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11267_cnn_top60(BLACKBOX,154)@1
    cnn_top_i_llvm_fpga_ffwd_dest_p1026s_cla0000m_hosts_ddr_w11267_0 thei_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11267_cnn_top60 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg29_q),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11267_cnn_top60_out_dest_data_out_1_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x(BLACKBOX,32)@1
    // out out_intel_reserved_ffwd_32_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_1_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_2_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_3_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_4_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_5_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_6_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_7_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_8_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_9_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_10_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_11_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_12_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_13_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_14_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_15_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_16_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_17_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_18_tpl@20000000
    // out out_intel_reserved_ffwd_32_0_19_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_41_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x (
        .in_src_data_in_32_0_0_tpl(i_llvm_fpga_ffwd_dest_p1026s_class_ihc_mm_hosts_ddr_w11267_cnn_top60_out_dest_data_out_1_0),
        .in_src_data_in_32_0_1_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_2_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_3_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_4_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_5_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_6_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_7_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_8_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_9_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_10_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_11_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_12_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_13_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_14_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_15_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_16_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_17_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_18_tpl(c_i32_0137_q),
        .in_src_data_in_32_0_19_tpl(c_i32_0137_q),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg43_q),
        .out_intel_reserved_ffwd_32_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_0_tpl),
        .out_intel_reserved_ffwd_32_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_1_tpl),
        .out_intel_reserved_ffwd_32_0_2_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_2_tpl),
        .out_intel_reserved_ffwd_32_0_3_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_3_tpl),
        .out_intel_reserved_ffwd_32_0_4_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_4_tpl),
        .out_intel_reserved_ffwd_32_0_5_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_5_tpl),
        .out_intel_reserved_ffwd_32_0_6_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_6_tpl),
        .out_intel_reserved_ffwd_32_0_7_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_7_tpl),
        .out_intel_reserved_ffwd_32_0_8_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_8_tpl),
        .out_intel_reserved_ffwd_32_0_9_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_9_tpl),
        .out_intel_reserved_ffwd_32_0_10_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_10_tpl),
        .out_intel_reserved_ffwd_32_0_11_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_11_tpl),
        .out_intel_reserved_ffwd_32_0_12_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_12_tpl),
        .out_intel_reserved_ffwd_32_0_13_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_13_tpl),
        .out_intel_reserved_ffwd_32_0_14_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_14_tpl),
        .out_intel_reserved_ffwd_32_0_15_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_15_tpl),
        .out_intel_reserved_ffwd_32_0_16_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_16_tpl),
        .out_intel_reserved_ffwd_32_0_17_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_17_tpl),
        .out_intel_reserved_ffwd_32_0_18_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_18_tpl),
        .out_intel_reserved_ffwd_32_0_19_tpl(i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_19_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_10_regfree_osync_aunroll_x(GPOUT,7)
    assign out_intel_reserved_ffwd_32_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_0_tpl;
    assign out_intel_reserved_ffwd_32_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_1_tpl;
    assign out_intel_reserved_ffwd_32_0_2_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_2_tpl;
    assign out_intel_reserved_ffwd_32_0_3_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_3_tpl;
    assign out_intel_reserved_ffwd_32_0_4_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_4_tpl;
    assign out_intel_reserved_ffwd_32_0_5_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_5_tpl;
    assign out_intel_reserved_ffwd_32_0_6_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_6_tpl;
    assign out_intel_reserved_ffwd_32_0_7_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_7_tpl;
    assign out_intel_reserved_ffwd_32_0_8_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_8_tpl;
    assign out_intel_reserved_ffwd_32_0_9_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_9_tpl;
    assign out_intel_reserved_ffwd_32_0_10_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_10_tpl;
    assign out_intel_reserved_ffwd_32_0_11_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_11_tpl;
    assign out_intel_reserved_ffwd_32_0_12_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_12_tpl;
    assign out_intel_reserved_ffwd_32_0_13_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_13_tpl;
    assign out_intel_reserved_ffwd_32_0_14_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_14_tpl;
    assign out_intel_reserved_ffwd_32_0_15_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_15_tpl;
    assign out_intel_reserved_ffwd_32_0_16_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_16_tpl;
    assign out_intel_reserved_ffwd_32_0_17_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_17_tpl;
    assign out_intel_reserved_ffwd_32_0_18_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_18_tpl;
    assign out_intel_reserved_ffwd_32_0_19_tpl = i_llvm_fpga_ffwd_source_s_struct_load_weight1_yaxpeav_mm_host_v_ac_int_0ia_00_u_dwidth_0ia_ihc_u_awidth_0ca_3_u_aspace_01_3_u_latency_0a_3_u_waitrequest_00_3_ihc_hhhuparameter_z_inputss_unnamed_cnn_top41_cnn_top79_aunroll_x_out_intel_reserved_ffwd_32_0_19_tpl;

    // valid_fanout_reg44(REG,362)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg44_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg44_q <= $unsigned(in_i_valid);
        end
    end

    // c_float_0_000000e_00142(FLOATCONSTANT,66)
    assign c_float_0_000000e_00142_q = $unsigned(32'b00000000000000000000000000000000);

    // valid_fanout_reg31(REG,349)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg31_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1029s_class_ihc_mm_host_11s_ddr_scale12910_cnn_top64(BLACKBOX,157)@1
    cnn_top_i_llvm_fpga_ffwd_dest_p1029s_cla000011s_ddr_scale12910_0 thei_llvm_fpga_ffwd_dest_p1029s_class_ihc_mm_host_11s_ddr_scale12910_cnn_top64 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg31_q),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_p1029s_class_ihc_mm_host_11s_ddr_scale12910_cnn_top64_out_dest_data_out_3_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg30(REG,348)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg30_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg30_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_p1027s_class_ihc_mm_host_10s_ddr_out11279_cnn_top62(BLACKBOX,156)@1
    cnn_top_i_llvm_fpga_ffwd_dest_p1027s_cla0000t_10s_ddr_out11279_0 thei_llvm_fpga_ffwd_dest_p1027s_class_ihc_mm_host_10s_ddr_out11279_cnn_top62 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg30_q),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_p1027s_class_ihc_mm_host_10s_ddr_out11279_cnn_top62_out_dest_data_out_2_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x(BLACKBOX,28)@1
    // out out_intel_reserved_ffwd_33_0_0_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_1_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_2_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_3_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_4_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_5_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_6_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_7_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_8_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_9_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_10_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_11_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_12_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_13_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_14_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_15_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_16_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_17_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_18_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_19_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_20_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_21_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_22_tpl@20000000
    // out out_intel_reserved_ffwd_33_0_23_tpl@20000000
    cnn_top_i_llvm_fpga_ffwd_source_s_struct0000_unnamed_42_cnn_top0 thei_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x (
        .in_src_data_in_33_0_0_tpl(i_llvm_fpga_ffwd_dest_p1027s_class_ihc_mm_host_10s_ddr_out11279_cnn_top62_out_dest_data_out_2_0),
        .in_src_data_in_33_0_1_tpl(i_llvm_fpga_ffwd_dest_p1029s_class_ihc_mm_host_11s_ddr_scale12910_cnn_top64_out_dest_data_out_3_0),
        .in_src_data_in_33_0_2_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_3_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_4_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_5_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_6_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_7_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_8_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_9_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_10_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_11_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_12_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_13_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_14_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_15_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_16_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_17_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_18_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_19_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_20_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_21_tpl(c_i32_0137_q),
        .in_src_data_in_33_0_22_tpl(c_float_0_000000e_00142_q),
        .in_src_data_in_33_0_23_tpl(c_float_0_000000e_00142_q),
        .in_predicate_in(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg44_q),
        .out_intel_reserved_ffwd_33_0_0_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_0_tpl),
        .out_intel_reserved_ffwd_33_0_1_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_1_tpl),
        .out_intel_reserved_ffwd_33_0_2_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_2_tpl),
        .out_intel_reserved_ffwd_33_0_3_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_3_tpl),
        .out_intel_reserved_ffwd_33_0_4_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_4_tpl),
        .out_intel_reserved_ffwd_33_0_5_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_5_tpl),
        .out_intel_reserved_ffwd_33_0_6_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_6_tpl),
        .out_intel_reserved_ffwd_33_0_7_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_7_tpl),
        .out_intel_reserved_ffwd_33_0_8_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_8_tpl),
        .out_intel_reserved_ffwd_33_0_9_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_9_tpl),
        .out_intel_reserved_ffwd_33_0_10_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_10_tpl),
        .out_intel_reserved_ffwd_33_0_11_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_11_tpl),
        .out_intel_reserved_ffwd_33_0_12_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_12_tpl),
        .out_intel_reserved_ffwd_33_0_13_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_13_tpl),
        .out_intel_reserved_ffwd_33_0_14_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_14_tpl),
        .out_intel_reserved_ffwd_33_0_15_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_15_tpl),
        .out_intel_reserved_ffwd_33_0_16_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_16_tpl),
        .out_intel_reserved_ffwd_33_0_17_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_17_tpl),
        .out_intel_reserved_ffwd_33_0_18_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_18_tpl),
        .out_intel_reserved_ffwd_33_0_19_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_19_tpl),
        .out_intel_reserved_ffwd_33_0_20_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_20_tpl),
        .out_intel_reserved_ffwd_33_0_21_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_21_tpl),
        .out_intel_reserved_ffwd_33_0_22_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_22_tpl),
        .out_intel_reserved_ffwd_33_0_23_tpl(i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_23_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_11_regfree_osync_aunroll_x(GPOUT,8)
    assign out_intel_reserved_ffwd_33_0_0_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_0_tpl;
    assign out_intel_reserved_ffwd_33_0_1_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_1_tpl;
    assign out_intel_reserved_ffwd_33_0_2_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_2_tpl;
    assign out_intel_reserved_ffwd_33_0_3_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_3_tpl;
    assign out_intel_reserved_ffwd_33_0_4_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_4_tpl;
    assign out_intel_reserved_ffwd_33_0_5_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_5_tpl;
    assign out_intel_reserved_ffwd_33_0_6_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_6_tpl;
    assign out_intel_reserved_ffwd_33_0_7_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_7_tpl;
    assign out_intel_reserved_ffwd_33_0_8_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_8_tpl;
    assign out_intel_reserved_ffwd_33_0_9_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_9_tpl;
    assign out_intel_reserved_ffwd_33_0_10_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_10_tpl;
    assign out_intel_reserved_ffwd_33_0_11_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_11_tpl;
    assign out_intel_reserved_ffwd_33_0_12_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_12_tpl;
    assign out_intel_reserved_ffwd_33_0_13_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_13_tpl;
    assign out_intel_reserved_ffwd_33_0_14_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_14_tpl;
    assign out_intel_reserved_ffwd_33_0_15_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_15_tpl;
    assign out_intel_reserved_ffwd_33_0_16_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_16_tpl;
    assign out_intel_reserved_ffwd_33_0_17_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_17_tpl;
    assign out_intel_reserved_ffwd_33_0_18_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_18_tpl;
    assign out_intel_reserved_ffwd_33_0_19_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_19_tpl;
    assign out_intel_reserved_ffwd_33_0_20_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_20_tpl;
    assign out_intel_reserved_ffwd_33_0_21_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_21_tpl;
    assign out_intel_reserved_ffwd_33_0_22_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_22_tpl;
    assign out_intel_reserved_ffwd_33_0_23_tpl = i_llvm_fpga_ffwd_source_s_struct_conv_process_yaxpeav_mm_host_v_ac_int_0ca_00_u_dwidth_0ca_ihc_u_awidth_0ca_3_u_aspace_02_3_u_latency_0a_3_u_waitrequest_00_3_ihc_peav_mm_host_mu_dwidth_0ca_ihc_u_awidth_0ca_2_u_aspace_04_2_u_latency_0a_2_u_waitrequest_00_2_2_hhhhuparameter_uscale_z_inputss_unnamed_cnn_top42_cnn_top80_aunroll_x_out_intel_reserved_ffwd_33_0_23_tpl;

    // redist17_sync_together173_in_i_valid_1(DELAY,466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together173_in_i_valid_1_q <= '0;
        end
        else
        begin
            redist17_sync_together173_in_i_valid_1_q <= $unsigned(in_i_valid);
        end
    end

    // redist18_sync_together173_in_i_valid_2(DELAY,467)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together173_in_i_valid_2_q <= '0;
        end
        else
        begin
            redist18_sync_together173_in_i_valid_2_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // redist19_sync_together173_in_i_valid_6(DELAY,468)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together173_in_i_valid_6_delay_0 <= '0;
            redist19_sync_together173_in_i_valid_6_delay_1 <= '0;
            redist19_sync_together173_in_i_valid_6_delay_2 <= '0;
            redist19_sync_together173_in_i_valid_6_q <= '0;
        end
        else
        begin
            redist19_sync_together173_in_i_valid_6_delay_0 <= $unsigned(redist18_sync_together173_in_i_valid_2_q);
            redist19_sync_together173_in_i_valid_6_delay_1 <= redist19_sync_together173_in_i_valid_6_delay_0;
            redist19_sync_together173_in_i_valid_6_delay_2 <= redist19_sync_together173_in_i_valid_6_delay_1;
            redist19_sync_together173_in_i_valid_6_q <= redist19_sync_together173_in_i_valid_6_delay_2;
        end
    end

    // valid_fanout_reg33(REG,351)@6 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg33_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(redist19_sync_together173_in_i_valid_6_q);
        end
    end

    // c_i32_1133(CONSTANT,116)
    assign c_i32_1133_q = $unsigned(32'b11111111111111111111111111111111);

    // valid_fanout_reg2(REG,320)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8724_cnn_top7(BLACKBOX,140)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8724_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8724_cnn_top7 (
        .in_intel_reserved_ffwd_13_0(in_intel_reserved_ffwd_13_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_dest_data_out_13_0(i_llvm_fpga_ffwd_dest_i32_spec_select8724_cnn_top7_out_dest_data_out_13_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_sub_i177_i_cnn_top8(ADD,179)@1
    assign i_sub_i177_i_cnn_top8_a = {1'b0, i_llvm_fpga_ffwd_dest_i32_spec_select8724_cnn_top7_out_dest_data_out_13_0};
    assign i_sub_i177_i_cnn_top8_b = {1'b0, c_i32_1133_q};
    assign i_sub_i177_i_cnn_top8_o = $unsigned(i_sub_i177_i_cnn_top8_a) + $unsigned(i_sub_i177_i_cnn_top8_b);
    assign i_sub_i177_i_cnn_top8_q = i_sub_i177_i_cnn_top8_o[32:0];

    // bgTrunc_i_sub_i177_i_cnn_top8_sel_x(BITSELECT,13)@1
    assign bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b = i_sub_i177_i_cnn_top8_q[31:0];

    // redist23_bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b_1(DELAY,472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist23_bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b_1_q <= $unsigned(bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b);
        end
    end

    // signX_uid220_i_div_i178_i_cnn_top9(BITSELECT,219)@2
    assign signX_uid220_i_div_i178_i_cnn_top9_b = $unsigned(redist23_bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b_1_q[31:31]);

    // redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5(DELAY,465)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_0 <= '0;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_1 <= '0;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_2 <= '0;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_3 <= '0;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_q <= '0;
        end
        else
        begin
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_0 <= $unsigned(signX_uid220_i_div_i178_i_cnn_top9_b);
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_1 <= redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_0;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_2 <= redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_1;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_3 <= redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_2;
            redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_q <= redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_delay_3;
        end
    end

    // xOC_uid221_i_div_i178_i_cnn_top9(LOGICAL,220)@2
    assign xOC_uid221_i_div_i178_i_cnn_top9_b = $unsigned({{31{signX_uid220_i_div_i178_i_cnn_top9_b[0]}}, signX_uid220_i_div_i178_i_cnn_top9_b});
    assign xOC_uid221_i_div_i178_i_cnn_top9_q = redist23_bgTrunc_i_sub_i177_i_cnn_top8_sel_x_b_1_q ^ xOC_uid221_i_div_i178_i_cnn_top9_b;

    // xTC_uid222_i_div_i178_i_cnn_top9(ADD,221)@2
    assign xTC_uid222_i_div_i178_i_cnn_top9_a = {1'b0, xOC_uid221_i_div_i178_i_cnn_top9_q};
    assign xTC_uid222_i_div_i178_i_cnn_top9_b = {32'b00000000000000000000000000000000, signX_uid220_i_div_i178_i_cnn_top9_b};
    assign xTC_uid222_i_div_i178_i_cnn_top9_o = $unsigned(xTC_uid222_i_div_i178_i_cnn_top9_a) + $unsigned(xTC_uid222_i_div_i178_i_cnn_top9_b);
    assign xTC_uid222_i_div_i178_i_cnn_top9_q = xTC_uid222_i_div_i178_i_cnn_top9_o[32:0];

    // nx_uid223_i_div_i178_i_cnn_top9(BITSELECT,222)@2
    assign nx_uid223_i_div_i178_i_cnn_top9_in = xTC_uid222_i_div_i178_i_cnn_top9_q[31:0];
    assign nx_uid223_i_div_i178_i_cnn_top9_b = nx_uid223_i_div_i178_i_cnn_top9_in[31:0];

    // redist15_nx_uid223_i_div_i178_i_cnn_top9_b_1(DELAY,464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_nx_uid223_i_div_i178_i_cnn_top9_b_1_q <= '0;
        end
        else
        begin
            redist15_nx_uid223_i_div_i178_i_cnn_top9_b_1_q <= $unsigned(nx_uid223_i_div_i178_i_cnn_top9_b);
        end
    end

    // newX_uid225_i_div_i178_i_cnn_top9(BITJOIN,224)@3
    assign newX_uid225_i_div_i178_i_cnn_top9_q = {GND_q, redist15_nx_uid223_i_div_i178_i_cnn_top9_b_1_q};

    // chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select(BITSELECT,448)@3
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b = newX_uid225_i_div_i178_i_cnn_top9_q[2:0];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c = newX_uid225_i_div_i178_i_cnn_top9_q[5:3];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d = newX_uid225_i_div_i178_i_cnn_top9_q[8:6];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e = newX_uid225_i_div_i178_i_cnn_top9_q[11:9];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f = newX_uid225_i_div_i178_i_cnn_top9_q[14:12];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g = newX_uid225_i_div_i178_i_cnn_top9_q[17:15];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h = newX_uid225_i_div_i178_i_cnn_top9_q[20:18];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i = newX_uid225_i_div_i178_i_cnn_top9_q[23:21];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j = newX_uid225_i_div_i178_i_cnn_top9_q[26:24];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_k = newX_uid225_i_div_i178_i_cnn_top9_q[29:27];
    assign chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l = newX_uid225_i_div_i178_i_cnn_top9_q[32:30];

    // redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3(DELAY,458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_0 <= '0;
            redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_1 <= '0;
            redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_q <= '0;
        end
        else
        begin
            redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l);
            redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_1 <= redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_0;
            redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_q <= redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_delay_1;
        end
    end

    // qDigit_10_uid237_i_div_i178_i_cnn_top9(LOOKUP,236)@6
    always @(redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_q)
    begin
        // Begin reserved scope level
        unique case (redist9_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l_3_q)
            3'b000 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b001 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b010 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b011 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b100 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b101 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b001;
            3'b110 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b001;
            3'b111 : qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'b001;
            default : begin
                          // unreachable
                          qDigit_10_uid237_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // rDigit_10_uid240_i_div_i178_i_cnn_top9(LOOKUP,239)@3
    always @(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l)
    begin
        // Begin reserved scope level
        unique case (chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_l)
            3'b000 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b001 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b001;
            3'b010 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b010;
            3'b011 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b011;
            3'b100 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b100;
            3'b101 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b000;
            3'b110 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b001;
            3'b111 : rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'b010;
            default : begin
                          // unreachable
                          rDigit_10_uid240_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // y_9_uid243_i_div_i178_i_cnn_top9(BITJOIN,242)@3
    assign y_9_uid243_i_div_i178_i_cnn_top9_q = {rDigit_10_uid240_i_div_i178_i_cnn_top9_q, chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_k};

    // qDigit_9_uid244_i_div_i178_i_cnn_top9(LOOKUP,243)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_9_uid243_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_9_uid244_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3(DELAY,463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_delay_0 <= '0;
            redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_q <= '0;
        end
        else
        begin
            redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_delay_0 <= $unsigned(qDigit_9_uid244_i_div_i178_i_cnn_top9_q);
            redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_q <= redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_delay_0;
        end
    end

    // rDigit_9_uid247_i_div_i178_i_cnn_top9(LOOKUP,246)@3 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_9_uid243_i_div_i178_i_cnn_top9_q)
                6'b000000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b000011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b000100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b000101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b001001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b001010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b001011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b001110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b001111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b010000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b010001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b010010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b010101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b010110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b010111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b011000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b011010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b011011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b011100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b011101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b011111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b100000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b100001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b100010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b100011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b100100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b100101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b100110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b100111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b101000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b101001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b101010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b101011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b101100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b101101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b101110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b101111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b110000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b110001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b110010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b110011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b110100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b110101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b110110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b110111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b111000 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b111001 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b111010 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b111011 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b111100 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b111101 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b111110 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b111111 : rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'b011;
                default : begin
                              // unreachable
                              rDigit_9_uid247_i_div_i178_i_cnn_top9_q <= 3'bxxx;
                          end
            endcase
        end
    end

    // redist8_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j_1(DELAY,457)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j_1_q <= '0;
        end
        else
        begin
            redist8_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j_1_q <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j);
        end
    end

    // y_8_uid250_i_div_i178_i_cnn_top9(BITJOIN,249)@4
    assign y_8_uid250_i_div_i178_i_cnn_top9_q = {rDigit_9_uid247_i_div_i178_i_cnn_top9_q, redist8_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_j_1_q};

    // qDigit_8_uid251_i_div_i178_i_cnn_top9(LOOKUP,250)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_8_uid250_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_8_uid251_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // redist13_qDigit_8_uid251_i_div_i178_i_cnn_top9_q_2(DELAY,462)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_qDigit_8_uid251_i_div_i178_i_cnn_top9_q_2_q <= '0;
        end
        else
        begin
            redist13_qDigit_8_uid251_i_div_i178_i_cnn_top9_q_2_q <= $unsigned(qDigit_8_uid251_i_div_i178_i_cnn_top9_q);
        end
    end

    // rDigit_8_uid254_i_div_i178_i_cnn_top9(LOOKUP,253)@4
    always @(y_8_uid250_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_8_uid250_i_div_i178_i_cnn_top9_q)
            6'b000000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b000011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b000100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b000101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b001011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b011011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b011100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b100011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b100100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b101011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b101100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b110011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b110100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111000 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111001 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111010 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b111011 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b111100 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111101 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111110 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111111 : rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'b011;
            default : begin
                          // unreachable
                          rDigit_8_uid254_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist7_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i_1(DELAY,456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i_1_q <= '0;
        end
        else
        begin
            redist7_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i_1_q <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i);
        end
    end

    // y_7_uid257_i_div_i178_i_cnn_top9(BITJOIN,256)@4
    assign y_7_uid257_i_div_i178_i_cnn_top9_q = {rDigit_8_uid254_i_div_i178_i_cnn_top9_q, redist7_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_i_1_q};

    // qDigit_7_uid258_i_div_i178_i_cnn_top9(LOOKUP,257)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_7_uid257_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_7_uid258_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // redist12_qDigit_7_uid258_i_div_i178_i_cnn_top9_q_2(DELAY,461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_qDigit_7_uid258_i_div_i178_i_cnn_top9_q_2_q <= '0;
        end
        else
        begin
            redist12_qDigit_7_uid258_i_div_i178_i_cnn_top9_q_2_q <= $unsigned(qDigit_7_uid258_i_div_i178_i_cnn_top9_q);
        end
    end

    // rDigit_7_uid261_i_div_i178_i_cnn_top9(LOOKUP,260)@4
    always @(y_7_uid257_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_7_uid257_i_div_i178_i_cnn_top9_q)
            6'b000000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b000011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b000100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b000101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b001011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b011011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b011100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b100011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b100100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b101011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b101100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b110011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b110100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111000 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111001 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111010 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b111011 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b111100 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111101 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111110 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111111 : rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'b011;
            default : begin
                          // unreachable
                          rDigit_7_uid261_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist6_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h_1(DELAY,455)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h_1_q <= '0;
        end
        else
        begin
            redist6_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h_1_q <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h);
        end
    end

    // y_6_uid264_i_div_i178_i_cnn_top9(BITJOIN,263)@4
    assign y_6_uid264_i_div_i178_i_cnn_top9_q = {rDigit_7_uid261_i_div_i178_i_cnn_top9_q, redist6_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_h_1_q};

    // qDigit_6_uid265_i_div_i178_i_cnn_top9(LOOKUP,264)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_6_uid264_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_6_uid265_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // redist11_qDigit_6_uid265_i_div_i178_i_cnn_top9_q_2(DELAY,460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_qDigit_6_uid265_i_div_i178_i_cnn_top9_q_2_q <= '0;
        end
        else
        begin
            redist11_qDigit_6_uid265_i_div_i178_i_cnn_top9_q_2_q <= $unsigned(qDigit_6_uid265_i_div_i178_i_cnn_top9_q);
        end
    end

    // rDigit_6_uid268_i_div_i178_i_cnn_top9(LOOKUP,267)@4 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_6_uid264_i_div_i178_i_cnn_top9_q)
                6'b000000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b000011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b000100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b000101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b001001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b001010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b001011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b001110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b001111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b010000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b010001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b010010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b010101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b010110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b010111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b011000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b011010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b011011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b011100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b011101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b011111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b100000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b100001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b100010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b100011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b100100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b100101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b100110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b100111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b101000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b101001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b101010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b101011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b101100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b101101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b101110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b101111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b110000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b110001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b110010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b110011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b110100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b110101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b110110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b110111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b111000 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b111001 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b111010 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b111011 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b111100 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b111101 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b111110 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b111111 : rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'b011;
                default : begin
                              // unreachable
                              rDigit_6_uid268_i_div_i178_i_cnn_top9_q <= 3'bxxx;
                          end
            endcase
        end
    end

    // redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2(DELAY,454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_delay_0 <= '0;
            redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_q <= '0;
        end
        else
        begin
            redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g);
            redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_q <= redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_delay_0;
        end
    end

    // y_5_uid271_i_div_i178_i_cnn_top9(BITJOIN,270)@5
    assign y_5_uid271_i_div_i178_i_cnn_top9_q = {rDigit_6_uid268_i_div_i178_i_cnn_top9_q, redist5_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_g_2_q};

    // qDigit_5_uid272_i_div_i178_i_cnn_top9(LOOKUP,271)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_5_uid271_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_5_uid272_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // rDigit_5_uid275_i_div_i178_i_cnn_top9(LOOKUP,274)@5
    always @(y_5_uid271_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_5_uid271_i_div_i178_i_cnn_top9_q)
            6'b000000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b000011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b000100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b000101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b001011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b011011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b011100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b100011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b100100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b101011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b101100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b110011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b110100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111000 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111001 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111010 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b111011 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b111100 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111101 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111110 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111111 : rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'b011;
            default : begin
                          // unreachable
                          rDigit_5_uid275_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2(DELAY,453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_delay_0 <= '0;
            redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_q <= '0;
        end
        else
        begin
            redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f);
            redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_q <= redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_delay_0;
        end
    end

    // y_4_uid278_i_div_i178_i_cnn_top9(BITJOIN,277)@5
    assign y_4_uid278_i_div_i178_i_cnn_top9_q = {rDigit_5_uid275_i_div_i178_i_cnn_top9_q, redist4_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_f_2_q};

    // qDigit_4_uid279_i_div_i178_i_cnn_top9(LOOKUP,278)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_4_uid278_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_4_uid279_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // rDigit_4_uid282_i_div_i178_i_cnn_top9(LOOKUP,281)@5
    always @(y_4_uid278_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_4_uid278_i_div_i178_i_cnn_top9_q)
            6'b000000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b000011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b000100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b000101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b001011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b011011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b011100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b100011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b100100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b101011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b101100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b110011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b110100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111000 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111001 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111010 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b111011 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b111100 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111101 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111110 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111111 : rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'b011;
            default : begin
                          // unreachable
                          rDigit_4_uid282_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2(DELAY,452)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_delay_0 <= '0;
            redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_q <= '0;
        end
        else
        begin
            redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e);
            redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_q <= redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_delay_0;
        end
    end

    // y_3_uid285_i_div_i178_i_cnn_top9(BITJOIN,284)@5
    assign y_3_uid285_i_div_i178_i_cnn_top9_q = {rDigit_4_uid282_i_div_i178_i_cnn_top9_q, redist3_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_e_2_q};

    // qDigit_3_uid286_i_div_i178_i_cnn_top9(LOOKUP,285)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_3_uid285_i_div_i178_i_cnn_top9_q)
                6'b000000 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000010 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000011 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000100 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000101 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000110 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001000 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001001 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001010 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001011 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001100 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001110 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001111 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010000 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010001 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010010 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010100 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010101 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010110 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010111 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011000 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011010 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011011 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011100 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011101 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b101;
                6'b011110 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b011111 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100000 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100001 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100010 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b110;
                6'b100011 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100100 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100101 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100110 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b111;
                6'b100111 : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b111;
                default : qDigit_3_uid286_i_div_i178_i_cnn_top9_q <= 3'b000;
            endcase
        end
    end

    // rDigit_3_uid289_i_div_i178_i_cnn_top9(LOOKUP,288)@5 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= $unsigned(3'b000);
        end
        else
        begin
            unique case (y_3_uid285_i_div_i178_i_cnn_top9_q)
                6'b000000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b000011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b000100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b000101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b000110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b000111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b001001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b001010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b001011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b001100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b001101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b001110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b001111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b010000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b010001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b010010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b010011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b010100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b010101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b010110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b010111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b011000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b011010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b011011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b011100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b011101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b011110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b011111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b100000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b100001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b100010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b100011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b100100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b100101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b100110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b100111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b101000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b101001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b101010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b101011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b101100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b101101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b101110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b101111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b110000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b110001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b110010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b110011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b110100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b110101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b110110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b110111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b111000 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b111001 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b111010 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                6'b111011 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b100;
                6'b111100 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b000;
                6'b111101 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b001;
                6'b111110 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b010;
                6'b111111 : rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'b011;
                default : begin
                              // unreachable
                              rDigit_3_uid289_i_div_i178_i_cnn_top9_q <= 3'bxxx;
                          end
            endcase
        end
    end

    // redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3(DELAY,451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_0 <= '0;
            redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_1 <= '0;
            redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_q <= '0;
        end
        else
        begin
            redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d);
            redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_1 <= redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_0;
            redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_q <= redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_delay_1;
        end
    end

    // y_2_uid292_i_div_i178_i_cnn_top9(BITJOIN,291)@6
    assign y_2_uid292_i_div_i178_i_cnn_top9_q = {rDigit_3_uid289_i_div_i178_i_cnn_top9_q, redist2_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_d_3_q};

    // qDigit_2_uid293_i_div_i178_i_cnn_top9(LOOKUP,292)@6
    always @(y_2_uid292_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_2_uid292_i_div_i178_i_cnn_top9_q)
            6'b000000 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000010 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000011 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000100 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000101 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000110 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001000 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001001 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001010 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001011 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001100 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001110 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001111 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010000 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010001 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010010 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010100 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010101 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010110 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010111 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011000 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011010 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011011 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011100 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011101 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011110 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b011111 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100000 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100001 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100010 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100011 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100100 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100101 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100110 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100111 : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b111;
            default : qDigit_2_uid293_i_div_i178_i_cnn_top9_q = 3'b000;
        endcase
        // End reserved scope level
    end

    // rDigit_2_uid296_i_div_i178_i_cnn_top9(LOOKUP,295)@6
    always @(y_2_uid292_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_2_uid292_i_div_i178_i_cnn_top9_q)
            6'b000000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b000011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b000100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b000101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b001011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b011011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b011100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b100011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b100100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b101011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b101100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b110011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b110100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111000 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111001 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111010 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b111011 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b111100 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111101 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111110 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111111 : rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'b011;
            default : begin
                          // unreachable
                          rDigit_2_uid296_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3(DELAY,450)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_0 <= '0;
            redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_1 <= '0;
            redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_q <= '0;
        end
        else
        begin
            redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c);
            redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_1 <= redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_0;
            redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_q <= redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_delay_1;
        end
    end

    // y_1_uid299_i_div_i178_i_cnn_top9(BITJOIN,298)@6
    assign y_1_uid299_i_div_i178_i_cnn_top9_q = {rDigit_2_uid296_i_div_i178_i_cnn_top9_q, redist1_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_c_3_q};

    // qDigit_1_uid300_i_div_i178_i_cnn_top9(LOOKUP,299)@6
    always @(y_1_uid299_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_1_uid299_i_div_i178_i_cnn_top9_q)
            6'b000000 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000010 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000011 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000100 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000101 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000110 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001000 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001001 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001010 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001011 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001100 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001110 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001111 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010000 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010001 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010010 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010100 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010101 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010110 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010111 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011000 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011010 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011011 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011100 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011101 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011110 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b011111 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100000 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100001 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100010 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100011 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100100 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100101 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100110 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100111 : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b111;
            default : qDigit_1_uid300_i_div_i178_i_cnn_top9_q = 3'b000;
        endcase
        // End reserved scope level
    end

    // rDigit_1_uid303_i_div_i178_i_cnn_top9(LOOKUP,302)@6
    always @(y_1_uid299_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_1_uid299_i_div_i178_i_cnn_top9_q)
            6'b000000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b000011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b000100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b000101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b001011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b001110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b001111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b010101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b010110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b010111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b011011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b011100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b011101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b011111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b100011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b100100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b100101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b100110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b100111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b101011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b101100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b101101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b101110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b101111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b110011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b110100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b110101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b110110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b110111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111000 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111001 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111010 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b111011 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b111100 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b111101 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b111110 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b111111 : rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'b011;
            default : begin
                          // unreachable
                          rDigit_1_uid303_i_div_i178_i_cnn_top9_q = 3'bxxx;
                      end
        endcase
        // End reserved scope level
    end

    // redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3(DELAY,449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_0 <= '0;
            redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_1 <= '0;
            redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_q <= '0;
        end
        else
        begin
            redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_0 <= $unsigned(chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b);
            redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_1 <= redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_0;
            redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_q <= redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_delay_1;
        end
    end

    // y_0_uid306_i_div_i178_i_cnn_top9(BITJOIN,305)@6
    assign y_0_uid306_i_div_i178_i_cnn_top9_q = {rDigit_1_uid303_i_div_i178_i_cnn_top9_q, redist0_chunk_x_0_uid226_i_div_i178_i_cnn_top9_merged_bit_select_b_3_q};

    // qDigit_0_uid307_i_div_i178_i_cnn_top9(LOOKUP,306)@6
    always @(y_0_uid306_i_div_i178_i_cnn_top9_q)
    begin
        // Begin reserved scope level
        unique case (y_0_uid306_i_div_i178_i_cnn_top9_q)
            6'b000000 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000001 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000010 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000011 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000100 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b000;
            6'b000101 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000110 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b000111 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001000 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001001 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b001;
            6'b001010 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001011 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001100 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001101 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001110 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b010;
            6'b001111 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010000 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010001 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010010 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010011 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b011;
            6'b010100 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010101 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010110 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b010111 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011000 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b100;
            6'b011001 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011010 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011011 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011100 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011101 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b101;
            6'b011110 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b011111 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100000 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100001 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100010 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b110;
            6'b100011 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100100 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100101 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100110 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b111;
            6'b100111 : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b111;
            default : qDigit_0_uid307_i_div_i178_i_cnn_top9_q = 3'b000;
        endcase
        // End reserved scope level
    end

    // resFinalIntDiv_uid313_i_div_i178_i_cnn_top9(BITJOIN,312)@6
    assign resFinalIntDiv_uid313_i_div_i178_i_cnn_top9_q = {qDigit_10_uid237_i_div_i178_i_cnn_top9_q, redist14_qDigit_9_uid244_i_div_i178_i_cnn_top9_q_3_q, redist13_qDigit_8_uid251_i_div_i178_i_cnn_top9_q_2_q, redist12_qDigit_7_uid258_i_div_i178_i_cnn_top9_q_2_q, redist11_qDigit_6_uid265_i_div_i178_i_cnn_top9_q_2_q, qDigit_5_uid272_i_div_i178_i_cnn_top9_q, qDigit_4_uid279_i_div_i178_i_cnn_top9_q, qDigit_3_uid286_i_div_i178_i_cnn_top9_q, qDigit_2_uid293_i_div_i178_i_cnn_top9_q, qDigit_1_uid300_i_div_i178_i_cnn_top9_q, qDigit_0_uid307_i_div_i178_i_cnn_top9_q};

    // resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9(BITSELECT,313)@6
    assign resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_in = $unsigned(resFinalIntDiv_uid313_i_div_i178_i_cnn_top9_q[31:0]);
    assign resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b = $unsigned(resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_in[31:0]);

    // redist10_resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b_1(DELAY,459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b_1_q <= '0;
        end
        else
        begin
            redist10_resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b_1_q <= $unsigned(resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b);
        end
    end

    // resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9(LOGICAL,314)@7
    assign resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9_b = $unsigned({{31{redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_q[0]}}, redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_q});
    assign resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9_q = redist10_resFinalIntDivCmpRange_uid314_i_div_i178_i_cnn_top9_b_1_q ^ resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9_b;

    // resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9(ADD,315)@7
    assign resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_a = {1'b0, resFinalIntDivCmpOC_uid315_i_div_i178_i_cnn_top9_q};
    assign resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_b = {32'b00000000000000000000000000000000, redist16_signX_uid220_i_div_i178_i_cnn_top9_b_5_q};
    assign resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_o = $unsigned(resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_a) + $unsigned(resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_b);
    assign resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_q = resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_o[32:0];

    // resFinalIntDiv_uid317_i_div_i178_i_cnn_top9(BITSELECT,316)@7
    assign resFinalIntDiv_uid317_i_div_i178_i_cnn_top9_in = $unsigned(resFinalIntDivCmpTC_uid316_i_div_i178_i_cnn_top9_q[31:0]);
    assign resFinalIntDiv_uid317_i_div_i178_i_cnn_top9_b = $unsigned(resFinalIntDiv_uid317_i_div_i178_i_cnn_top9_in[31:0]);

    // i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top31_cnn_top69(BLACKBOX,165)@7
    // out out_intel_reserved_ffwd_22_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i32_unnamed_31_cnn_top0 thei_llvm_fpga_ffwd_source_i32_unnamed_cnn_top31_cnn_top69 (
        .in_predicate_in(GND_q),
        .in_src_data_in_22_0(resFinalIntDiv_uid317_i_div_i178_i_cnn_top9_b),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg33_q),
        .out_intel_reserved_ffwd_22_0(i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top31_cnn_top69_out_intel_reserved_ffwd_22_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_0_regfree_osync_x(GPOUT,20)
    assign out_intel_reserved_ffwd_22_0 = i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top31_cnn_top69_out_intel_reserved_ffwd_22_0;

    // valid_fanout_reg34(REG,352)@2 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg34_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg34_q <= $unsigned(redist18_sync_together173_in_i_valid_2_q);
        end
    end

    // c_i32_1139_recast_x(CONSTANT,16)
    assign c_i32_1139_recast_x_q = $unsigned(32'b00000000000000000000000000000001);

    // xMSB_uid431_i_sdiv_sh113_cnn_top0_shift_x(BITSELECT,430)@2
    assign xMSB_uid431_i_sdiv_sh113_cnn_top0_shift_x_b = $unsigned(bgTrunc_i_sdiv_add112_cnn_top19_sel_x_b[31:31]);

    // seMsb_to4_uid433(BITSELECT,432)@2
    assign seMsb_to4_uid433_in = $unsigned({{3{xMSB_uid431_i_sdiv_sh113_cnn_top0_shift_x_b[0]}}, xMSB_uid431_i_sdiv_sh113_cnn_top0_shift_x_b});
    assign seMsb_to4_uid433_b = $unsigned(seMsb_to4_uid433_in[3:0]);

    // rightShiftStage0Idx1Rng4_uid434_i_sdiv_sh113_cnn_top0_shift_x(BITSELECT,433)@2
    assign rightShiftStage0Idx1Rng4_uid434_i_sdiv_sh113_cnn_top0_shift_x_b = $unsigned(bgTrunc_i_sdiv_add112_cnn_top19_sel_x_b[31:4]);

    // rightShiftStage0Idx1_uid435_i_sdiv_sh113_cnn_top0_shift_x(BITJOIN,434)@2
    assign rightShiftStage0Idx1_uid435_i_sdiv_sh113_cnn_top0_shift_x_q = {seMsb_to4_uid433_b, rightShiftStage0Idx1Rng4_uid434_i_sdiv_sh113_cnn_top0_shift_x_b};

    // valid_fanout_reg4(REG,322)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8317_cnn_top15(BLACKBOX,133)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8317_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8317_cnn_top15 (
        .in_intel_reserved_ffwd_9_0(in_intel_reserved_ffwd_9_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_dest_data_out_9_0(i_llvm_fpga_ffwd_dest_i32_spec_select8317_cnn_top15_out_dest_data_out_9_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_sub_i174_i_cnn_top16(ADD,178)@1
    assign i_sub_i174_i_cnn_top16_a = {1'b0, i_llvm_fpga_ffwd_dest_i32_spec_select8317_cnn_top15_out_dest_data_out_9_0};
    assign i_sub_i174_i_cnn_top16_b = {1'b0, c_i32_1133_q};
    assign i_sub_i174_i_cnn_top16_o = $unsigned(i_sub_i174_i_cnn_top16_a) + $unsigned(i_sub_i174_i_cnn_top16_b);
    assign i_sub_i174_i_cnn_top16_q = i_sub_i174_i_cnn_top16_o[32:0];

    // bgTrunc_i_sub_i174_i_cnn_top16_sel_x(BITSELECT,12)@1
    assign bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b = i_sub_i174_i_cnn_top16_q[31:0];

    // redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1(DELAY,473)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q <= $unsigned(bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b);
        end
    end

    // i_sdiv_and111_cnn_top18_vt_const_31(CONSTANT,171)
    assign i_sdiv_and111_cnn_top18_vt_const_31_q = $unsigned(28'b0000000000000000000000000000);

    // c_i32_15135(CONSTANT,118)
    assign c_i32_15135_q = $unsigned(32'b00000000000000000000000000001111);

    // xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x(BITSELECT,376)@2
    assign xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b = $unsigned(redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q[31:31]);

    // seMsb_to16_uid398(BITSELECT,397)@2
    assign seMsb_to16_uid398_in = $unsigned({{15{xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b[0]}}, xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b});
    assign seMsb_to16_uid398_b = $unsigned(seMsb_to16_uid398_in[15:0]);

    // rightShiftStage4Idx1Rng16_uid399_i_sdiv_mask110_cnn_top0_shift_x(BITSELECT,398)@2
    assign rightShiftStage4Idx1Rng16_uid399_i_sdiv_mask110_cnn_top0_shift_x_b = $unsigned(rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q[31:16]);

    // rightShiftStage4Idx1_uid400_i_sdiv_mask110_cnn_top0_shift_x(BITJOIN,399)@2
    assign rightShiftStage4Idx1_uid400_i_sdiv_mask110_cnn_top0_shift_x_q = {seMsb_to16_uid398_b, rightShiftStage4Idx1Rng16_uid399_i_sdiv_mask110_cnn_top0_shift_x_b};

    // seMsb_to8_uid393(BITSELECT,392)@2
    assign seMsb_to8_uid393_in = $unsigned({{7{xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b[0]}}, xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b});
    assign seMsb_to8_uid393_b = $unsigned(seMsb_to8_uid393_in[7:0]);

    // rightShiftStage3Idx1Rng8_uid394_i_sdiv_mask110_cnn_top0_shift_x(BITSELECT,393)@2
    assign rightShiftStage3Idx1Rng8_uid394_i_sdiv_mask110_cnn_top0_shift_x_b = $unsigned(rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q[31:8]);

    // rightShiftStage3Idx1_uid395_i_sdiv_mask110_cnn_top0_shift_x(BITJOIN,394)@2
    assign rightShiftStage3Idx1_uid395_i_sdiv_mask110_cnn_top0_shift_x_q = {seMsb_to8_uid393_b, rightShiftStage3Idx1Rng8_uid394_i_sdiv_mask110_cnn_top0_shift_x_b};

    // seMsb_to4_uid388(BITSELECT,387)@2
    assign seMsb_to4_uid388_in = $unsigned({{3{xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b[0]}}, xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b});
    assign seMsb_to4_uid388_b = $unsigned(seMsb_to4_uid388_in[3:0]);

    // rightShiftStage2Idx1Rng4_uid389_i_sdiv_mask110_cnn_top0_shift_x(BITSELECT,388)@2
    assign rightShiftStage2Idx1Rng4_uid389_i_sdiv_mask110_cnn_top0_shift_x_b = $unsigned(rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q[31:4]);

    // rightShiftStage2Idx1_uid390_i_sdiv_mask110_cnn_top0_shift_x(BITJOIN,389)@2
    assign rightShiftStage2Idx1_uid390_i_sdiv_mask110_cnn_top0_shift_x_q = {seMsb_to4_uid388_b, rightShiftStage2Idx1Rng4_uid389_i_sdiv_mask110_cnn_top0_shift_x_b};

    // seMsb_to2_uid383(BITSELECT,382)@2
    assign seMsb_to2_uid383_in = $unsigned({{1{xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b[0]}}, xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b});
    assign seMsb_to2_uid383_b = $unsigned(seMsb_to2_uid383_in[1:0]);

    // rightShiftStage1Idx1Rng2_uid384_i_sdiv_mask110_cnn_top0_shift_x(BITSELECT,383)@2
    assign rightShiftStage1Idx1Rng2_uid384_i_sdiv_mask110_cnn_top0_shift_x_b = $unsigned(rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q[31:2]);

    // rightShiftStage1Idx1_uid385_i_sdiv_mask110_cnn_top0_shift_x(BITJOIN,384)@2
    assign rightShiftStage1Idx1_uid385_i_sdiv_mask110_cnn_top0_shift_x_q = {seMsb_to2_uid383_b, rightShiftStage1Idx1Rng2_uid384_i_sdiv_mask110_cnn_top0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid379_i_sdiv_mask110_cnn_top0_shift_x(BITSELECT,378)@2
    assign rightShiftStage0Idx1Rng1_uid379_i_sdiv_mask110_cnn_top0_shift_x_b = $unsigned(redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q[31:1]);

    // rightShiftStage0Idx1_uid380_i_sdiv_mask110_cnn_top0_shift_x(BITJOIN,379)@2
    assign rightShiftStage0Idx1_uid380_i_sdiv_mask110_cnn_top0_shift_x_q = {xMSB_uid377_i_sdiv_mask110_cnn_top0_shift_x_b, rightShiftStage0Idx1Rng1_uid379_i_sdiv_mask110_cnn_top0_shift_x_b};

    // rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x(MUX,381)@2
    assign rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_s or redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q or rightShiftStage0Idx1_uid380_i_sdiv_mask110_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q = redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q;
            1'b1 : rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage0Idx1_uid380_i_sdiv_mask110_cnn_top0_shift_x_q;
            default : rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x(MUX,386)@2
    assign rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_s or rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q or rightShiftStage1Idx1_uid385_i_sdiv_mask110_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage0_uid382_i_sdiv_mask110_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage1Idx1_uid385_i_sdiv_mask110_cnn_top0_shift_x_q;
            default : rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x(MUX,391)@2
    assign rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_s or rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q or rightShiftStage2Idx1_uid390_i_sdiv_mask110_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage1_uid387_i_sdiv_mask110_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage2Idx1_uid390_i_sdiv_mask110_cnn_top0_shift_x_q;
            default : rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x(MUX,396)@2
    assign rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_s or rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q or rightShiftStage3Idx1_uid395_i_sdiv_mask110_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage2_uid392_i_sdiv_mask110_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage3Idx1_uid395_i_sdiv_mask110_cnn_top0_shift_x_q;
            default : rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x(MUX,401)@2
    assign rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_s or rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q or rightShiftStage4Idx1_uid400_i_sdiv_mask110_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage3_uid397_i_sdiv_mask110_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_q = rightShiftStage4Idx1_uid400_i_sdiv_mask110_cnn_top0_shift_x_q;
            default : rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // i_sdiv_and111_cnn_top18(LOGICAL,170)@2
    assign i_sdiv_and111_cnn_top18_q = rightShiftStage4_uid402_i_sdiv_mask110_cnn_top0_shift_x_q & c_i32_15135_q;

    // i_sdiv_and111_cnn_top18_vt_select_3(BITSELECT,173)@2
    assign i_sdiv_and111_cnn_top18_vt_select_3_b = i_sdiv_and111_cnn_top18_q[3:0];

    // i_sdiv_and111_cnn_top18_vt_join(BITJOIN,172)@2
    assign i_sdiv_and111_cnn_top18_vt_join_q = {i_sdiv_and111_cnn_top18_vt_const_31_q, i_sdiv_and111_cnn_top18_vt_select_3_b};

    // i_sdiv_add112_cnn_top19(ADD,168)@2
    assign i_sdiv_add112_cnn_top19_a = {1'b0, i_sdiv_and111_cnn_top18_vt_join_q};
    assign i_sdiv_add112_cnn_top19_b = {1'b0, redist24_bgTrunc_i_sub_i174_i_cnn_top16_sel_x_b_1_q};
    assign i_sdiv_add112_cnn_top19_o = $unsigned(i_sdiv_add112_cnn_top19_a) + $unsigned(i_sdiv_add112_cnn_top19_b);
    assign i_sdiv_add112_cnn_top19_q = i_sdiv_add112_cnn_top19_o[32:0];

    // bgTrunc_i_sdiv_add112_cnn_top19_sel_x(BITSELECT,10)@2
    assign bgTrunc_i_sdiv_add112_cnn_top19_sel_x_b = i_sdiv_add112_cnn_top19_q[31:0];

    // rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x(MUX,436)@2 + 1
    assign rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_s = VCC_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_q <= 32'b0;
        end
        else
        begin
            unique case (rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_s)
                1'b0 : rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_q <= bgTrunc_i_sdiv_add112_cnn_top19_sel_x_b;
                1'b1 : rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_q <= rightShiftStage0Idx1_uid435_i_sdiv_sh113_cnn_top0_shift_x_q;
                default : rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_q <= 32'b0;
            endcase
        end
    end

    // i_add_i176_i_cnn_top21(ADD,122)@3
    assign i_add_i176_i_cnn_top21_a = {1'b0, rightShiftStage0_uid437_i_sdiv_sh113_cnn_top0_shift_x_q};
    assign i_add_i176_i_cnn_top21_b = {1'b0, c_i32_1139_recast_x_q};
    assign i_add_i176_i_cnn_top21_o = $unsigned(i_add_i176_i_cnn_top21_a) + $unsigned(i_add_i176_i_cnn_top21_b);
    assign i_add_i176_i_cnn_top21_q = i_add_i176_i_cnn_top21_o[32:0];

    // bgTrunc_i_add_i176_i_cnn_top21_sel_x(BITSELECT,9)@3
    assign bgTrunc_i_add_i176_i_cnn_top21_sel_x_b = i_add_i176_i_cnn_top21_q[31:0];

    // i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top32_cnn_top70(BLACKBOX,166)@3
    // out out_intel_reserved_ffwd_23_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i32_unnamed_32_cnn_top0 thei_llvm_fpga_ffwd_source_i32_unnamed_cnn_top32_cnn_top70 (
        .in_predicate_in(GND_q),
        .in_src_data_in_23_0(bgTrunc_i_add_i176_i_cnn_top21_sel_x_b),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg34_q),
        .out_intel_reserved_ffwd_23_0(i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top32_cnn_top70_out_intel_reserved_ffwd_23_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_1_regfree_osync_x(GPOUT,21)
    assign out_intel_reserved_ffwd_23_0 = i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top32_cnn_top70_out_intel_reserved_ffwd_23_0;

    // valid_fanout_reg37(REG,355)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg37_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg37_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg24(REG,342)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9432_cnn_top45(BLACKBOX,148)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9432_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9432_cnn_top45 (
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg24_q),
        .out_dest_data_out_20_0(i_llvm_fpga_ffwd_dest_i32_spec_select9432_cnn_top45_out_dest_data_out_20_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_switchleaf_cnn_top46(LOGICAL,182)@1
    assign i_switchleaf_cnn_top46_q = $unsigned(i_llvm_fpga_ffwd_dest_i32_spec_select9432_cnn_top45_out_dest_data_out_20_0 == c_i32_1139_recast_x_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top35_cnn_top73(BLACKBOX,158)@1
    // out out_intel_reserved_ffwd_26_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i1_unnamed_35_cnn_top0 thei_llvm_fpga_ffwd_source_i1_unnamed_cnn_top35_cnn_top73 (
        .in_predicate_in(GND_q),
        .in_src_data_in_26_0(i_switchleaf_cnn_top46_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg37_q),
        .out_intel_reserved_ffwd_26_0(i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top35_cnn_top73_out_intel_reserved_ffwd_26_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_4_regfree_osync_x(GPOUT,22)
    assign out_intel_reserved_ffwd_26_0 = i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top35_cnn_top73_out_intel_reserved_ffwd_26_0;

    // valid_fanout_reg38(REG,356)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg38_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg38_q <= $unsigned(in_i_valid);
        end
    end

    // i_switchleaf_not_cnn_top48(LOGICAL,183)@1
    assign i_switchleaf_not_cnn_top48_q = i_switchleaf_cnn_top46_q ^ VCC_q;

    // c_i32_4136_recast_x(CONSTANT,18)
    assign c_i32_4136_recast_x_q = $unsigned(32'b00000000000000000000000000000100);

    // valid_fanout_reg25(REG,343)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9431_cnn_top49(BLACKBOX,147)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9431_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9431_cnn_top49 (
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg25_q),
        .out_dest_data_out_20_0(i_llvm_fpga_ffwd_dest_i32_spec_select9431_cnn_top49_out_dest_data_out_20_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_switchleaf2_cnn_top50(LOGICAL,181)@1
    assign i_switchleaf2_cnn_top50_q = $unsigned(i_llvm_fpga_ffwd_dest_i32_spec_select9431_cnn_top49_out_dest_data_out_20_0 != c_i32_4136_recast_x_q ? 1'b1 : 1'b0);

    // valid_fanout_reg23(REG,341)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select9433_cnn_top42(BLACKBOX,149)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select9433_0 thei_llvm_fpga_ffwd_dest_i32_spec_select9433_cnn_top42 (
        .in_intel_reserved_ffwd_20_0(in_intel_reserved_ffwd_20_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg23_q),
        .out_dest_data_out_20_0(i_llvm_fpga_ffwd_dest_i32_spec_select9433_cnn_top42_out_dest_data_out_20_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_pivot_cnn_top43(COMPARE,167)@1
    assign i_pivot_cnn_top43_a = $unsigned({{2{i_llvm_fpga_ffwd_dest_i32_spec_select9433_cnn_top42_out_dest_data_out_20_0[31]}}, i_llvm_fpga_ffwd_dest_i32_spec_select9433_cnn_top42_out_dest_data_out_20_0});
    assign i_pivot_cnn_top43_b = $unsigned({{2{c_i32_4136_recast_x_q[31]}}, c_i32_4136_recast_x_q});
    assign i_pivot_cnn_top43_o = $unsigned($signed(i_pivot_cnn_top43_a) - $signed(i_pivot_cnn_top43_b));
    assign i_pivot_cnn_top43_c[0] = i_pivot_cnn_top43_o[33];

    // i_acl_5_cnn_top52(MUX,121)@1
    assign i_acl_5_cnn_top52_s = i_pivot_cnn_top43_c;
    always @(i_acl_5_cnn_top52_s or i_switchleaf2_cnn_top50_q or i_switchleaf_not_cnn_top48_q)
    begin
        unique case (i_acl_5_cnn_top52_s)
            1'b0 : i_acl_5_cnn_top52_q = i_switchleaf2_cnn_top50_q;
            1'b1 : i_acl_5_cnn_top52_q = i_switchleaf_not_cnn_top48_q;
            default : i_acl_5_cnn_top52_q = 1'b0;
        endcase
    end

    // i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top36_cnn_top74(BLACKBOX,159)@1
    // out out_intel_reserved_ffwd_27_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i1_unnamed_36_cnn_top0 thei_llvm_fpga_ffwd_source_i1_unnamed_cnn_top36_cnn_top74 (
        .in_predicate_in(GND_q),
        .in_src_data_in_27_0(i_acl_5_cnn_top52_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg38_q),
        .out_intel_reserved_ffwd_27_0(i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top36_cnn_top74_out_intel_reserved_ffwd_27_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_5_regfree_osync_x(GPOUT,23)
    assign out_intel_reserved_ffwd_27_0 = i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top36_cnn_top74_out_intel_reserved_ffwd_27_0;

    // valid_fanout_reg39(REG,357)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg39_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg39_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // redist20_i_switchleaf_cnn_top46_q_1(DELAY,469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_switchleaf_cnn_top46_q_1_q <= '0;
        end
        else
        begin
            redist20_i_switchleaf_cnn_top46_q_1_q <= $unsigned(i_switchleaf_cnn_top46_q);
        end
    end

    // redist21_i_acl_5_cnn_top52_q_1(DELAY,470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_acl_5_cnn_top52_q_1_q <= '0;
        end
        else
        begin
            redist21_i_acl_5_cnn_top52_q_1_q <= $unsigned(i_acl_5_cnn_top52_q);
        end
    end

    // i_unnamed_cnn_top53(LOGICAL,184)@2
    assign i_unnamed_cnn_top53_q = redist21_i_acl_5_cnn_top52_q_1_q | redist20_i_switchleaf_cnn_top46_q_1_q;

    // i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top37_cnn_top75(BLACKBOX,160)@2
    // out out_intel_reserved_ffwd_28_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i1_unnamed_37_cnn_top0 thei_llvm_fpga_ffwd_source_i1_unnamed_cnn_top37_cnn_top75 (
        .in_predicate_in(GND_q),
        .in_src_data_in_28_0(i_unnamed_cnn_top53_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg39_q),
        .out_intel_reserved_ffwd_28_0(i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top37_cnn_top75_out_intel_reserved_ffwd_28_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_6_regfree_osync_x(GPOUT,24)
    assign out_intel_reserved_ffwd_28_0 = i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top37_cnn_top75_out_intel_reserved_ffwd_28_0;

    // valid_fanout_reg45(REG,363)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg45_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg45_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // c_i32_3138_recast_x(CONSTANT,17)
    assign c_i32_3138_recast_x_q = $unsigned(32'b11111111111111111111111111111101);

    // valid_fanout_reg3(REG,321)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8723_cnn_top12(BLACKBOX,139)@2
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8723_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8723_cnn_top12 (
        .in_intel_reserved_ffwd_13_0(in_intel_reserved_ffwd_13_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .out_dest_data_out_13_0(i_llvm_fpga_ffwd_dest_i32_spec_select8723_cnn_top12_out_dest_data_out_13_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_cmp3_i114_cnn_top13(COMPARE,123)@2
    assign i_cmp3_i114_cnn_top13_a = $unsigned({{2{i_llvm_fpga_ffwd_dest_i32_spec_select8723_cnn_top12_out_dest_data_out_13_0[31]}}, i_llvm_fpga_ffwd_dest_i32_spec_select8723_cnn_top12_out_dest_data_out_13_0});
    assign i_cmp3_i114_cnn_top13_b = $unsigned({{2{c_i32_3138_recast_x_q[31]}}, c_i32_3138_recast_x_q});
    assign i_cmp3_i114_cnn_top13_o = $unsigned($signed(i_cmp3_i114_cnn_top13_a) - $signed(i_cmp3_i114_cnn_top13_b));
    assign i_cmp3_i114_cnn_top13_c[0] = i_cmp3_i114_cnn_top13_o[33];

    // valid_fanout_reg1(REG,319)@0 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_ffwd_dest_i32_spec_select8621_cnn_top1(BLACKBOX,137)@1
    cnn_top_i_llvm_fpga_ffwd_dest_i32_spec_select8621_0 thei_llvm_fpga_ffwd_dest_i32_spec_select8621_cnn_top1 (
        .in_intel_reserved_ffwd_12_0(in_intel_reserved_ffwd_12_0),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_dest_data_out_12_0(i_llvm_fpga_ffwd_dest_i32_spec_select8621_cnn_top1_out_dest_data_out_12_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_sub_i_i_cnn_top2(ADD,180)@1
    assign i_sub_i_i_cnn_top2_a = {1'b0, i_llvm_fpga_ffwd_dest_i32_spec_select8621_cnn_top1_out_dest_data_out_12_0};
    assign i_sub_i_i_cnn_top2_b = {1'b0, c_i32_1133_q};
    assign i_sub_i_i_cnn_top2_o = $unsigned(i_sub_i_i_cnn_top2_a) + $unsigned(i_sub_i_i_cnn_top2_b);
    assign i_sub_i_i_cnn_top2_q = i_sub_i_i_cnn_top2_o[32:0];

    // bgTrunc_i_sub_i_i_cnn_top2_sel_x(BITSELECT,14)@1
    assign bgTrunc_i_sub_i_i_cnn_top2_sel_x_b = i_sub_i_i_cnn_top2_q[31:0];

    // redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1(DELAY,471)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q <= $unsigned(bgTrunc_i_sub_i_i_cnn_top2_sel_x_b);
        end
    end

    // xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x(BITSELECT,403)@2
    assign xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b = $unsigned(redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q[31:31]);

    // seMsb_to16_uid425(BITSELECT,424)@2
    assign seMsb_to16_uid425_in = $unsigned({{15{xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b[0]}}, xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b});
    assign seMsb_to16_uid425_b = $unsigned(seMsb_to16_uid425_in[15:0]);

    // rightShiftStage4Idx1Rng16_uid426_i_sdiv_mask_cnn_top0_shift_x(BITSELECT,425)@2
    assign rightShiftStage4Idx1Rng16_uid426_i_sdiv_mask_cnn_top0_shift_x_b = $unsigned(rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q[31:16]);

    // rightShiftStage4Idx1_uid427_i_sdiv_mask_cnn_top0_shift_x(BITJOIN,426)@2
    assign rightShiftStage4Idx1_uid427_i_sdiv_mask_cnn_top0_shift_x_q = {seMsb_to16_uid425_b, rightShiftStage4Idx1Rng16_uid426_i_sdiv_mask_cnn_top0_shift_x_b};

    // seMsb_to8_uid420(BITSELECT,419)@2
    assign seMsb_to8_uid420_in = $unsigned({{7{xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b[0]}}, xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b});
    assign seMsb_to8_uid420_b = $unsigned(seMsb_to8_uid420_in[7:0]);

    // rightShiftStage3Idx1Rng8_uid421_i_sdiv_mask_cnn_top0_shift_x(BITSELECT,420)@2
    assign rightShiftStage3Idx1Rng8_uid421_i_sdiv_mask_cnn_top0_shift_x_b = $unsigned(rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q[31:8]);

    // rightShiftStage3Idx1_uid422_i_sdiv_mask_cnn_top0_shift_x(BITJOIN,421)@2
    assign rightShiftStage3Idx1_uid422_i_sdiv_mask_cnn_top0_shift_x_q = {seMsb_to8_uid420_b, rightShiftStage3Idx1Rng8_uid421_i_sdiv_mask_cnn_top0_shift_x_b};

    // seMsb_to4_uid415(BITSELECT,414)@2
    assign seMsb_to4_uid415_in = $unsigned({{3{xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b[0]}}, xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b});
    assign seMsb_to4_uid415_b = $unsigned(seMsb_to4_uid415_in[3:0]);

    // rightShiftStage2Idx1Rng4_uid416_i_sdiv_mask_cnn_top0_shift_x(BITSELECT,415)@2
    assign rightShiftStage2Idx1Rng4_uid416_i_sdiv_mask_cnn_top0_shift_x_b = $unsigned(rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q[31:4]);

    // rightShiftStage2Idx1_uid417_i_sdiv_mask_cnn_top0_shift_x(BITJOIN,416)@2
    assign rightShiftStage2Idx1_uid417_i_sdiv_mask_cnn_top0_shift_x_q = {seMsb_to4_uid415_b, rightShiftStage2Idx1Rng4_uid416_i_sdiv_mask_cnn_top0_shift_x_b};

    // seMsb_to2_uid410(BITSELECT,409)@2
    assign seMsb_to2_uid410_in = $unsigned({{1{xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b[0]}}, xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b});
    assign seMsb_to2_uid410_b = $unsigned(seMsb_to2_uid410_in[1:0]);

    // rightShiftStage1Idx1Rng2_uid411_i_sdiv_mask_cnn_top0_shift_x(BITSELECT,410)@2
    assign rightShiftStage1Idx1Rng2_uid411_i_sdiv_mask_cnn_top0_shift_x_b = $unsigned(rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q[31:2]);

    // rightShiftStage1Idx1_uid412_i_sdiv_mask_cnn_top0_shift_x(BITJOIN,411)@2
    assign rightShiftStage1Idx1_uid412_i_sdiv_mask_cnn_top0_shift_x_q = {seMsb_to2_uid410_b, rightShiftStage1Idx1Rng2_uid411_i_sdiv_mask_cnn_top0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid406_i_sdiv_mask_cnn_top0_shift_x(BITSELECT,405)@2
    assign rightShiftStage0Idx1Rng1_uid406_i_sdiv_mask_cnn_top0_shift_x_b = $unsigned(redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q[31:1]);

    // rightShiftStage0Idx1_uid407_i_sdiv_mask_cnn_top0_shift_x(BITJOIN,406)@2
    assign rightShiftStage0Idx1_uid407_i_sdiv_mask_cnn_top0_shift_x_q = {xMSB_uid404_i_sdiv_mask_cnn_top0_shift_x_b, rightShiftStage0Idx1Rng1_uid406_i_sdiv_mask_cnn_top0_shift_x_b};

    // rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x(MUX,408)@2
    assign rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_s or redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q or rightShiftStage0Idx1_uid407_i_sdiv_mask_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q = redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q;
            1'b1 : rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage0Idx1_uid407_i_sdiv_mask_cnn_top0_shift_x_q;
            default : rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x(MUX,413)@2
    assign rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_s or rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q or rightShiftStage1Idx1_uid412_i_sdiv_mask_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage0_uid409_i_sdiv_mask_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage1Idx1_uid412_i_sdiv_mask_cnn_top0_shift_x_q;
            default : rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x(MUX,418)@2
    assign rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_s or rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q or rightShiftStage2Idx1_uid417_i_sdiv_mask_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage1_uid414_i_sdiv_mask_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage2Idx1_uid417_i_sdiv_mask_cnn_top0_shift_x_q;
            default : rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x(MUX,423)@2
    assign rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_s or rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q or rightShiftStage3Idx1_uid422_i_sdiv_mask_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage2_uid419_i_sdiv_mask_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage3Idx1_uid422_i_sdiv_mask_cnn_top0_shift_x_q;
            default : rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x(MUX,428)@2
    assign rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_s or rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q or rightShiftStage4Idx1_uid427_i_sdiv_mask_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage3_uid424_i_sdiv_mask_cnn_top0_shift_x_q;
            1'b1 : rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_q = rightShiftStage4Idx1_uid427_i_sdiv_mask_cnn_top0_shift_x_q;
            default : rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // i_sdiv_and_cnn_top4(LOGICAL,174)@2
    assign i_sdiv_and_cnn_top4_q = rightShiftStage4_uid429_i_sdiv_mask_cnn_top0_shift_x_q & c_i32_15135_q;

    // i_sdiv_and_cnn_top4_vt_select_3(BITSELECT,177)@2
    assign i_sdiv_and_cnn_top4_vt_select_3_b = i_sdiv_and_cnn_top4_q[3:0];

    // i_sdiv_and_cnn_top4_vt_join(BITJOIN,176)@2
    assign i_sdiv_and_cnn_top4_vt_join_q = {i_sdiv_and111_cnn_top18_vt_const_31_q, i_sdiv_and_cnn_top4_vt_select_3_b};

    // i_sdiv_add_cnn_top5(ADD,169)@2
    assign i_sdiv_add_cnn_top5_a = {1'b0, i_sdiv_and_cnn_top4_vt_join_q};
    assign i_sdiv_add_cnn_top5_b = {1'b0, redist22_bgTrunc_i_sub_i_i_cnn_top2_sel_x_b_1_q};
    assign i_sdiv_add_cnn_top5_o = $unsigned(i_sdiv_add_cnn_top5_a) + $unsigned(i_sdiv_add_cnn_top5_b);
    assign i_sdiv_add_cnn_top5_q = i_sdiv_add_cnn_top5_o[32:0];

    // bgTrunc_i_sdiv_add_cnn_top5_sel_x(BITSELECT,11)@2
    assign bgTrunc_i_sdiv_add_cnn_top5_sel_x_b = i_sdiv_add_cnn_top5_q[31:0];

    // i_cmp_i116_cnn_top10_cmp_sign(LOGICAL,446)@2
    assign i_cmp_i116_cnn_top10_cmp_sign_q = $unsigned(bgTrunc_i_sdiv_add_cnn_top5_sel_x_b[31:31]);

    // i_unnamed_cnn_top65(LOGICAL,185)@2
    assign i_unnamed_cnn_top65_q = i_cmp_i116_cnn_top10_cmp_sign_q | i_cmp3_i114_cnn_top13_c;

    // i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top43_cnn_top81(BLACKBOX,161)@2
    // out out_intel_reserved_ffwd_34_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i1_unnamed_43_cnn_top0 thei_llvm_fpga_ffwd_source_i1_unnamed_cnn_top43_cnn_top81 (
        .in_predicate_in(GND_q),
        .in_src_data_in_34_0(i_unnamed_cnn_top65_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg45_q),
        .out_intel_reserved_ffwd_34_0(i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top43_cnn_top81_out_intel_reserved_ffwd_34_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_12_regfree_osync_x(GPOUT,25)
    assign out_intel_reserved_ffwd_34_0 = i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top43_cnn_top81_out_intel_reserved_ffwd_34_0;

    // valid_fanout_reg46(REG,364)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg46_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg46_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // i_unnamed_cnn_top66(LOGICAL,186)@2
    assign i_unnamed_cnn_top66_q = i_unnamed_cnn_top65_q ^ VCC_q;

    // i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top44_cnn_top82(BLACKBOX,162)@2
    // out out_intel_reserved_ffwd_35_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i1_unnamed_44_cnn_top0 thei_llvm_fpga_ffwd_source_i1_unnamed_cnn_top44_cnn_top82 (
        .in_predicate_in(GND_q),
        .in_src_data_in_35_0(i_unnamed_cnn_top66_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg46_q),
        .out_intel_reserved_ffwd_35_0(i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top44_cnn_top82_out_intel_reserved_ffwd_35_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_13_regfree_osync_x(GPOUT,26)
    assign out_intel_reserved_ffwd_35_0 = i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top44_cnn_top82_out_intel_reserved_ffwd_35_0;

    // valid_fanout_reg47(REG,365)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg47_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg47_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // i_unnamed_cnn_top67(LOGICAL,187)@2
    assign i_unnamed_cnn_top67_q = i_cmp_i116_cnn_top10_cmp_sign_q ^ VCC_q;

    // i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top45_cnn_top83(BLACKBOX,163)@2
    // out out_intel_reserved_ffwd_36_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i1_unnamed_45_cnn_top0 thei_llvm_fpga_ffwd_source_i1_unnamed_cnn_top45_cnn_top83 (
        .in_predicate_in(GND_q),
        .in_src_data_in_36_0(i_unnamed_cnn_top67_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg47_q),
        .out_intel_reserved_ffwd_36_0(i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top45_cnn_top83_out_intel_reserved_ffwd_36_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_14_regfree_osync_x(GPOUT,27)
    assign out_intel_reserved_ffwd_36_0 = i_llvm_fpga_ffwd_source_i1_unnamed_cnn_top45_cnn_top83_out_intel_reserved_ffwd_36_0;

    // valid_fanout_reg0(REG,318)@6 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist19_sync_together173_in_i_valid_6_q);
        end
    end

    // sync_out_aunroll_x(GPOUT,59)@7
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_cnn_top1 = GND_q;
    assign out_unnamed_cnn_top46_0_tpl = GND_q;

    // valid_fanout_reg32(REG,350)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg32_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(redist17_sync_together173_in_i_valid_1_q);
        end
    end

    // xMSB_uid439_i_sdiv_sh_cnn_top0_shift_x(BITSELECT,438)@2
    assign xMSB_uid439_i_sdiv_sh_cnn_top0_shift_x_b = $unsigned(bgTrunc_i_sdiv_add_cnn_top5_sel_x_b[31:31]);

    // seMsb_to4_uid441(BITSELECT,440)@2
    assign seMsb_to4_uid441_in = $unsigned({{3{xMSB_uid439_i_sdiv_sh_cnn_top0_shift_x_b[0]}}, xMSB_uid439_i_sdiv_sh_cnn_top0_shift_x_b});
    assign seMsb_to4_uid441_b = $unsigned(seMsb_to4_uid441_in[3:0]);

    // rightShiftStage0Idx1Rng4_uid442_i_sdiv_sh_cnn_top0_shift_x(BITSELECT,441)@2
    assign rightShiftStage0Idx1Rng4_uid442_i_sdiv_sh_cnn_top0_shift_x_b = $unsigned(bgTrunc_i_sdiv_add_cnn_top5_sel_x_b[31:4]);

    // rightShiftStage0Idx1_uid443_i_sdiv_sh_cnn_top0_shift_x(BITJOIN,442)@2
    assign rightShiftStage0Idx1_uid443_i_sdiv_sh_cnn_top0_shift_x_q = {seMsb_to4_uid441_b, rightShiftStage0Idx1Rng4_uid442_i_sdiv_sh_cnn_top0_shift_x_b};

    // rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x(MUX,444)@2
    assign rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_s or bgTrunc_i_sdiv_add_cnn_top5_sel_x_b or rightShiftStage0Idx1_uid443_i_sdiv_sh_cnn_top0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_s)
            1'b0 : rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_q = bgTrunc_i_sdiv_add_cnn_top5_sel_x_b;
            1'b1 : rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_q = rightShiftStage0Idx1_uid443_i_sdiv_sh_cnn_top0_shift_x_q;
            default : rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_q = 32'b0;
        endcase
    end

    // i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top30_cnn_top68(BLACKBOX,164)@2
    // out out_intel_reserved_ffwd_21_0@20000000
    cnn_top_i_llvm_fpga_ffwd_source_i32_unnamed_30_cnn_top0 thei_llvm_fpga_ffwd_source_i32_unnamed_cnn_top30_cnn_top68 (
        .in_predicate_in(GND_q),
        .in_src_data_in_21_0(rightShiftStage0_uid445_i_sdiv_sh_cnn_top0_shift_x_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg32_q),
        .out_intel_reserved_ffwd_21_0(i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top30_cnn_top68_out_intel_reserved_ffwd_21_0),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // regfree_osync(GPOUT,216)
    assign out_intel_reserved_ffwd_21_0 = i_llvm_fpga_ffwd_source_i32_unnamed_cnn_top30_cnn_top68_out_intel_reserved_ffwd_21_0;

endmodule
