ispLEVER Auto-Make Log File
---------------------------

Updating: JEDEC File
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\Synpwrap.exe -e topcontrol -target ispmach4000b -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 2.0.00.17.20.15

Done sucessfully with exit code 0.
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: DESKTOP-JBP5BT2

#Implementation: proyectocpld

$ Start of Compile
#Thu May 30 19:57:47 2019

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\topcontrol.vhd":7:7:7:16|Top entity is set to topcontrol.
File C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd changed - recompiling
@N: CD630 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\topcontrol.vhd":7:7:7:16|Synthesizing work.topcontrol.topcontrol00 
@N: CD630 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\control.vhd":6:7:6:13|Synthesizing work.control.control00 
Post processing for work.control.control00
@N: CD630 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\topdiv00.vhd":7:7:7:14|Synthesizing work.topdiv00.topdiv0 
@N: CD630 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":6:7:6:11|Synthesizing work.div00.div0 
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":25:11:25:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":33:11:33:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":41:11:41:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":49:11:49:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":57:11:57:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":65:11:65:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":73:11:73:16|Removed redundant assignment
@N: CD364 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\div00.vhd":81:11:81:16|Removed redundant assignment
Post processing for work.div00.div0
@N: CD630 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd":6:7:6:11|Synthesizing work.osc00.osc 
@W: CD280 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd":12:10:12:17|Unbound component OSCTIMER mapped to black box
@W: CD326 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd":21:0:21:5|Port oscout of entity work.osctimer is unconnected
@N: CD630 :"C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\osc00.vhd":12:10:12:17|Synthesizing work.osctimer.syn_black_box 
Post processing for work.osctimer.syn_black_box
Post processing for work.osc00.osc
Post processing for work.topdiv00.topdiv0
Post processing for work.topcontrol.topcontrol00
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 30 19:57:47 2019

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
File C:\users\valery garibay\documents\6_semestre\arqui\proyectocpld\synwork\topcontrol_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 30 19:57:49 2019

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\edif2blf.exe -edf topcontrol.edi -out topcontrol.bl0 -err automake.err -log topcontrol.log -prj proyecto -lib "C:\ispLEVER_Classic2_0\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor'

Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit topcontrol
    Number of input ports   : 2
    Number of output ports  : 4
    Number of bidir ports   : 0
    Number of instances     : 305
    Number of nets          : 311

No design errors found in circuit topcontrol

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe topcontrol.bl0 -collapse none -reduce none -keepwires -gui -err automake.err -family'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file topcontrol.bl0...
Writing Open-ABEL 2 (BLIF) file topcontrol.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblflink.exe "topcontrol.bl1" -o "proyecto.bl2" -omod "proyecto" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'topcontrol.bl1'
	Referring to External Module 'OSCTIMER'.

Hierarchical BLIF: 'proyecto.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\impsrc.exe -gui -prj proyecto -lci proyecto.lct -log proyecto.imp -err automake.err -tti proyecto.bl2 -dir c:\users\valery garibay\documents\6_semestre\arqui\proyectocpld'

Source constraints were successfully imported to the current project.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci proyecto.lct -blifopt proyecto.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe proyecto.bl2 -sweep -mergefb -err automake.err -o proyecto.bl3 @proyecto.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file proyecto.bl2...
Merging feedbacks...
Note 13707: Node u2_n_52_n is collapsed...
Note 13707: Node u1_u2_n_506_n is collapsed...
Note 13707: Node u1_u2_n_513_n is collapsed...
Note 13707: Node u1_u2_n_66_n is collapsed...
Note 13707: Node u1_u2_n_67_n is collapsed...
Note 13707: Node u1_u2_n_83_i_n is collapsed...
Note 13707: Node u1_u2_n_84_i_n is collapsed...
Note 13707: Node u1_u2_n_85_i_n is collapsed...
Note 13707: Node u1_u2_n_86_i_n is collapsed...
Note 13707: Node u1_u2_n_87_i_n is collapsed...
Note 13707: Node u1_u2_n_88_i_n is collapsed...
Note 13707: Node u1_u2_n_89_i_n is collapsed...
Note 13707: Node u1_u2_n_91_i_n is collapsed...
Note 13707: Node u1_u2_n_68_n is collapsed...
Note 13707: Node u2_n_17_i_n is collapsed...
Note 13707: Node u2_n_16_i_n is collapsed...
Note 13707: Node u2_n_53_i_n is collapsed...
Note 13707: Node u2_n_19_i_n is collapsed...
Note 13707: Node u1_u2_n_69_n is collapsed...
Note 13707: Node u1_u2_n_70_n is collapsed...
Note 13707: Node u1_u2_n_515_n is collapsed...
Note 13707: Node u1_u2_n_512_n is collapsed...
Note 13707: Node u1_u2_n_532_i_n is collapsed...
Note 13707: Node u1_u2_n_531_i_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_n is collapsed...
Note 13707: Node u1_u2_pdiv_sdiv72_3_i_n is collapsed...
Note 13707: Node u1_u2_sdiv_i_7__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_4__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_3__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_2__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_1__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_6__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_5__n is collapsed...
Note 13707: Node u2_aux_i_0__n is collapsed...
Note 13707: Node u1_u2_n_524_i_n is collapsed...
Note 13707: Node u1_u2_n_525_i_n is collapsed...
Note 13707: Node u1_u2_n_526_i_n is collapsed...
Note 13707: Node u1_u2_n_32_i_n is collapsed...
Note 13707: Node enctop_i is collapsed...
Note 13707: Node u1_u2_n_528_i_n is collapsed...
Note 13707: Node outctop1_i is collapsed...
Note 13707: Node u1_u2_n_522_i_n is collapsed...
Note 13707: Node u1_u2_n_521_i_n is collapsed...
Note 13707: Node u1_u2_n_520_i_n is collapsed...
Note 13707: Node u1_u2_n_519_i_n is collapsed...
Note 13707: Node u1_u2_n_517_i_n is collapsed...
Note 13707: Node u1_u2_n_527_i_n is collapsed...
Note 13707: Node u1_u2_n_530_i_n is collapsed...
Note 13707: Node u1_u2_n_529_i_n is collapsed...
Note 13707: Node u1_u2_n_533_i_n is collapsed...
Note 13707: Node u1_u2_n_534_i_n is collapsed...
Note 13707: Node u1_u2_n_535_i_n is collapsed...
Note 13707: Node u1_u2_n_81_i_n is collapsed...
Note 13707: Node u1_u2_n_82_i_n is collapsed...
Note 13707: Node u1_u2_n_72_i_n is collapsed...
Note 13707: Node u1_u2_n_79_i_n is collapsed...
Note 13707: Node u1_u2_n_80_i_n is collapsed...
Note 13707: Node u1_u2_n_71_i_n is collapsed...
Note 13707: Node u1_u2_n_77_i_n is collapsed...
Note 13707: Node u1_u2_n_78_i_n is collapsed...
Note 13707: Node u1_u2_n_74_i_n is collapsed...
Note 13707: Node u1_u2_n_75_i_n is collapsed...
Note 13707: Node u1_u2_n_76_i_n is collapsed...
Note 13707: Node u1_u2_n_73_i_n is collapsed...
Note 13707: Node u1_u2_n_505_n is collapsed...
Note 13707: Node u1_u2_n_58_n is collapsed...
Note 13707: Node u1_u2_n_59_n is collapsed...
Note 13707: Node u1_u2_n_60_n is collapsed...
Note 13707: Node u1_u2_n_61_n is collapsed...
Note 13707: Node u1_u2_n_62_n is collapsed...
Note 13707: Node u1_u2_n_63_n is collapsed...
Note 13707: Node u1_u2_n_64_n is collapsed...
Note 13707: Node u1_u2_n_65_n is collapsed...
Note 13707: Node u1_u2_n_514_n is collapsed...
Note 13707: Node u1_u2_n_510_n is collapsed...
Note 13707: Node u1_u2_sdiv_i_11__n is collapsed...
Note 13707: Node indivtop_i_1__n is collapsed...
Note 13707: Node indivtop_i_2__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_9__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_13__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_0__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_8__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_12__n is collapsed...
Note 13707: Node u2_aux_i_4__n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_4_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_5_n is collapsed...
Note 13707: Node u1_u2_n_516_0_1_n is collapsed...
Note 13707: Node u2_n_51_0_1_n is collapsed...
Note 13707: Node u2_n_51_0_2_n is collapsed...
Note 13707: Node U2_G_3 is collapsed...
Note 13707: Node u1_u2_pdiv_sdiv72_3_1_n is collapsed...
Note 13707: Node U2_G_5 is collapsed...
Note 13707: Node u1_u2_pdiv_sdiv75_3_1_n is collapsed...
Note 13707: Node U2_G_7 is collapsed...
Note 13707: Node u1_u2_n_449_i_1_n is collapsed...
Note 13707: Node U2_G_9 is collapsed...
Note 13707: Node u1_u2_n_449_i_2_n is collapsed...
Note 13707: Node u1_u2_n_449_i_3_n is collapsed...
Note 13707: Node u1_u2_n_449_i_4_n is collapsed...
Note 13707: Node u1_u2_n_449_i_7_n is collapsed...
Note 13707: Node u1_u2_n_531_1_n is collapsed...
Note 13707: Node u1_u2_n_517_1_n is collapsed...
Note 13707: Node u2_n_25_n is collapsed...
Note 13707: Node u1_u2_n_517_2_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_3_n is collapsed...
Note 13707: Node u2_n_16_n is collapsed...
Note 13707: Node u1_u2_n_519_1_n is collapsed...
Note 13707: Node u2_n_17_n is collapsed...
Note 13707: Node u1_u2_n_519_2_n is collapsed...
Note 13707: Node u2_n_53_n is collapsed...
Note 13707: Node u2_n_19_n is collapsed...
Note 13707: Node u1_u2_n_520_1_n is collapsed...
Note 13707: Node u1_u2_n_520_2_n is collapsed...
Note 13707: Node u1_u2_n_521_n is collapsed...
Note 13707: Node u1_u2_n_529_1_n is collapsed...
Note 13707: Node u1_u2_n_533_n is collapsed...
Note 13707: Node u1_u2_n_530_n is collapsed...
Note 13707: Node u1_u2_n_530_1_n is collapsed...
Note 13707: Node u1_u2_n_533_1_n is collapsed...
Note 13707: Node u1_u2_n_533_2_n is collapsed...
Note 13707: Node u1_u2_n_521_1_n is collapsed...
Note 13707: Node u1_u2_n_55_i_1_n is collapsed...
Note 13707: Node u1_u2_n_519_n is collapsed...
Note 13707: Node u1_u2_n_517_n is collapsed...
Note 13707: Node u1_u2_sdiv_n9_0_n is collapsed...
Note 13707: Node u1_u2_n_51_i_1_n is collapsed...
Note 13707: Node u1_u2_n_543_i_1_n is collapsed...
Note 13707: Node u1_u2_n_32_n is collapsed...
Note 13707: Node u1_u2_n_526_n is collapsed...
Note 13707: Node u1_u2_n_525_n is collapsed...
Note 13707: Node u1_u2_n_542_i_1_n is collapsed...
Note 13707: Node u1_u2_n_524_n is collapsed...
Note 13707: Node u1_u2_n_91_n is collapsed...
Note 13707: Node u1_u2_n_89_n is collapsed...
Note 13707: Node u1_u2_n_88_n is collapsed...
Note 13707: Node u1_u2_n_87_n is collapsed...
Note 13707: Node u1_u2_n_86_n is collapsed...
Note 13707: Node u1_u2_n_85_n is collapsed...
Note 13707: Node u1_u2_n_84_n is collapsed...
Note 13707: Node u1_u2_n_83_n is collapsed...
Note 13707: Node u1_u2_n_82_n is collapsed...
Note 13707: Node u1_u2_n_81_n is collapsed...
Note 13707: Node u1_u2_n_80_n is collapsed...
Note 13707: Node u1_u2_n_79_n is collapsed...
Note 13707: Node u1_u2_n_78_n is collapsed...
Note 13707: Node u1_u2_n_77_n is collapsed...
Note 13707: Node u1_u2_n_76_n is collapsed...
Note 13707: Node u1_u2_n_75_n is collapsed...
Note 13707: Node u1_u2_n_74_n is collapsed...
Note 13707: Node u1_u2_n_73_n is collapsed...
Note 13707: Node u1_u2_n_72_n is collapsed...
Note 13707: Node u1_u2_n_71_n is collapsed...
Note 13707: Node u1_u2_n_541_i_1_n is collapsed...
Note 13707: Node u2_n_52_0_n is collapsed...
Note 13707: Node u1_u2_n_540_i_1_n is collapsed...
Note 13707: Node u2_pcontrol_aux_2_0_0__n is collapsed...
Note 13707: Node u1_u2_n_539_i_1_n is collapsed...
Note 13707: Node u1_u2_n_512_0_n is collapsed...
Note 13707: Node u1_u2_n_513_0_n is collapsed...
Note 13707: Node u1_u2_n_538_i_1_n is collapsed...
Note 13707: Node u1_u2_n_522_1_n is collapsed...
Note 13707: Node u1_u2_n_82_1_n is collapsed...
Note 13707: Node u1_u2_n_527_1_n is collapsed...
Note 13707: Node u1_u2_n_81_1_n is collapsed...
Note 13707: Node u1_u2_n_528_1_n is collapsed...
Note 13707: Node u1_u2_n_80_1_n is collapsed...
Note 13707: Node u1_u2_n_532_1_n is collapsed...
Note 13707: Node U1_U2_outdiv_0 is collapsed...
Note 13707: Node u1_u2_n_534_1_n is collapsed...
Note 13707: Node u1_u2_n_79_1_n is collapsed...
Note 13707: Node u1_u2_n_78_1_n is collapsed...
Note 13707: Node u1_u2_n_77_1_n is collapsed...
Note 13707: Node u1_u2_n_4_i_1_n is collapsed...
Note 13707: Node u1_u2_n_535_n is collapsed...
Note 13707: Node u1_u2_n_71_1_n is collapsed...
Note 13707: Node u1_u2_n_76_1_n is collapsed...
Note 13707: Node u1_u2_n_72_1_n is collapsed...
Note 13707: Node u1_u2_n_70_i_n is collapsed...
Note 13707: Node u1_u2_n_73_1_n is collapsed...
Note 13707: Node u1_u2_n_75_1_n is collapsed...
Note 13707: Node u1_u2_n_74_1_n is collapsed...
Note 13707: Node u1_u2_sdiv_i_10__n is collapsed...
Note 13707: Node indivtop_i_3__n is collapsed...
Note 13707: Node u1_u2_pdiv_sdiv75_3_i_n is collapsed...
Note 13707: Node indivtop_i_4__n is collapsed...
Note 13707: Node u1_u2_sdiv_i_14__n is collapsed...
Note 13707: Node indivtop_i_0__n is collapsed...
Note 13707: Node indivtop_c_1__n is collapsed...
Note 13707: Node indivtop_c_2__n is collapsed...
Note 13707: Node u1_u2_n_536_n is collapsed...
Note 13707: Node u1_u2_n_69_i_n is collapsed...
Note 13707: Node u2_n_18_n is collapsed...
Note 13707: Node u1_u2_n_67_i_n is collapsed...
Note 13707: Node u2_n_23_n is collapsed...
Note 13707: Node u1_u2_n_510_i_n is collapsed...
Note 13707: Node u1_u2_n_509_i_n is collapsed...
Note 13707: Node u1_u2_n_514_i_n is collapsed...
Note 13707: Node indivtop_c_3__n is collapsed...
Note 13707: Node u1_u2_n_535_1_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_n is collapsed...
Note 13707: Node u1_u2_n_528_n is collapsed...
Note 13707: Node u1_u2_sdiv_n10_0_n is collapsed...
Note 13707: Node u1_u2_n_534_n is collapsed...
Note 13707: Node u1_u2_n_527_n is collapsed...
Note 13707: Node u2_n_7_0_1_n is collapsed...
Note 13707: Node u1_u2_sdiv_n12_0_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_2_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_1_n is collapsed...
Note 13707: Node u1_u2_n_529_n is collapsed...
Note 13707: Node u1_u2_n_61_i_n is collapsed...
Note 13707: Node u1_u2_n_506_i_n is collapsed...
Note 13707: Node u1_u2_n_515_i_n is collapsed...
Note 13707: Node u1_u2_n_66_i_n is collapsed...
Note 13707: Node u1_u2_n_64_i_n is collapsed...
Note 13707: Node u1_u2_n_59_i_n is collapsed...
Note 13707: Node indivtop_c_4__n is collapsed...
Note 13707: Node indivtop_c_0__n is collapsed...
Note 13707: Node enctop_c is collapsed...
Note 13707: Node u1_u2_n_58_i_n is collapsed...
Note 13707: Node u1_u2_n_63_i_n is collapsed...
Note 13707: Node u1_u2_n_505_0_n is collapsed...
Note 13707: Node u1_u2_sdiv_n13_0_n is collapsed...
Note 13707: Node u2_n_21_n is collapsed...
Note 13707: Node u1_u2_n_62_i_n is collapsed...
Note 13707: Node u2_n_51_0_n is collapsed...
Note 13707: Node u1_u2_n_531_n is collapsed...
Note 13707: Node u1_u2_pdiv_sdiv72_3_n is collapsed...
Note 13707: Node u1_u2_n_532_n is collapsed...
Note 13707: Node u1_u2_sdiv_n11_0_n is collapsed...
Note 13707: Node u1_u2_n_520_n is collapsed...
Note 13707: Node u1_u2_sdiv_n14_0_n is collapsed...
Note 13707: Node u1_u2_pdiv_sdiv75_3_n is collapsed...
Note 13707: Node u1_u2_n_508_0_n is collapsed...
Note 13707: Node u1_u2_n_449_i_n is collapsed...
Note 13707: Node u1_u2_n_522_n is collapsed...
Note 13707: Fmax mode optimizing 3 critical paths, 4 levels ...
Note 13707: Fmax mode optimizing 8 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 1 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 16 critical paths, 2 levels ...
Note 13707: Node u1_u2_n_449_i_5_n is collapsed...
Note 13707: Node u1_u2_un1_sdiv69_1_0_6_n is collapsed...
Note 13707: Fmax mode optimizing 16 critical paths, 2 levels ...
Note 13707: Node u1_u2_n_449_i_6_n is collapsed...
Note 13707: Node u1_u2_n_517_3_n is collapsed...
Note 13707: Fmax mode optimizing 13 critical paths, 2 levels ...
Note 13707: Node u1_u2_n_519_3_n is collapsed...
Note 13707: Node u1_u2_n_60_i_n is collapsed...
Note 13707: Node u1_u2_n_68_i_n is collapsed...
Note 13707: Fmax mode optimizing 2 critical paths, 2 levels ...
Note 13707: Node u1_u2_n_537_n is collapsed...
Note 13707: Node u1_u2_n_65_i_n is collapsed...
Note 13707: Fmax mode satisfied
Note 13707: Node u1_u2_n_516_0_n is collapsed...
Control path optimization...
Performing 'bypin choose' optimization...
.................Note    0: 
Estimated (clusters + macrocells): 59, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file proyecto.bl3...
Note    0: 
BLIFOPT complete - Time 5 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci proyecto.lct -dev lc4k -diofft proyecto.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mdiofft.exe proyecto.bl3 -family AMDMACH -idev van -o proyecto.bl4 -oxrf proyecto.xrf -err automake.err @proyecto.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Input file: proyecto.bl3.
Output file: proyecto.bl4.
Cross reference file: proyecto.xrf.

.......................................................................
.....................................................................
Shortening signal names...
Writing signal name cross reference file proyecto.xrf... 

DIOFFT complete Partially retargeted. - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci proyecto.lct -dev lc4k -prefit proyecto.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp proyecto.bl4 -out proyecto.bl5 -err automake.err -log proyecto.log -mod topcontrol @proyecto.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Thu May 30 19:58:07 2019

C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp proyecto.bl4 -out proyecto.bl5 -err automake.err -log proyecto.log -mod topcontrol @proyecto.l0 -gui -sc 
Number of pins (IO)    :    14
Number of outputs (MC) :    30
Number of registers    :    28
Number of logic pterms :   239
C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe complete - Time 1 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\lpf4k.exe @"proyecto.rs2"'

<Warning>  P38466:  DYNOSCDIS and TIMERRES have the same logic.
Project 'proyecto' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\tda.exe -i proyecto.bl5 -o proyecto.tda -lci proyecto.lct -dev m4e_256_96 -family lc4k -mod topcontrol -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\synsvf.exe -exe "C:\ispLEVER_Classic2_0\ispvmsystem/ispufw" -prj proyecto -if proyecto.jed -j2s -log proyecto.svl -gui'

Need not generate svf file according to the constraints, exit
Done: completed successfully.
