{
  "module_name": "tegra210-car.h",
  "hash_id": "d46f1a8a613cd5832bb0658a76ff802111f8a2e196f9b51c909abd63b1b45eac",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/tegra210-car.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_TEGRA210_CAR_H\n#define _DT_BINDINGS_CLOCK_TEGRA210_CAR_H\n\n \n \n \n#define TEGRA210_CLK_ISPB 3\n#define TEGRA210_CLK_RTC 4\n#define TEGRA210_CLK_TIMER 5\n#define TEGRA210_CLK_UARTA 6\n \n#define TEGRA210_CLK_GPIO 8\n#define TEGRA210_CLK_SDMMC2 9\n \n#define TEGRA210_CLK_I2S1 11\n#define TEGRA210_CLK_I2C1 12\n \n#define TEGRA210_CLK_SDMMC1 14\n#define TEGRA210_CLK_SDMMC4 15\n \n#define TEGRA210_CLK_PWM 17\n#define TEGRA210_CLK_I2S2 18\n \n \n \n#define TEGRA210_CLK_USBD 22\n#define TEGRA210_CLK_ISPA 23\n \n \n#define TEGRA210_CLK_DISP2 26\n#define TEGRA210_CLK_DISP1 27\n#define TEGRA210_CLK_HOST1X 28\n \n#define TEGRA210_CLK_I2S0 30\n \n\n#define TEGRA210_CLK_MC 32\n#define TEGRA210_CLK_AHBDMA 33\n#define TEGRA210_CLK_APBDMA 34\n \n \n \n#define TEGRA210_CLK_PMC 38\n \n#define TEGRA210_CLK_KFUSE 40\n#define TEGRA210_CLK_SBC1 41\n \n \n#define TEGRA210_CLK_SBC2 44\n \n#define TEGRA210_CLK_SBC3 46\n#define TEGRA210_CLK_I2C5 47\n#define TEGRA210_CLK_DSIA 48\n \n \n \n#define TEGRA210_CLK_CSI 52\n \n#define TEGRA210_CLK_I2C2 54\n#define TEGRA210_CLK_UARTC 55\n#define TEGRA210_CLK_MIPI_CAL 56\n#define TEGRA210_CLK_EMC 57\n#define TEGRA210_CLK_USB2 58\n \n \n \n \n#define TEGRA210_CLK_BSEV 63\n\n \n#define TEGRA210_CLK_UARTD 65\n \n#define TEGRA210_CLK_I2C3 67\n#define TEGRA210_CLK_SBC4 68\n#define TEGRA210_CLK_SDMMC3 69\n#define TEGRA210_CLK_PCIE 70\n#define TEGRA210_CLK_OWR 71\n#define TEGRA210_CLK_AFI 72\n#define TEGRA210_CLK_CSITE 73\n \n \n#define TEGRA210_CLK_LA 76\n \n#define TEGRA210_CLK_SOC_THERM 78\n#define TEGRA210_CLK_DTV 79\n \n#define TEGRA210_CLK_I2CSLOW 81\n#define TEGRA210_CLK_DSIB 82\n#define TEGRA210_CLK_TSEC 83\n \n \n \n \n \n#define TEGRA210_CLK_XUSB_HOST 89\n \n \n#define TEGRA210_CLK_CSUS 92\n \n \n \n\n \n \n \n#define TEGRA210_CLK_MSELECT 99\n#define TEGRA210_CLK_TSENSOR 100\n#define TEGRA210_CLK_I2S3 101\n#define TEGRA210_CLK_I2S4 102\n#define TEGRA210_CLK_I2C4 103\n \n \n#define TEGRA210_CLK_D_AUDIO 106\n#define TEGRA210_CLK_APB2APE 107\n \n \n \n#define TEGRA210_CLK_HDA2CODEC_2X 111\n \n \n \n \n \n \n#define TEGRA210_CLK_SPDIF_2X 118\n#define TEGRA210_CLK_ACTMON 119\n#define TEGRA210_CLK_EXTERN1 120\n#define TEGRA210_CLK_EXTERN2 121\n#define TEGRA210_CLK_EXTERN3 122\n#define TEGRA210_CLK_SATA_OOB 123\n#define TEGRA210_CLK_SATA 124\n#define TEGRA210_CLK_HDA 125\n \n \n\n#define TEGRA210_CLK_HDA2HDMI 128\n \n \n \n \n \n \n \n#define TEGRA210_CLK_CEC 136\n \n \n \n \n \n \n \n#define TEGRA210_CLK_XUSB_GATE 143\n#define TEGRA210_CLK_CILAB 144\n#define TEGRA210_CLK_CILCD 145\n#define TEGRA210_CLK_CILE 146\n#define TEGRA210_CLK_DSIALP 147\n#define TEGRA210_CLK_DSIBLP 148\n#define TEGRA210_CLK_ENTROPY 149\n \n \n#define TEGRA210_CLK_DP2 152\n \n \n \n#define TEGRA210_CLK_XUSB_SS 156\n \n \n \n\n \n#define TEGRA210_CLK_DMIC1 161\n#define TEGRA210_CLK_DMIC2 162\n \n \n \n#define TEGRA210_CLK_I2C6 166\n \n \n \n \n#define TEGRA210_CLK_VIM2_CLK 171\n \n#define TEGRA210_CLK_MIPIBIF 173\n \n \n \n#define TEGRA210_CLK_CLK72MHZ 177\n#define TEGRA210_CLK_VIC03 178\n \n \n#define TEGRA210_CLK_DPAUX 181\n#define TEGRA210_CLK_SOR0 182\n#define TEGRA210_CLK_SOR1 183\n#define TEGRA210_CLK_GPU 184\n#define TEGRA210_CLK_DBGAPB 185\n \n#define TEGRA210_CLK_PLL_P_OUT_ADSP 187\n \n#define TEGRA210_CLK_PLL_G_REF 189\n \n \n\n \n#define TEGRA210_CLK_SDMMC_LEGACY 193\n#define TEGRA210_CLK_NVDEC 194\n#define TEGRA210_CLK_NVJPG 195\n \n#define TEGRA210_CLK_DMIC3 197\n#define TEGRA210_CLK_APE 198\n#define TEGRA210_CLK_ADSP 199\n \n \n#define TEGRA210_CLK_MAUD 202\n \n \n \n#define TEGRA210_CLK_TSECB 206\n#define TEGRA210_CLK_DPAUX1 207\n#define TEGRA210_CLK_VI_I2C 208\n#define TEGRA210_CLK_HSIC_TRK 209\n#define TEGRA210_CLK_USB2_TRK 210\n#define TEGRA210_CLK_QSPI 211\n#define TEGRA210_CLK_UARTAPE 212\n \n \n \n \n \n#define TEGRA210_CLK_ADSP_NEON 218\n#define TEGRA210_CLK_NVENC 219\n#define TEGRA210_CLK_IQC2 220\n#define TEGRA210_CLK_IQC1 221\n#define TEGRA210_CLK_SOR_SAFE 222\n#define TEGRA210_CLK_PLL_P_OUT_CPU 223\n\n\n#define TEGRA210_CLK_UARTB 224\n#define TEGRA210_CLK_VFIR 225\n#define TEGRA210_CLK_SPDIF_IN 226\n#define TEGRA210_CLK_SPDIF_OUT 227\n#define TEGRA210_CLK_VI 228\n#define TEGRA210_CLK_VI_SENSOR 229\n#define TEGRA210_CLK_FUSE 230\n#define TEGRA210_CLK_FUSE_BURN 231\n#define TEGRA210_CLK_CLK_32K 232\n#define TEGRA210_CLK_CLK_M 233\n#define TEGRA210_CLK_CLK_M_DIV2 234\n#define TEGRA210_CLK_CLK_M_DIV4 235\n#define TEGRA210_CLK_OSC_DIV2 234\n#define TEGRA210_CLK_OSC_DIV4 235\n#define TEGRA210_CLK_PLL_REF 236\n#define TEGRA210_CLK_PLL_C 237\n#define TEGRA210_CLK_PLL_C_OUT1 238\n#define TEGRA210_CLK_PLL_C2 239\n#define TEGRA210_CLK_PLL_C3 240\n#define TEGRA210_CLK_PLL_M 241\n#define TEGRA210_CLK_PLL_M_OUT1 242\n#define TEGRA210_CLK_PLL_P 243\n#define TEGRA210_CLK_PLL_P_OUT1 244\n#define TEGRA210_CLK_PLL_P_OUT2 245\n#define TEGRA210_CLK_PLL_P_OUT3 246\n#define TEGRA210_CLK_PLL_P_OUT4 247\n#define TEGRA210_CLK_PLL_A 248\n#define TEGRA210_CLK_PLL_A_OUT0 249\n#define TEGRA210_CLK_PLL_D 250\n#define TEGRA210_CLK_PLL_D_OUT0 251\n#define TEGRA210_CLK_PLL_D2 252\n#define TEGRA210_CLK_PLL_D2_OUT0 253\n#define TEGRA210_CLK_PLL_U 254\n#define TEGRA210_CLK_PLL_U_480M 255\n\n#define TEGRA210_CLK_PLL_U_60M 256\n#define TEGRA210_CLK_PLL_U_48M 257\n \n#define TEGRA210_CLK_PLL_X 259\n#define TEGRA210_CLK_PLL_X_OUT0 260\n#define TEGRA210_CLK_PLL_RE_VCO 261\n#define TEGRA210_CLK_PLL_RE_OUT 262\n#define TEGRA210_CLK_PLL_E 263\n#define TEGRA210_CLK_SPDIF_IN_SYNC 264\n#define TEGRA210_CLK_I2S0_SYNC 265\n#define TEGRA210_CLK_I2S1_SYNC 266\n#define TEGRA210_CLK_I2S2_SYNC 267\n#define TEGRA210_CLK_I2S3_SYNC 268\n#define TEGRA210_CLK_I2S4_SYNC 269\n#define TEGRA210_CLK_VIMCLK_SYNC 270\n#define TEGRA210_CLK_AUDIO0 271\n#define TEGRA210_CLK_AUDIO1 272\n#define TEGRA210_CLK_AUDIO2 273\n#define TEGRA210_CLK_AUDIO3 274\n#define TEGRA210_CLK_AUDIO4 275\n#define TEGRA210_CLK_SPDIF 276\n \n#define TEGRA210_CLK_QSPI_PM 278\n \n \n#define TEGRA210_CLK_SOR0_LVDS 281  \n#define TEGRA210_CLK_SOR0_OUT 281\n#define TEGRA210_CLK_SOR1_OUT 282\n \n#define TEGRA210_CLK_XUSB_HOST_SRC 284\n#define TEGRA210_CLK_XUSB_FALCON_SRC 285\n#define TEGRA210_CLK_XUSB_FS_SRC 286\n#define TEGRA210_CLK_XUSB_SS_SRC 287\n\n#define TEGRA210_CLK_XUSB_DEV_SRC 288\n#define TEGRA210_CLK_XUSB_DEV 289\n#define TEGRA210_CLK_XUSB_HS_SRC 290\n#define TEGRA210_CLK_SCLK 291\n#define TEGRA210_CLK_HCLK 292\n#define TEGRA210_CLK_PCLK 293\n#define TEGRA210_CLK_CCLK_G 294\n#define TEGRA210_CLK_CCLK_LP 295\n#define TEGRA210_CLK_DFLL_REF 296\n#define TEGRA210_CLK_DFLL_SOC 297\n#define TEGRA210_CLK_VI_SENSOR2 298\n#define TEGRA210_CLK_PLL_P_OUT5 299\n#define TEGRA210_CLK_CML0 300\n#define TEGRA210_CLK_CML1 301\n#define TEGRA210_CLK_PLL_C4 302\n#define TEGRA210_CLK_PLL_DP 303\n#define TEGRA210_CLK_PLL_E_MUX 304\n#define TEGRA210_CLK_PLL_MB 305\n#define TEGRA210_CLK_PLL_A1 306\n#define TEGRA210_CLK_PLL_D_DSI_OUT 307\n#define TEGRA210_CLK_PLL_C4_OUT0 308\n#define TEGRA210_CLK_PLL_C4_OUT1 309\n#define TEGRA210_CLK_PLL_C4_OUT2 310\n#define TEGRA210_CLK_PLL_C4_OUT3 311\n#define TEGRA210_CLK_PLL_U_OUT 312\n#define TEGRA210_CLK_PLL_U_OUT1 313\n#define TEGRA210_CLK_PLL_U_OUT2 314\n#define TEGRA210_CLK_USB2_HSIC_TRK 315\n#define TEGRA210_CLK_PLL_P_OUT_HSIO 316\n#define TEGRA210_CLK_PLL_P_OUT_XUSB 317\n#define TEGRA210_CLK_XUSB_SSP_SRC 318\n#define TEGRA210_CLK_PLL_RE_OUT1 319\n#define TEGRA210_CLK_PLL_MB_UD 320\n#define TEGRA210_CLK_PLL_P_UD 321\n#define TEGRA210_CLK_ISP 322\n#define TEGRA210_CLK_PLL_A_OUT_ADSP 323\n#define TEGRA210_CLK_PLL_A_OUT0_OUT_ADSP 324\n \n#define TEGRA210_CLK_OSC 326\n#define TEGRA210_CLK_CSI_TPG 327\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\n#define TEGRA210_CLK_AUDIO0_MUX 350\n#define TEGRA210_CLK_AUDIO1_MUX 351\n#define TEGRA210_CLK_AUDIO2_MUX 352\n#define TEGRA210_CLK_AUDIO3_MUX 353\n#define TEGRA210_CLK_AUDIO4_MUX 354\n#define TEGRA210_CLK_SPDIF_MUX 355\n \n \n \n#define TEGRA210_CLK_DSIA_MUX 359\n#define TEGRA210_CLK_DSIB_MUX 360\n \n#define TEGRA210_CLK_XUSB_SS_DIV2 362\n\n#define TEGRA210_CLK_PLL_M_UD 363\n#define TEGRA210_CLK_PLL_C_UD 364\n#define TEGRA210_CLK_SCLK_MUX 365\n\n#define TEGRA210_CLK_ACLK 370\n\n#define TEGRA210_CLK_DMIC1_SYNC_CLK 388\n#define TEGRA210_CLK_DMIC1_SYNC_CLK_MUX 389\n#define TEGRA210_CLK_DMIC2_SYNC_CLK 390\n#define TEGRA210_CLK_DMIC2_SYNC_CLK_MUX 391\n#define TEGRA210_CLK_DMIC3_SYNC_CLK 392\n#define TEGRA210_CLK_DMIC3_SYNC_CLK_MUX 393\n\n#define TEGRA210_CLK_CLK_MAX 394\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}