Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 22:27:31 2025
| Host         : AnishkM-Zenbook14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blink_led_timing_summary_routed.rpt -pb blink_led_timing_summary_routed.pb -rpx blink_led_timing_summary_routed.rpx -warn_on_violation
| Design       : blink_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.642ns  (logic 3.961ns (70.198%)  route 1.682ns (29.802%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  led_reg/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg/Q
                         net (fo=2, routed)           1.682     2.138    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.642 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.642    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.514ns  (logic 0.704ns (20.032%)  route 2.810ns (79.968%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          1.143     3.514    count[26]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.514ns  (logic 0.704ns (20.032%)  route 2.810ns (79.968%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          1.143     3.514    count[26]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 0.704ns (20.853%)  route 2.672ns (79.147%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          1.005     3.376    count[26]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 0.704ns (20.853%)  route 2.672ns (79.147%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          1.005     3.376    count[26]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 0.704ns (20.853%)  route 2.672ns (79.147%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          1.005     3.376    count[26]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 0.704ns (20.853%)  route 2.672ns (79.147%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          1.005     3.376    count[26]_i_1_n_0
    SLICE_X0Y6           FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.228ns  (logic 0.704ns (21.811%)  route 2.524ns (78.189%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          0.857     3.228    count[26]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.228ns  (logic 0.704ns (21.811%)  route 2.524ns (78.189%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          0.857     3.228    count[26]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.228ns  (logic 0.704ns (21.811%)  route 2.524ns (78.189%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    count[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.447 r  count[26]_i_6/O
                         net (fo=2, routed)           0.800     2.247    count[26]_i_6_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.124     2.371 r  count[26]_i_1/O
                         net (fo=27, routed)          0.857     3.228    count[26]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    count[0]
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    p_1_in[0]
    SLICE_X1Y1           FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  led_reg/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg/Q
                         net (fo=2, routed)           0.168     0.309    led_OBUF
    SLICE_X1Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  led_i_1/O
                         net (fo=1, routed)           0.000     0.354    led_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  count_reg[19]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[19]/Q
                         net (fo=2, routed)           0.133     0.274    count[19]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    p_1_in[19]
    SLICE_X0Y5           FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  count_reg[23]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[23]/Q
                         net (fo=2, routed)           0.133     0.274    count[23]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    p_1_in[23]
    SLICE_X0Y6           FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=2, routed)           0.133     0.274    count[7]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    p_1_in[7]
    SLICE_X0Y2           FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[11]/Q
                         net (fo=2, routed)           0.133     0.274    count[11]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    p_1_in[11]
    SLICE_X0Y3           FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[15]/Q
                         net (fo=2, routed)           0.134     0.275    count[15]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    p_1_in[15]
    SLICE_X0Y4           FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[3]/Q
                         net (fo=2, routed)           0.134     0.275    count[3]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    p_1_in[3]
    SLICE_X0Y1           FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  count_reg[19]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[19]/Q
                         net (fo=2, routed)           0.133     0.274    count[19]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    p_1_in[20]
    SLICE_X0Y5           FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  count_reg[23]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[23]/Q
                         net (fo=2, routed)           0.133     0.274    count[23]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    p_1_in[24]
    SLICE_X0Y6           FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------





