

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config8_s'
================================================================
* Date:           Wed Jul 19 12:29:58 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.810 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 3 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 4 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i8 %p_read_9"   --->   Operation 5 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.81ns)   --->   "%mul_ln1171 = mul i14 %zext_ln1171, i14 49"   --->   Operation 6 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lshr_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13"   --->   Operation 7 'partselect' 'lshr_ln717_5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_2, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 9 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_9, i7 0"   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i15 %shl_ln"   --->   Operation 11 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 0, i16 %zext_ln1171_1"   --->   Operation 12 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171, i32 3, i32 15"   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i13 %trunc_ln"   --->   Operation 14 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i11 %lshr_ln717_5"   --->   Operation 15 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read13"   --->   Operation 16 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read13, i6 0"   --->   Operation 17 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i14 %shl_ln1171_3"   --->   Operation 18 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read13, i4 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i12 %shl_ln1171_4"   --->   Operation 20 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.52ns)   --->   "%add_ln1171 = add i15 %zext_ln1171_2, i15 %zext_ln1171_3"   --->   Operation 21 'add' 'add_ln1171' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %add_ln1171, i32 3, i32 14"   --->   Operation 22 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i12 %trunc_ln5"   --->   Operation 23 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read13, i7 0"   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i15 %tmp"   --->   Operation 25 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 %r_V_2, i16 %zext_ln1171_5"   --->   Operation 26 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_1, i32 3, i32 15"   --->   Operation 27 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i13 %trunc_ln717_9"   --->   Operation 28 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.53ns)   --->   "%add_ln712 = add i14 %zext_ln1171_4, i14 %sext_ln1171"   --->   Operation 29 'add' 'add_ln712' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i14 %add_ln712"   --->   Operation 30 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.53ns)   --->   "%add_ln712_1 = add i14 %sext_ln712, i14 %zext_ln717"   --->   Operation 31 'add' 'add_ln712_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i14 %add_ln712_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 32 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %sext_ln712_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 33 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 34 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 35 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.81ns
The critical path consists of the following:
	wire read operation ('p_read_9') on port 'p_read' [6]  (0 ns)
	'mul' operation ('mul_ln1171') [13]  (3.81 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171') [10]  (1.54 ns)
	'add' operation ('add_ln712') [29]  (1.54 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
