strict digraph "" {
	node [label="\N"];
	"1127:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb69aa50>",
		clk_sens=False,
		fillcolor=gold,
		label="1127:AL",
		sens="['TxStartFrmIn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"1128:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb69ac10>",
		fillcolor=turquoise,
		label="1128:BL
Divided_2_clk = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f37fb69a910>]",
		style=filled,
		typ=Block];
	"1127:AL" -> "1128:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1127:AL"	 [def_var="['Divided_2_clk']",
		label="Leaf_1127:AL"];
	"1128:BL" -> "Leaf_1127:AL"	 [cond="[]",
		lineno=None];
}
