Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun  3 17:46:49 2020
| Host         : DESKTOP-QTAJP9C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file md5Demo_timing_summary_routed.rpt -pb md5Demo_timing_summary_routed.pb -rpx md5Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : md5Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.903      -15.259                     29                 1521        0.056        0.000                      0                 1521        4.500        0.000                       0                   784  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.903      -15.259                     29                 1521        0.056        0.000                      0                 1521        4.500        0.000                       0                   784  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack       -0.903ns,  Total Violation      -15.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.903ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.647ns  (logic 4.661ns (43.778%)  route 5.986ns (56.222%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.180 r  md5/B_n_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.180    md5/B_n_reg[27]_i_2_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.503 r  md5/B_n_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.295    15.799    md5/data0[29]
    SLICE_X79Y62         LUT5 (Prop_lut5_I4_O)        0.306    16.105 r  md5/B_n[29]_i_1/O
                         net (fo=1, routed)           0.000    16.105    md5/B_n[29]
    SLICE_X79Y62         FDRE                                         r  md5/B_n_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.596    15.019    md5/clk_IBUF_BUFG
    SLICE_X79Y62         FDRE                                         r  md5/B_n_reg[29]/C
                         clock pessimism              0.187    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X79Y62         FDRE (Setup_fdre_C_D)        0.031    15.201    md5/B_n_reg[29]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -16.105    
  -------------------------------------------------------------------
                         slack                                 -0.903    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.646ns  (logic 4.654ns (43.714%)  route 5.992ns (56.286%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.180 r  md5/B_n_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.180    md5/B_n_reg[27]_i_2_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.495 r  md5/B_n_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.302    15.797    md5/data0[31]
    SLICE_X81Y62         LUT5 (Prop_lut5_I4_O)        0.307    16.104 r  md5/B_n[31]_i_2/O
                         net (fo=1, routed)           0.000    16.104    md5/B_n[31]
    SLICE_X81Y62         FDRE                                         r  md5/B_n_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.599    15.022    md5/clk_IBUF_BUFG
    SLICE_X81Y62         FDRE                                         r  md5/B_n_reg[31]/C
                         clock pessimism              0.187    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X81Y62         FDRE (Setup_fdre_C_D)        0.031    15.204    md5/B_n_reg[31]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 4.572ns (43.302%)  route 5.986ns (56.698%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.180 r  md5/B_n_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.180    md5/B_n_reg[27]_i_2_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.419 r  md5/B_n_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.296    15.715    md5/data0[30]
    SLICE_X79Y62         LUT5 (Prop_lut5_I4_O)        0.301    16.016 r  md5/B_n[30]_i_1/O
                         net (fo=1, routed)           0.000    16.016    md5/B_n[30]
    SLICE_X79Y62         FDRE                                         r  md5/B_n_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.596    15.019    md5/clk_IBUF_BUFG
    SLICE_X79Y62         FDRE                                         r  md5/B_n_reg[30]/C
                         clock pessimism              0.187    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X79Y62         FDRE (Setup_fdre_C_D)        0.031    15.201    md5/B_n_reg[30]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -16.016    
  -------------------------------------------------------------------
                         slack                                 -0.815    

Slack (VIOLATED) :        -0.790ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 4.546ns (43.162%)  route 5.986ns (56.838%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.180 r  md5/B_n_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.180    md5/B_n_reg[27]_i_2_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.399 r  md5/B_n_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.296    15.695    md5/data0[28]
    SLICE_X79Y63         LUT5 (Prop_lut5_I4_O)        0.295    15.990 r  md5/B_n[28]_i_1/O
                         net (fo=1, routed)           0.000    15.990    md5/B_n[28]
    SLICE_X79Y63         FDRE                                         r  md5/B_n_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X79Y63         FDRE                                         r  md5/B_n_reg[28]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X79Y63         FDRE (Setup_fdre_C_D)        0.031    15.200    md5/B_n_reg[28]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -15.990    
  -------------------------------------------------------------------
                         slack                                 -0.790    

Slack (VIOLATED) :        -0.785ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 4.544ns (43.153%)  route 5.986ns (56.847%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.386 r  md5/B_n_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.295    15.682    md5/data0[25]
    SLICE_X79Y61         LUT5 (Prop_lut5_I4_O)        0.306    15.988 r  md5/B_n[25]_i_1/O
                         net (fo=1, routed)           0.000    15.988    md5/B_n[25]
    SLICE_X79Y61         FDRE                                         r  md5/B_n_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.597    15.020    md5/clk_IBUF_BUFG
    SLICE_X79Y61         FDRE                                         r  md5/B_n_reg[25]/C
                         clock pessimism              0.187    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X79Y61         FDRE (Setup_fdre_C_D)        0.031    15.202    md5/B_n_reg[25]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                 -0.785    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.523ns  (logic 4.537ns (43.116%)  route 5.986ns (56.884%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.378 r  md5/B_n_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.295    15.673    md5/data0[27]
    SLICE_X79Y63         LUT5 (Prop_lut5_I4_O)        0.307    15.980 r  md5/B_n[27]_i_1/O
                         net (fo=1, routed)           0.000    15.980    md5/B_n[27]
    SLICE_X79Y63         FDRE                                         r  md5/B_n_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.595    15.018    md5/clk_IBUF_BUFG
    SLICE_X79Y63         FDRE                                         r  md5/B_n_reg[27]/C
                         clock pessimism              0.187    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X79Y63         FDRE (Setup_fdre_C_D)        0.031    15.200    md5/B_n_reg[27]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.441ns  (logic 4.455ns (42.667%)  route 5.986ns (57.333%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.302 r  md5/B_n_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.296    15.598    md5/data0[26]
    SLICE_X79Y61         LUT5 (Prop_lut5_I4_O)        0.301    15.899 r  md5/B_n[26]_i_1/O
                         net (fo=1, routed)           0.000    15.899    md5/B_n[26]
    SLICE_X79Y61         FDRE                                         r  md5/B_n_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.597    15.020    md5/clk_IBUF_BUFG
    SLICE_X79Y61         FDRE                                         r  md5/B_n_reg[26]/C
                         clock pessimism              0.187    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X79Y61         FDRE (Setup_fdre_C_D)        0.031    15.202    md5/B_n_reg[26]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.899    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.671ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 4.427ns (42.494%)  route 5.991ns (57.506%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.269 r  md5/B_n_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.300    15.570    md5/data0[21]
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.306    15.876 r  md5/B_n[21]_i_1/O
                         net (fo=1, routed)           0.000    15.876    md5/B_n[21]
    SLICE_X79Y60         FDRE                                         r  md5/B_n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.598    15.021    md5/clk_IBUF_BUFG
    SLICE_X79Y60         FDRE                                         r  md5/B_n_reg[21]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X79Y60         FDRE (Setup_fdre_C_D)        0.032    15.204    md5/B_n_reg[21]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -0.671    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.415ns  (logic 4.429ns (42.524%)  route 5.986ns (57.476%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  md5/B_n_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.063    md5/B_n_reg[23]_i_2_n_0
    SLICE_X78Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.282 r  md5/B_n_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.296    15.578    md5/data0[24]
    SLICE_X79Y60         LUT5 (Prop_lut5_I4_O)        0.295    15.873 r  md5/B_n[24]_i_1/O
                         net (fo=1, routed)           0.000    15.873    md5/B_n[24]
    SLICE_X79Y60         FDRE                                         r  md5/B_n_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.598    15.021    md5/clk_IBUF_BUFG
    SLICE_X79Y60         FDRE                                         r  md5/B_n_reg[24]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X79Y60         FDRE (Setup_fdre_C_D)        0.031    15.203    md5/B_n_reg[24]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -15.873    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 md5/M_reg[155]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/B_n_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 4.420ns (42.456%)  route 5.991ns (57.544%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.855     5.458    md5/clk_IBUF_BUFG
    SLICE_X72Y44         FDSE                                         r  md5/M_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  md5/M_reg[155]/Q
                         net (fo=2, routed)           1.366     7.280    md5/M_reg_n_0_[155]
    SLICE_X72Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  md5/B_n[31]_i_205/O
                         net (fo=1, routed)           0.000     7.404    md5/B_n[31]_i_205_n_0
    SLICE_X72Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     7.642 r  md5/B_n_reg[31]_i_168/O
                         net (fo=1, routed)           0.000     7.642    md5/B_n_reg[31]_i_168_n_0
    SLICE_X72Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.746 r  md5/B_n_reg[31]_i_130/O
                         net (fo=3, routed)           0.320     8.066    md5/B_n_reg[31]_i_130_n_0
    SLICE_X73Y49         LUT3 (Prop_lut3_I2_O)        0.316     8.382 r  md5/B_n[31]_i_129/O
                         net (fo=2, routed)           0.503     8.886    md5/B_n[31]_i_129_n_0
    SLICE_X72Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.010 r  md5/B_n[31]_i_75/O
                         net (fo=2, routed)           0.453     9.462    md5/B_n[31]_i_75_n_0
    SLICE_X73Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.586 r  md5/B_n[31]_i_79/O
                         net (fo=1, routed)           0.000     9.586    md5/B_n[31]_i_79_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.984 r  md5/B_n_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.984    md5/B_n_reg[31]_i_47_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  md5/B_n_reg[31]_i_51/O[2]
                         net (fo=6, routed)           1.164    11.387    md5/x[10]
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.302    11.689 f  md5/B_n[3]_i_22/O
                         net (fo=2, routed)           0.814    12.503    md5/B_n[3]_i_22_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.627 f  md5/B_n[3]_i_14/O
                         net (fo=2, routed)           0.483    13.110    md5/B_n[3]_i_14_n_0
    SLICE_X76Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  md5/B_n[3]_i_5/O
                         net (fo=2, routed)           0.587    13.821    md5/B_n[3]_i_5_n_0
    SLICE_X78Y55         LUT4 (Prop_lut4_I0_O)        0.124    13.945 r  md5/B_n[3]_i_9/O
                         net (fo=1, routed)           0.000    13.945    md5/B_n[3]_i_9_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.478 r  md5/B_n_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.478    md5/B_n_reg[3]_i_2_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  md5/B_n_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.595    md5/B_n_reg[7]_i_2_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  md5/B_n_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.712    md5/B_n_reg[11]_i_2_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  md5/B_n_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.829    md5/B_n_reg[15]_i_2_n_0
    SLICE_X78Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  md5/B_n_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.946    md5/B_n_reg[19]_i_2_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.261 r  md5/B_n_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.300    15.561    md5/data0[23]
    SLICE_X79Y62         LUT5 (Prop_lut5_I4_O)        0.307    15.868 r  md5/B_n[23]_i_1/O
                         net (fo=1, routed)           0.000    15.868    md5/B_n[23]
    SLICE_X79Y62         FDRE                                         r  md5/B_n_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         1.596    15.019    md5/clk_IBUF_BUFG
    SLICE_X79Y62         FDRE                                         r  md5/B_n_reg[23]/C
                         clock pessimism              0.187    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X79Y62         FDRE (Setup_fdre_C_D)        0.032    15.202    md5/B_n_reg[23]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 -0.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 md5/M_reg[157]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.633%)  route 0.190ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.656     1.576    md5/clk_IBUF_BUFG
    SLICE_X77Y49         FDSE                                         r  md5/M_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  md5/M_reg[157]/Q
                         net (fo=2, routed)           0.190     1.907    md5/M_reg_n_0_[157]
    SLICE_X77Y53         FDRE                                         r  md5/M_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.870     2.035    md5/clk_IBUF_BUFG
    SLICE_X77Y53         FDRE                                         r  md5/M_reg[133]/C
                         clock pessimism             -0.250     1.784    
    SLICE_X77Y53         FDRE (Hold_fdre_C_D)         0.066     1.850    md5/M_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 md5/M_reg[419]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[443]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.556%)  route 0.296ns (61.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.596     1.515    md5/clk_IBUF_BUFG
    SLICE_X72Y50         FDRE                                         r  md5/M_reg[419]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  md5/M_reg[419]/Q
                         net (fo=2, routed)           0.296     1.953    md5/p_21_in[4]
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.998 r  md5/M[443]_i_1/O
                         net (fo=1, routed)           0.000     1.998    md5/M[443]_i_1_n_0
    SLICE_X72Y48         FDSE                                         r  md5/M_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.931     2.096    md5/clk_IBUF_BUFG
    SLICE_X72Y48         FDSE                                         r  md5/M_reg[443]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X72Y48         FDSE (Hold_fdse_C_D)         0.091     1.936    md5/M_reg[443]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 md5/M_reg[61]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.488%)  route 0.191ns (57.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.656     1.576    md5/clk_IBUF_BUFG
    SLICE_X81Y49         FDSE                                         r  md5/M_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  md5/M_reg[61]/Q
                         net (fo=2, routed)           0.191     1.908    md5/M_reg_n_0_[61]
    SLICE_X78Y50         FDRE                                         r  md5/M_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.873     2.038    md5/clk_IBUF_BUFG
    SLICE_X78Y50         FDRE                                         r  md5/M_reg[37]/C
                         clock pessimism             -0.250     1.787    
    SLICE_X78Y50         FDRE (Hold_fdre_C_D)         0.052     1.839    md5/M_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 md5/M_reg[507]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[483]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.633%)  route 0.215ns (60.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.655     1.575    md5/clk_IBUF_BUFG
    SLICE_X72Y47         FDSE                                         r  md5/M_reg[507]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47         FDSE (Prop_fdse_C_Q)         0.141     1.716 r  md5/M_reg[507]/Q
                         net (fo=2, routed)           0.215     1.931    md5/M_reg_n_0_[507]
    SLICE_X72Y51         FDRE                                         r  md5/M_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.868     2.033    md5/clk_IBUF_BUFG
    SLICE_X72Y51         FDRE                                         r  md5/M_reg[483]/C
                         clock pessimism             -0.250     1.782    
    SLICE_X72Y51         FDRE (Hold_fdre_C_D)         0.066     1.848    md5/M_reg[483]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 md5/M_reg[444]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[420]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.855%)  route 0.222ns (61.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.655     1.575    md5/clk_IBUF_BUFG
    SLICE_X72Y48         FDSE                                         r  md5/M_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y48         FDSE (Prop_fdse_C_Q)         0.141     1.716 r  md5/M_reg[444]/Q
                         net (fo=2, routed)           0.222     1.938    md5/M_reg_n_0_[444]
    SLICE_X72Y50         FDRE                                         r  md5/M_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.868     2.033    md5/clk_IBUF_BUFG
    SLICE_X72Y50         FDRE                                         r  md5/M_reg[420]/C
                         clock pessimism             -0.250     1.782    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.066     1.848    md5/M_reg[420]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 md5/M_reg[509]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.291%)  route 0.237ns (62.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.656     1.576    md5/clk_IBUF_BUFG
    SLICE_X77Y47         FDSE                                         r  md5/M_reg[509]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y47         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  md5/M_reg[509]/Q
                         net (fo=2, routed)           0.237     1.954    md5/M_reg_n_0_[509]
    SLICE_X77Y50         FDRE                                         r  md5/M_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.871     2.036    md5/clk_IBUF_BUFG
    SLICE_X77Y50         FDRE                                         r  md5/M_reg[485]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X77Y50         FDRE (Hold_fdre_C_D)         0.072     1.857    md5/M_reg[485]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 md5/M_reg[91]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.221%)  route 0.228ns (61.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.655     1.575    md5/clk_IBUF_BUFG
    SLICE_X73Y48         FDSE                                         r  md5/M_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDSE (Prop_fdse_C_Q)         0.141     1.716 r  md5/M_reg[91]/Q
                         net (fo=2, routed)           0.228     1.944    md5/M_reg_n_0_[91]
    SLICE_X73Y50         FDRE                                         r  md5/M_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.868     2.033    md5/clk_IBUF_BUFG
    SLICE_X73Y50         FDRE                                         r  md5/M_reg[67]/C
                         clock pessimism             -0.250     1.782    
    SLICE_X73Y50         FDRE (Hold_fdre_C_D)         0.063     1.845    md5/M_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 md5/M_reg[347]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.351%)  route 0.247ns (63.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.655     1.575    md5/clk_IBUF_BUFG
    SLICE_X73Y47         FDSE                                         r  md5/M_reg[347]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47         FDSE (Prop_fdse_C_Q)         0.141     1.716 r  md5/M_reg[347]/Q
                         net (fo=2, routed)           0.247     1.963    md5/M_reg_n_0_[347]
    SLICE_X75Y53         FDRE                                         r  md5/M_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.870     2.035    md5/clk_IBUF_BUFG
    SLICE_X75Y53         FDRE                                         r  md5/M_reg[323]/C
                         clock pessimism             -0.250     1.784    
    SLICE_X75Y53         FDRE (Hold_fdre_C_D)         0.070     1.854    md5/M_reg[323]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 md5/M_reg[156]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.722%)  route 0.254ns (64.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.656     1.576    md5/clk_IBUF_BUFG
    SLICE_X77Y49         FDSE                                         r  md5/M_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  md5/M_reg[156]/Q
                         net (fo=2, routed)           0.254     1.971    md5/M_reg_n_0_[156]
    SLICE_X77Y53         FDRE                                         r  md5/M_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.870     2.035    md5/clk_IBUF_BUFG
    SLICE_X77Y53         FDRE                                         r  md5/M_reg[132]/C
                         clock pessimism             -0.250     1.784    
    SLICE_X77Y53         FDRE (Hold_fdre_C_D)         0.070     1.854    md5/M_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 md5/M_reg[93]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/M_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.257%)  route 0.248ns (63.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.656     1.576    md5/clk_IBUF_BUFG
    SLICE_X75Y48         FDSE                                         r  md5/M_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y48         FDSE (Prop_fdse_C_Q)         0.141     1.717 r  md5/M_reg[93]/Q
                         net (fo=2, routed)           0.248     1.965    md5/M_reg_n_0_[93]
    SLICE_X76Y51         FDRE                                         r  md5/M_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=783, routed)         0.871     2.036    md5/clk_IBUF_BUFG
    SLICE_X76Y51         FDRE                                         r  md5/M_reg[69]/C
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y51         FDRE (Hold_fdre_C_D)         0.063     1.848    md5/M_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y62    disp/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y62    disp/s_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y62    disp/s_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y51    md5/A_n_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    md5/A_n_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    md5/A_n_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    md5/A_n_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y51    md5/A_n_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    md5/A_n_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/C_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    md5/C_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    md5/D_n_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    md5/D_n_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    p_gen/dispRefEn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    p_gen/s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y65    md5/loop_counter_n_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y65    md5/loop_counter_n_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y65    md5/loop_counter_n_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y65    md5/loop_counter_n_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    disp/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    disp/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    disp/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y53    md5/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y62    md5/B_n_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y62    md5/B_n_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y63    md5/B_n_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y63    md5/B_n_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y62    md5/B_n_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y62    md5/B_n_reg[30]/C



