Warnings in file /media/share/Alchitry/test-rca-v1/source/au_top.luc:
    Line 10, Column 4 : "io_button" was never used
Starting Vivado...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /media/share/Alchitry/test-rca-v1/work/project.tcl
# set projDir "/media/share/Alchitry/test-rca-v1/work/vivado"
# set projName "test-rca-v1"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2595.305 ; gain = 30.543 ; free physical = 1811 ; free virtual = 11486
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "/media/share/Alchitry/test-rca-v1/work/verilog/au_top_0.v" "/media/share/Alchitry/test-rca-v1/work/verilog/rca_1.v" "/media/share/Alchitry/test-rca-v1/work/verilog/reset_conditioner_2.v" "/media/share/Alchitry/test-rca-v1/work/verilog/fa_3.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "/media/share/Alchitry/test-rca-v1/work/constraint/alchitry.xdc" "/home/debian/alchitry-labs-1.2.7/library/components/au.xdc" "/media/share/Alchitry/test-rca-v1/work/constraint/io.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Aug  5 22:27:33 2024] Launched synth_1...
Run output will be captured here: /media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Aug  5 22:27:33 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2595.625 ; gain = 2.180 ; free physical = 1177 ; free virtual = 10855
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29526
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3374.164 ; gain = 407.074 ; free physical = 90 ; free virtual = 9664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'rca_1' [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/rca_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'fa_3' [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/fa_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fa_3' (0#1) [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/fa_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rca_1' (0#1) [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/rca_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (0#1) [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[18] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[17] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[16] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[13] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[12] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[11] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[10] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[9] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3448.984 ; gain = 481.895 ; free physical = 91 ; free virtual = 9567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.992 ; gain = 499.902 ; free physical = 88 ; free virtual = 9554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.992 ; gain = 499.902 ; free physical = 88 ; free virtual = 9554
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3467.664 ; gain = 0.055 ; free physical = 84 ; free virtual = 9549
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/share/Alchitry/test-rca-v1/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/debian/alchitry-labs-1.2.7/library/components/au.xdc]
Finished Parsing XDC File [/home/debian/alchitry-labs-1.2.7/library/components/au.xdc]
Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/io.xdc]
Finished Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/share/Alchitry/test-rca-v1/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3618.871 ; gain = 0.000 ; free physical = 100 ; free virtual = 9516
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3621.094 ; gain = 0.000 ; free physical = 92 ; free virtual = 9508
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3621.094 ; gain = 654.004 ; free physical = 83 ; free virtual = 9496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3621.094 ; gain = 654.004 ; free physical = 83 ; free virtual = 9496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3621.094 ; gain = 654.004 ; free physical = 83 ; free virtual = 9496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3621.094 ; gain = 654.004 ; free physical = 83 ; free virtual = 9495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    1 Bit       Adders := 8     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[18] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[17] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[16] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[13] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[12] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[11] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[10] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[9] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port clk in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3621.094 ; gain = 654.004 ; free physical = 84 ; free virtual = 9476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3648.039 ; gain = 680.949 ; free physical = 80 ; free virtual = 9385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3648.137 ; gain = 681.047 ; free physical = 80 ; free virtual = 9385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3648.336 ; gain = 681.246 ; free physical = 80 ; free virtual = 9385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.473 ; gain = 681.383 ; free physical = 94 ; free virtual = 9384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.488 ; gain = 681.398 ; free physical = 94 ; free virtual = 9384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.527 ; gain = 681.438 ; free physical = 94 ; free virtual = 9384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.535 ; gain = 681.445 ; free physical = 93 ; free virtual = 9384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.551 ; gain = 681.461 ; free physical = 91 ; free virtual = 9382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.551 ; gain = 681.461 ; free physical = 91 ; free virtual = 9382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     4|
|2     |LUT5 |     8|
|3     |IBUF |    18|
|4     |OBUF |    45|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.582 ; gain = 681.492 ; free physical = 91 ; free virtual = 9382
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3648.621 ; gain = 527.430 ; free physical = 91 ; free virtual = 9381
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3648.633 ; gain = 681.535 ; free physical = 91 ; free virtual = 9381
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3648.738 ; gain = 0.004 ; free physical = 89 ; free virtual = 9379
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3682.242 ; gain = 0.000 ; free physical = 465 ; free virtual = 9761
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e7dbaca3
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3684.285 ; gain = 1088.398 ; free physical = 461 ; free virtual = 9757
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2271.992; main = 1881.972; forked = 484.495
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5788.137; main = 3682.309; forked = 2164.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3707.676 ; gain = 0.523 ; free physical = 456 ; free virtual = 9752
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 22:28:18 2024...
[Mon Aug  5 22:28:28 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2604.711 ; gain = 0.000 ; free physical = 2196 ; free virtual = 11482
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  5 22:28:28 2024] Launched impl_1...
Run output will be captured here: /media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Aug  5 22:28:28 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2594.770 ; gain = 63.980 ; free physical = 1483 ; free virtual = 10816
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.867 ; gain = 0.035 ; free physical = 1091 ; free virtual = 10417
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/alchitry.xdc]
Parsing XDC File [/home/debian/alchitry-labs-1.2.7/library/components/au.xdc]
Finished Parsing XDC File [/home/debian/alchitry-labs-1.2.7/library/components/au.xdc]
Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/io.xdc]
Finished Parsing XDC File [/media/share/Alchitry/test-rca-v1/work/constraint/io.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3196.000 ; gain = 0.000 ; free physical = 891 ; free virtual = 10227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3204.238 ; gain = 608.859 ; free physical = 872 ; free virtual = 10208
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3285.641 ; gain = 81.402 ; free physical = 845 ; free virtual = 10182

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2539626bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3856.430 ; gain = 570.789 ; free physical = 372 ; free virtual = 9717

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2539626bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4165.062 ; gain = 0.023 ; free physical = 100 ; free virtual = 9407

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2539626bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4165.082 ; gain = 0.043 ; free physical = 99 ; free virtual = 9403
Phase 1 Initialization | Checksum: 2539626bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4165.082 ; gain = 0.043 ; free physical = 101 ; free virtual = 9403

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2539626bf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4165.469 ; gain = 0.430 ; free physical = 108 ; free virtual = 9403

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2539626bf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4165.508 ; gain = 0.469 ; free physical = 108 ; free virtual = 9403
Phase 2 Timer Update And Timing Data Collection | Checksum: 2539626bf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4165.508 ; gain = 0.469 ; free physical = 108 ; free virtual = 9403

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2539626bf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4165.633 ; gain = 0.594 ; free physical = 104 ; free virtual = 9399
Retarget | Checksum: 2539626bf
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2539626bf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4165.645 ; gain = 0.605 ; free physical = 104 ; free virtual = 9399
Constant propagation | Checksum: 2539626bf
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2539626bf

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4165.738 ; gain = 0.699 ; free physical = 104 ; free virtual = 9399
Sweep | Checksum: 2539626bf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2539626bf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4198.090 ; gain = 33.051 ; free physical = 103 ; free virtual = 9398
BUFG optimization | Checksum: 2539626bf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2539626bf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4198.109 ; gain = 33.070 ; free physical = 103 ; free virtual = 9398
Shift Register Optimization | Checksum: 2539626bf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2539626bf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4198.129 ; gain = 33.090 ; free physical = 103 ; free virtual = 9398
Post Processing Netlist | Checksum: 2539626bf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2539626bf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4198.137 ; gain = 33.098 ; free physical = 103 ; free virtual = 9398

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.164 ; gain = 0.023 ; free physical = 103 ; free virtual = 9398
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2539626bf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4198.164 ; gain = 33.125 ; free physical = 103 ; free virtual = 9398
Phase 9 Finalization | Checksum: 2539626bf

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4198.164 ; gain = 33.125 ; free physical = 103 ; free virtual = 9398
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2539626bf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4198.180 ; gain = 33.141 ; free physical = 103 ; free virtual = 9398
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.199 ; gain = 0.004 ; free physical = 103 ; free virtual = 9398

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2539626bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.270 ; gain = 0.047 ; free physical = 102 ; free virtual = 9398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2539626bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.270 ; gain = 0.000 ; free physical = 102 ; free virtual = 9398

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.273 ; gain = 0.000 ; free physical = 102 ; free virtual = 9398
Ending Netlist Obfuscation Task | Checksum: 2539626bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4198.273 ; gain = 0.000 ; free physical = 102 ; free virtual = 9398
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4198.297 ; gain = 994.059 ; free physical = 102 ; free virtual = 9398
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/vivado/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 187 ; free virtual = 9468
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 187 ; free virtual = 9468
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 187 ; free virtual = 9468
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 186 ; free virtual = 9468
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 186 ; free virtual = 9467
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 185 ; free virtual = 9467
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 185 ; free virtual = 9467
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 165 ; free virtual = 9447
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16bba7a1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 165 ; free virtual = 9447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 165 ; free virtual = 9447

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16bba7a1c

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 163 ; free virtual = 9446

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1efcc1613

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 162 ; free virtual = 9446

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1efcc1613

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 162 ; free virtual = 9446
Phase 1 Placer Initialization | Checksum: 1efcc1613

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 162 ; free virtual = 9447

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1efcc1613

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 161 ; free virtual = 9446

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1efcc1613

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 161 ; free virtual = 9446

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1efcc1613

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 161 ; free virtual = 9446

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1c0b195a2

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 154 ; free virtual = 9440
Phase 2 Global Placement | Checksum: 1c0b195a2

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 154 ; free virtual = 9440

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0b195a2

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 154 ; free virtual = 9440

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20e396199

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 153 ; free virtual = 9440

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19124b3fc

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 155 ; free virtual = 9442

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19124b3fc

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 155 ; free virtual = 9442

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 198336fdc

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 144 ; free virtual = 9440

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 144 ; free virtual = 9440

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 144 ; free virtual = 9440
Phase 3 Detail Placement | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 144 ; free virtual = 9440

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 141 ; free virtual = 9437

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 141 ; free virtual = 9437

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 138 ; free virtual = 9437
Phase 4.3 Placer Reporting | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 141 ; free virtual = 9437

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 143 ; free virtual = 9439

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 143 ; free virtual = 9439
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 150ecbf66

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 143 ; free virtual = 9439
Ending Placer Task | Checksum: d848dd76

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 143 ; free virtual = 9439
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 133 ; free virtual = 9429
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 129 ; free virtual = 9426
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 124 ; free virtual = 9420
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 124 ; free virtual = 9420
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 124 ; free virtual = 9420
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 124 ; free virtual = 9420
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 124 ; free virtual = 9420
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 123 ; free virtual = 9420
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 123 ; free virtual = 9420
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 105 ; free virtual = 9401
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 105 ; free virtual = 9401
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 104 ; free virtual = 9400
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 104 ; free virtual = 9400
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 102 ; free virtual = 9398
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 102 ; free virtual = 9398
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 102 ; free virtual = 9399
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 102 ; free virtual = 9399
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 19461b80 ConstDB: 0 ShapeSum: bf02c1f6 RouteDB: 0
Post Restoration Checksum: NetGraph: f4a84479 | NumContArr: 8ead840c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 308a7bdbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 80 ; free virtual = 9233

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 308a7bdbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 80 ; free virtual = 9234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 308a7bdbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 80 ; free virtual = 9233
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2652c3eb6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 76 ; free virtual = 9223

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2652c3eb6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 88 ; free virtual = 9229

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2652c3eb6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 88 ; free virtual = 9229

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 28b4a258b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 88 ; free virtual = 9229
Phase 3 Initial Routing | Checksum: 28b4a258b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 88 ; free virtual = 9229

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228
Phase 4 Rip-up And Reroute | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228
Phase 5 Delay and Skew Optimization | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228
Phase 6.1 Hold Fix Iter | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228
Phase 6 Post Hold Fix | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0271068 %
  Global Horizontal Routing Utilization  = 0.0165279 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28bb48714

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 34c736489

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 87 ; free virtual = 9228

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 34c736489

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 86 ; free virtual = 9228
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 15c7601ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 86 ; free virtual = 9228
Ending Routing Task | Checksum: 15c7601ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 86 ; free virtual = 9228

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4288.441 ; gain = 0.000 ; free physical = 77 ; free virtual = 9218
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4351.207 ; gain = 0.000 ; free physical = 76 ; free virtual = 9197
INFO: [Common 17-1381] The checkpoint '/media/share/Alchitry/test-rca-v1/work/vivado/test-rca-v1/test-rca-v1.runs/impl_1/au_top_0_routed.dcp' has been generated.
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15424640 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 4578.914 ; gain = 227.707 ; free physical = 90 ; free virtual = 8957
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 22:29:31 2024...
[Mon Aug  5 22:29:36 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2605.605 ; gain = 0.000 ; free physical = 2614 ; free virtual = 11488
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 22:29:36 2024...
Vivado exited.

Finished building project.
