verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/ec67/hdl" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/2fcd/hdl" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ip/block_design_ascon128_0_2/drivers/ascon128_v1_0/src" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/f0b6/hdl/verilog" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/35de/hdl/verilog" \
"../../../bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/sim/block_design_zynq_ultra_ps_e_0_2_vip_wrapper.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128_ASCON128_s_axi.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128_flow_control_loop_pipe_sequential_init.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128_hls_deadlock_idx0_monitor.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128_permutation.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128_regslice_both.v" \
"../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog/ascon128.v" \
"../../../bd/block_design/ip/block_design_ascon128_0_2/sim/block_design_ascon128_0_2.v" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_0/sim/bd_71e8_one_0.v" \

sv xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/ec67/hdl" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/2fcd/hdl" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ip/block_design_ascon128_0_2/drivers/ascon128_v1_0/src" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/f0b6/hdl/verilog" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/35de/hdl/verilog" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_2/sim/bd_71e8_arsw_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_3/sim/bd_71e8_rsw_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_4/sim/bd_71e8_awsw_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_5/sim/bd_71e8_wsw_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_6/sim/bd_71e8_bsw_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_7/sim/bd_71e8_s00mmu_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_8/sim/bd_71e8_s00tr_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_9/sim/bd_71e8_s00sic_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_10/sim/bd_71e8_s00a2s_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_11/sim/bd_71e8_sarn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_12/sim/bd_71e8_srn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_13/sim/bd_71e8_s01mmu_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_14/sim/bd_71e8_s01tr_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_15/sim/bd_71e8_s01sic_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_16/sim/bd_71e8_s01a2s_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_17/sim/bd_71e8_sawn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_18/sim/bd_71e8_swn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_19/sim/bd_71e8_sbn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_20/sim/bd_71e8_s02mmu_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_21/sim/bd_71e8_s02tr_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_22/sim/bd_71e8_s02sic_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_23/sim/bd_71e8_s02a2s_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_24/sim/bd_71e8_sarn_1.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_25/sim/bd_71e8_srn_1.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_26/sim/bd_71e8_sawn_1.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_27/sim/bd_71e8_swn_1.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_28/sim/bd_71e8_sbn_1.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_29/sim/bd_71e8_m00s2a_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_30/sim/bd_71e8_m00arn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_31/sim/bd_71e8_m00rn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_32/sim/bd_71e8_m00awn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_33/sim/bd_71e8_m00wn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_34/sim/bd_71e8_m00bn_0.sv" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/ip/ip_35/sim/bd_71e8_m00e_0.sv" \

verilog xil_defaultlib --include "D:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/ec67/hdl" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/2fcd/hdl" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/a278/hdl/verilog" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ip/block_design_ascon128_0_2/drivers/ascon128_v1_0/src" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/f0b6/hdl/verilog" --include "../../../../ascon_test.gen/sources_1/bd/block_design/ipshared/35de/hdl/verilog" \
"../../../bd/block_design/ip/block_design_axi_smc_2/bd_0/sim/bd_71e8.v" \
"../../../bd/block_design/ip/block_design_axi_smc_2/sim/block_design_axi_smc_2.v" \
"../../../bd/block_design/ip/block_design_xlconcat_0_1/sim/block_design_xlconcat_0_1.v" \
"../../../bd/block_design/ip/block_design_xbar_0/sim/block_design_xbar_0.v" \
"../../../bd/block_design/ip/block_design_auto_ds_0/sim/block_design_auto_ds_0.v" \
"../../../bd/block_design/ip/block_design_auto_pc_0/sim/block_design_auto_pc_0.v" \
"../../../bd/block_design/ip/block_design_auto_ds_1/sim/block_design_auto_ds_1.v" \
"../../../bd/block_design/ip/block_design_auto_pc_1/sim/block_design_auto_pc_1.v" \
"../../../bd/block_design/sim/block_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
