/*
 * Copyright 2013 Boundary Devices
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	backlight_lcd: backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	backlight_lvds0 {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	backlight_lvds1: backlight_lvds1 {
		compatible = "pwm-backlight";
		pwms = <&pwm2 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};
	};

	gpio_keys: gpio-keys {
		compatible = "gpio-keys";
	};

	i2c2mux: i2cmux@2 {
		compatible = "i2c-mux-gpio";
	};

	i2c3mux: i2cmux@3 {
		compatible = "i2c-mux-gpio";
	};

	lcd0: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_di0>;
		status = "okay";
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};
	};

	sound {
		compatible = "fsl,imx6q-nitrogen6_max-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-nitrogen6_max-sgtl5000";
		cpu-dai = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_2: v4l2_cap_2 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	wlan: wlan {
		compatible = "ti,wilink6";
	};

	wlan_bt_rfkill: wlan_bt_rfkill {
		compatible = "net,rfkill-gpio";
		name = "wlan_bt_rfkill";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
        iomuxc_imx6q_nitrogen6_max: iomuxc-imx6q-nitrogen6_maxgrp {
                status = "okay";
        };
};

&iomuxc_imx6q_nitrogen6_max {
	pinctrl_hog_1: hoggrp {
		fsl,pins = <
			MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0		/* TP74, keeps hog from being empty */
		>;
	};

	pinctrl_audmux3: audmux3grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
#define GP_ECSPI1_NOR_CS		<&gpio3 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x000b1
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET		<&gpio1 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x0f0b0
#define GP_ENET_PHY_INT			<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x1b0b0
			MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x1b0b0
#define GP_FLEXCAN_STANDBY		<&gpio1 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x1b0b0
		>;
	};

	pinctrl_gpio_keys: gpio_keysgrp {
		fsl,pins = <
#define GP_BUTTON_POWER			<&gpio2 3 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D3__GPIO2_IO03         0x1b0b0
#define GP_BUTTON_MENU			<&gpio2 1 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D1__GPIO2_IO01         0x1b0b0
#define GP_BUTTON_HOME			<&gpio2 4 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D4__GPIO2_IO04         0x1b0b0
#define GP_BUTTON_BACK			<&gpio2 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D2__GPIO2_IO02         0x1b0b0
#define GP_BUTTON_VOL_UP		<&gpio7 13 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x1b0b0
#define GP_BUTTON_VOL_DN		<&gpio7 1 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD3_DAT4__GPIO7_IO01         0x1b0b0
		>;
	};

	pinctrl_hdmi_cec: hdmi_cecgrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
			MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c2mux: i2c2muxgrp {
		fsl,pins = <
#define GP_I2C2_OV5642_EN		<&gpio3 20 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x000b0
#define GP_I2C2_OV5640_MIPI_EN		<&gpio4 15 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x000b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
			MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
#define GP_I2C3_TOUCH_IRQ_LOW		<&gpio1 9 IRQ_TYPE_LEVEL_LOW>
#define GP_I2C3_TOUCH_IRQ_FALLING	<&gpio1 9 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x1b0b0
		>;
	};

	pinctrl_i2c3mux: i2c3muxgrp {
		fsl,pins = <
#define GP_I2C3_PCIE_EN		<&gpio2 25 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_OE__GPIO2_IO25		0x000b0		/* pcie i2c enable */
		>;
	};

	pinctrl_ipu1_di0: ipu1_di0grp {
		fsl,pins = <
			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x10
			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15		0x10		/* DRDY */
			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x10		/* HSYNC */
			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x10		/* VSYNC */
			MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04		0x10		/* Contrast */
			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x10
			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x10
			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x10
			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x10
			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x10
			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x10
			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x10
			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x10
			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x10
			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x10
			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x10
			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x10
			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x10
			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x10
			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x10
			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x10
			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x10
			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x10
			MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x10
			MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x10
			MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x10
			MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x10
			MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x10
			MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x10
		>;
	};

	pinctrl_ov5640: ov5640grp {
		/* parallel camera on CSI1, pins differ for iMX6Q/iMX6DL */
	};

	pinctrl_ov5640_gpios: ov5640_gpiosgrp {
		fsl,pins = <
#define GP_OV5640_POWER_DOWN		<&gpio3 13 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x0b0b0		/* Power */
#define GP_OV5640_RESET			<&gpio3 14 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x030b0		/* Reset */
		>;
	};

	pinctrl_ov5640_mipi: ov5640_mipigrp {
		fsl,pins = <
#define GP_OV5640_MIPI_POWER_DOWN	<&gpio6 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x0b0b0
#define GP_OV5640_MIPI_RESET		<&gpio2 5 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x000b0
		>;
	};

	pinctrl_ov5642: ov5642grp { /* parallel camera */
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12		0x1b0b1
			MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13		0x1b0b1
			MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14		0x1b0b1
			MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15		0x1b0b1
			MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16		0x1b0b1
			MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17		0x1b0b1
			MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18		0x1b0b1
			MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19		0x1b0b1
			MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN	0x1b0b1
			MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK	0x1b0b1
			MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC  		0x1b0b1
			MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 		0x1b0b1
#define GP_OV5642_POWER_DOWN		<&gpio3 29 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D29__GPIO3_IO29			0x000b0
#define GP_OV5642_RESET		<&gpio1 4 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_4__GPIO1_IO04			0x000b0
			MX6QDL_PAD_GPIO_3__CCM_CLKO2			0x000b0		/* mclk */
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
#define GP_PCIE_RESET		<&gpio6 31 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0x000b0
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1
		>;
	};

	pinctrl_pwm2: pwm2grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT2__PWM2_OUT		0x1b0b1
		>;
	};

	pinctrl_pwm3: pwm3grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_DAT1__PWM3_OUT		0x1b0b1
		>;
	};

	pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x1b0b1
		>;
	};

	pinctrl_rv4162: rv4162grp {
		fsl,pins = <
#define GP_RTC_RV4162_IRQ		<&gpio4 6 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_KEY_COL0__GPIO4_IO06         0x1b0b0
		>;
	};

	pinctrl_sgtl5000: sgtl5000grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* sys_mclk */
#define GP_SGTL5000_MUTE		<&gpio1 29 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x1b0b0		/* amplifier mute, weak pull-up */
		>;
	};

	pinctrl_tsc2004: tsc2004grp {
		fsl,pins = <
#define GP_TSC2004_IRQ	<&gpio4 20 IRQ_TYPE_EDGE_FALLING>
			MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x1b0b0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1
			MX6QDL_PAD_EIM_D31__UART3_RTS_B		0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x130b1
			MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x030b1
			MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	0x030b0		/* RS485 RX Enable */
			MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x030b0		/* RS485 TX Enable */
			MX6QDL_PAD_EIM_CS1__GPIO2_IO24		0x030b0		/* RS485/RS232 Select 2.5V */
			MX6QDL_PAD_NANDF_ALE__GPIO6_IO08	0x030b0		/* ON - meaning depends on others */
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
#define GP_USBH1_HUB_RESET	<&gpio7 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x0b0b0
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
		>;
	};

	pinctrl_usbotg_vbus: usbotg_vbusgrp {
		fsl,pins = <
			/* power enable, high active */
#define GP_USB_OTG_PWR			<&gpio3 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D22__GPIO3_IO22          0x0b0b0
		>;
	};

	pinctrl_usdhc2_50mhz: usdhc2_50mhzgrp {
		fsl,pins = <
			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
			MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
			MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
			MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
			MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
#define GP_WL12XX_WL_ENABLE		<&gpio6 15 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	0x000b0
#define GP_WL12XX_WL_IRQ		<&gpio6 11 IRQ_TYPE_LEVEL_HIGH>
			MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x100b0
			MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT	0x000b0		/* TiWi slow clock */
		>;
	};
	pinctrl_usdhc3_50mhz: usdhc3_50mhzgrp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			MX6QDL_PAD_NANDF_CS1__SD3_VSELECT	0x100b0
#define GP_SD3_CD			<&gpio7 0 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0
		>;
	};

	pinctrl_usdhc4_50mhz: usdhc4_50mhzgrp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17059
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17059
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17059
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17059
#define GP_EMMC_RESET	<&gpio2 6 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x1b0b0
		>;
	};

	pinctrl_wlan_bt_rfkill: wlan_bt_rfkillgrp {
		fsl,pins = <
#define GP_WL12XX_BT_ENABLE		<&gpio6 16 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x000b0
		>;
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux3>;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI1_NOR_CS;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
			read-only;
		};
		partition@C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
			read-only;
		};
		partition@C2000 {
			label = "Kernel";
			reg = <0xC2000 0x13e000>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
#if 0
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	status = "okay";

	#address-cells = <0>;
	#size-cells = <1>;
	phy_int {
		reg = <0x6>;
		interrupts-extended = GP_ENET_PHY_INT;
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	trx-stby-gpio = GP_FLEXCAN_STANDBY;
	status = "okay";
};

&gpio_keys {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio_keys>;
	power {
		label = "Power Button";
		gpios = GP_BUTTON_POWER;
		linux,code = <KEY_POWER>;	/* or KEY_SEARCH */
		gpio-key,wakeup;
	};

	menu {
		label = "Menu";
		gpios = GP_BUTTON_MENU;
		linux,code = <KEY_MENU>;
	};

	home {
		label = "Home";
		gpios = GP_BUTTON_HOME;
		linux,code = <KEY_HOME>;
	};

	back {
		label = "Back";
		gpios = GP_BUTTON_BACK;
		linux,code = <KEY_BACK>;
	};

	volume-up {
		label = "Volume Up";
		gpios = GP_BUTTON_VOL_UP;
		linux,code = <KEY_VOLUMEUP>;
	};

	volume-down {
		label = "Volume Down";
		gpios = GP_BUTTON_VOL_DN;
		linux,code = <KEY_VOLUMEDOWN>;
	};
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sgtl5000>;
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};
	rv4162@68 {
		compatible = "mcrystal,rv4162";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rv4162>;
		reg = <0x68>;
		interrupts-extended = GP_RTC_RV4162_IRQ;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c2mux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2mux>;
	#address-cells = <1>;
	#size-cells = <0>;
	mux-gpios = GP_I2C2_OV5642_EN, GP_I2C2_OV5640_MIPI_EN;
	i2c-parent = <&i2c2>;
	idle-state = <0>;

	i2c2@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	i2c2a: i2c2@1 {
		reg = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	i2c2b: i2c2@2 {
		reg = <2>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&i2c2a {
	ov5642: ov5642@3d {
		compatible = "ovti,ov5642";
		reg = <0x3d>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ov5642>;
		clocks = <&clks 200>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5642_POWER_DOWN;
		rst-gpios = GP_OV5642_RESET;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};
};

&i2c2b {
	ov5640_mipi: ov5640_mipi@3e {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3e>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ov5640_mipi>;
		clocks = <&clks 147>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5640_MIPI_POWER_DOWN;
		rst-gpios = GP_OV5640_MIPI_RESET;
		ipu_id = <0>;
		csi_id = <1>;
		mclk = <22000000>;
		mclk_source = <0>;
		pwms = <&pwm3 0 45>;
	};
};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";

        egalax_ts@04 {
                compatible = "eeti,egalax_ts";
                reg = <0x04>;
                interrupts-extended = GP_I2C3_TOUCH_IRQ_FALLING;
                wakeup-gpios = GP_I2C3_TOUCH_IRQ_FALLING;
        };

        ft5x06_ts@38 {
		compatible = "ft5x06-ts,ft5x06-ts";
		reg = <0x38>;
		interrupts-extended = GP_I2C3_TOUCH_IRQ_FALLING;
		wakeup-gpios = GP_I2C3_TOUCH_IRQ_FALLING;
	};

        ili210x@41 {
		compatible = "ili210x";
		reg = <0x41>;
		interrupts-extended = GP_I2C3_TOUCH_IRQ_FALLING;
		wakeup-gpios = GP_I2C3_TOUCH_IRQ_FALLING;
	};

	ov5640: ov5640@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ov5640 &pinctrl_ov5640_gpios>;
		clocks = <&clk24m 0>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = GP_OV5640_POWER_DOWN;
		rst-gpios = GP_OV5640_RESET;
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	tsc2004: tsc2004@48 {
		compatible = "tsc2004,tsc2004";
		reg = <0x48>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tsc2004>;
		interrupts-extended = GP_TSC2004_IRQ;
		wakeup-gpios = GP_TSC2004_IRQ;
	};
};

&i2c3mux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3mux>;
	#address-cells = <1>;
	#size-cells = <0>;
	mux-gpios = GP_I2C3_PCIE_EN;
	i2c-parent = <&i2c3>;
	idle-state = <0>;

	i2c3@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <0>;
	};

	i2c3a: i2c3@1 {
		reg = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&ldb {
	ipu_id = <0>;
	disp_id = <1>;
	ext_ref = <1>;
	mode = "sin0";
	sec_ipu_id = <1>;
	sec_disp_id = <1>;
	status = "okay";
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
	status = "okay";
};

&reg_usb_otg_vbus {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_vbus>;
	gpio = GP_USB_OTG_PWR;
	enable-active-high;
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = GP_PCIE_RESET;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	reset-gpios = GP_USBH1_HUB_RESET;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc2 {	/* uSDHC2, TiWi wl1271 */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_50mhz>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&reg_3p3v>;
	vqmmc-1-8-v;
	power-gpio = GP_WL12XX_WL_ENABLE;
	ocr-limit = <0x80>;     /* 1.65v - 1.95v */
	power-off-card;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_50mhz>;
	bus-width = <4>;
	cd-gpios = GP_SD3_CD;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_50mhz>;
	bus-width = <8>;
	non-removable;
	vqmmc-1-8-v;
	vmmc-supply = <&reg_1p8v>;
	ocr-limit = <0x80>;     /* 1.65v - 1.95v */
	keep-power-in-suspend;
	status = "okay";
};

&wlan {
	interrupts-extended = GP_WL12XX_WL_IRQ;
	clocks = <&refclock>;
	clock-names = "refclock";

	refclock: refclock {
		compatible = "ti,wilink-clock";
		#clock-cells = <0>;
		clock-frequency = <38400000>;
	};
};

&wlan_bt_rfkill {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wlan_bt_rfkill>;
	type = <2>;     /* bluetooth */
	gpios = GP_WL12XX_BT_ENABLE;
};
