 		name			flags		||     xfouls  yfouls   sum  X x Y = Total Area		MnahattanPWS	ln(mhtn)	Euclidian PWS	ln(ecld)
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s2 -c24 -r3.00 | 92	 ||	 10 	 3 	 13 	 182x115 = 20930	2.5908890 	2.8863256  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s4 -c24 -r3.00 | 92	 ||	 9 	 5 	 14 	 222x90 = 19980	3.0240202 	3.1518199  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s6 -c24 -r3.00 | 92	 ||	 11 	 9 	 20 	 196x96 = 18816	3.0599868 	3.1801667  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s8 -c24 -r3.00 | 92	 ||	 0 	 4 	 4 	 302x118 = 35636	3.5864170 	4.0550828  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s12 -c24 -r3.00 | 92	 ||	 3 	 4 	 7 	 303x103 = 31209	3.3591864 	3.6518652  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s15 -c24 -r3.00 | 92	 ||	 0 	 3 	 3 	 313x109 = 34117	3.4802971 	3.9021058  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s20 -c24 -r3.00 | 92	 ||	 0 	 1 	 1 	 274x100 = 27400	3.6727588 	4.1238470  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s30 -c24 -r3.00 | 92	 ||	 0 	 3 	 3 	 275x110 = 30250	3.6452606 	4.0965233  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r1.50 | 92	 ||	 6 	 5 	 11 	 288x93 = 26784	3.2806766 	3.4357231  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r2.00 | 92	 ||	 0 	 5 	 5 	 381x109 = 41529	3.3629494 	3.6127133  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r2.50 | 92	 ||	 0 	 6 	 6 	 367x105 = 38535	3.6220667 	3.7806091  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r3.00 | 92	 ||	 6 	 3 	 9 	 270x102 = 27540	2.5491748 	2.6629810  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r3.50 | 92	 ||	 2 	 5 	 7 	 324x97 = 31428	2.9784296 	3.2754860  |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p3 -s4 -c24 -r3.00 | 92	 ||	 1 	 6 	 7 	 324x105 = 34020	3.3363264 	3.5821116  |
 							|| 	Average	  	Std Dev		Max  | 		Average		Std Dev		Max|
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s2 -c24 -r3.00 -- -- --	 ||	 0.0306 	 0.0329 	 484 	 28  |	 0.0108 	 0.0102 	132 	 18  |	| 2.3458 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s4 -c24 -r3.00 -- -- --	 ||	 0.0355 	 0.0326 	 455 	 25  |	 0.0166 	 0.0182 	151 	 21  |	| 2.0784 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s6 -c24 -r3.00 -- -- --	 ||	 0.0362 	 0.0427 	 592 	 30  |	 0.0114 	 0.0125 	120 	 13  |	| 2.1365 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s8 -c24 -r3.00 -- -- --	 ||	 0.0287 	 0.0331 	 342 	 16  |	 0.0095 	 0.0111 	84 	 6  |	| 1.7236 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s12 -c24 -r3.00 -- -- --	 ||	 0.0301 	 0.0356 	 407 	 20  |	 0.0114 	 0.0102 	131 	 13  |	| 1.8602 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s15 -c24 -r3.00 -- -- --	 ||	 0.0277 	 0.0365 	 285 	 11  |	 0.0107 	 0.0123 	100 	 7  |	| 1.7298 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s20 -c24 -r3.00 -- -- --	 ||	 0.0358 	 0.0410 	 429 	 18  |	 0.0116 	 0.0102 	102 	 5  |	| 1.7736 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p1 -s30 -c24 -r3.00 -- -- --	 ||	 0.0330 	 0.0375 	 351 	 15  |	 0.0156 	 0.0150 	102 	 6  |	| 1.7274 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r1.50 -- -- --	 ||	 0.0312 	 0.0302 	 359 	 22  |	 0.0111 	 0.0104 	88 	 12  |	| 1.8750 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r2.00 -- -- --	 ||	 0.0201 	 0.0270 	 273 	 11  |	 0.0090 	 0.0149 	84 	 9  |	| 1.7357 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r2.50 -- -- --	 ||	 0.0162 	 0.0222 	 228 	 11  |	 0.0055 	 0.0064 	64 	 9  |	| 1.5852 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r3.00 -- -- --	 ||	 0.0282 	 0.0385 	 478 	 26  |	 0.0105 	 0.0117 	100 	 12  |	| 2.3623 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p2 -s4 -c24 -r3.50 -- -- --	 ||	 0.0195 	 0.0208 	 373 	 23  |	 0.0095 	 0.0116 	118 	 12  |	| 1.9788 |
------------------------------------------------------------------------------
../vhdl/../vhdl/4bit-adder0.ivf -p3 -s4 -c24 -r3.00 -- -- --	 ||	 0.0224 	 0.0250 	 309 	 21  |	 0.0098 	 0.0111 	96 	 13  |	| 1.7784 |
