Timing Analyzer report for NES_DragonBoard
Wed Feb 09 19:08:14 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'mem_clk'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'mem_clk'
 34. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'mem_clk'
 44. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'mem_clk'
 48. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; NES_DragonBoard                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.5%      ;
;     Processor 3            ;   9.9%      ;
;     Processor 4            ;   7.1%      ;
;     Processors 5-8         ;   4.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Feb 09 19:08:09 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; CLK_50MHZ                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { CLK_50MHZ }                                            ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 50.68 MHz ; 50.68 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 128.5 MHz ; 128.5 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.867  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.923 ; 0.000         ;
; mem_clk                                              ; 13.044 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; mem_clk                                              ; 2.703 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 34.741 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.493 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719  ; 0.000         ;
; CLK_50MHZ                                            ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.531 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                          ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.867  ; sdram_dq[2]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 5.001      ;
; 5.890  ; sdram_dq[1]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.978      ;
; 5.964  ; sdram_dq[0]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.904      ;
; 6.057  ; sdram_dq[6]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.811      ;
; 6.079  ; sdram_dq[7]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.789      ;
; 6.099  ; sdram_dq[3]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.769      ;
; 6.108  ; sdram_dq[5]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.760      ;
; 6.211  ; sdram_dq[4]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.043     ; 4.657      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.375 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 9.434      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 10.863 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.946      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.156 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.652      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.248 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.561      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.317 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.492      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.335 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.474      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.365 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.443      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.370 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.439      ;
; 11.430 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 8.395      ;
; 11.430 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 8.395      ;
; 11.430 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 8.395      ;
; 11.430 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 8.395      ;
; 11.433 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.394      ;
; 11.433 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.394      ;
; 11.433 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.394      ;
; 11.433 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.394      ;
; 11.445 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 8.377      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.477 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 8.334      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.485 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 8.323      ;
; 11.550 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.259      ;
; 11.550 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.259      ;
; 11.550 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 8.259      ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.923 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[3]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 7.897      ;
; 11.923 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[6]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 7.897      ;
; 11.923 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[1]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 7.897      ;
; 11.923 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[4]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 7.897      ;
; 11.923 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[2]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 7.897      ;
; 11.948 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[3]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.879      ;
; 12.073 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_v                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 7.766      ;
; 12.260 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.571      ;
; 12.280 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 7.555      ;
; 12.280 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 7.555      ;
; 12.280 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[4]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 7.555      ;
; 12.280 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_z                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 7.555      ;
; 12.355 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T6                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 7.489      ;
; 12.428 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_acr                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 7.401      ;
; 12.435 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T0                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 7.388      ;
; 12.435 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T5                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 7.388      ;
; 12.435 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T2                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 7.388      ;
; 12.435 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T4                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 7.388      ;
; 12.435 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T3                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 7.388      ;
; 12.575 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[0]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.256      ;
; 12.575 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[5]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.256      ;
; 12.616 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[4]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.206      ;
; 12.616 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.206      ;
; 12.616 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.206      ;
; 12.616 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.206      ;
; 12.616 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[3]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.206      ;
; 12.626 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[7]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.205      ;
; 12.626 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.205      ;
; 12.626 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 7.205      ;
; 12.628 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.204      ;
; 12.628 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 7.204      ;
; 12.639 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[6]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.180      ;
; 12.639 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[5]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.180      ;
; 12.639 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[3]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.180      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[6]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[0]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[4]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[5]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[3]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[2]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.642 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 7.185      ;
; 12.761 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_nnmi                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.064      ;
; 12.761 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.064      ;
; 12.761 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_nmi                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.064      ;
; 12.774 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_RST                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.051      ;
; 12.774 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_BRK                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.051      ;
; 12.774 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_NMI                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.051      ;
; 12.779 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[5]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.043      ;
; 12.779 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[6]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.043      ;
; 12.935 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 6.896      ;
; 12.957 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|pulse1_en                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 6.900      ;
; 13.078 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.765      ;
; 13.078 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.765      ;
; 13.078 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.765      ;
; 13.078 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.765      ;
; 13.146 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[3]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.682      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[0]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[1]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[3]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[2]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[4]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[6]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[5]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[7]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[8]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[10]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.194 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[9]                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.634      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[5]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[4]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[7]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.195 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[6]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.633      ;
; 13.312 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_i                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 6.500      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[4]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[7]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[2]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[3]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[5]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.328 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[6]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.490      ;
; 13.363 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|noise_en                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.486      ;
; 13.363 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|triangle_en                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.486      ;
; 13.363 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|pulse2_en                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.486      ;
; 13.397 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.420      ;
; 13.399 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[10]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.418      ;
; 13.402 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.415      ;
; 13.455 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[5]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 6.371      ;
; 13.455 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[7]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 6.371      ;
; 13.455 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[6]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 6.371      ;
; 13.455 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T1                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 6.371      ;
; 13.458 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.359      ;
; 13.458 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.359      ;
; 13.511 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 6.312      ;
; 13.511 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[4]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 6.312      ;
; 13.511 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 6.312      ;
; 13.511 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 6.312      ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.044 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.990      ;
; 13.106 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.924      ;
; 13.131 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.884      ;
; 13.170 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.860      ;
; 13.170 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.860      ;
; 13.170 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.860      ;
; 13.244 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.782      ;
; 13.268 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.645      ; 7.767      ;
; 13.312 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.715      ;
; 13.340 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.686      ;
; 13.357 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.658      ;
; 13.559 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.468      ;
; 13.576 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.439      ;
; 13.580 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.454      ;
; 13.583 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.447      ;
; 13.583 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.447      ;
; 13.591 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.443      ;
; 13.594 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.421      ;
; 13.629 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.398      ;
; 13.659 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.371      ;
; 13.659 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.640      ; 7.371      ;
; 13.687 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.328      ;
; 13.696 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.338      ;
; 13.723 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.292      ;
; 13.727 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.288      ;
; 13.728 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.306      ;
; 13.740 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.286      ;
; 13.746 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.288      ;
; 13.758 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.644      ; 7.276      ;
; 13.761 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.625      ; 7.254      ;
; 13.762 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.265      ;
; 13.766 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.260      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                               ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                             ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                                    ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[7]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|audio_out                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.786      ;
; 0.499 ; PPU_gen2:ppu_inst|vesa_col[9]                                                                                                   ; PPU_gen2:ppu_inst|HSYNC                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[12]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[12]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; PPU_gen2:ppu_inst|tile_attribute[0]                                                                                             ; PPU_gen2:ppu_inst|bg_shift2[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[14]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jp_data2_s                                                                                                                      ; rp2a03:rp2a03_blk|joypad:jp_inst|jp2_data_s                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; PPU_gen2:ppu_inst|bg_shift2[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; PPU_gen2:ppu_inst|bg_shift1[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[5]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[9]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[8]                                                                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PPU_gen2:ppu_inst|tile_attribute[1]                                                                                             ; PPU_gen2:ppu_inst|bg_shift3[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; PPU_gen2:ppu_inst|bg_shift1[3]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[7]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; PPU_gen2:ppu_inst|bg_shift3[3]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.798      ;
; 0.508 ; PPU_gen2:ppu_inst|bg_shift2[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; PPU_gen2:ppu_inst|bg_shift1[6]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; PPU_gen2:ppu_inst|bg_shift3[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; PPU_gen2:ppu_inst|bg_shift0[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift0[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.517 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.525 ; PPU_gen2:ppu_inst|state.S_LOAD_NOP                                                                                              ; PPU_gen2:ppu_inst|state.S_LOAD_REGS                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcl[7]                                                                                          ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[4]                                                                                           ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_ir[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.534 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcl[1]                                                                                          ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|reset_hold                                                 ; cart_02:cart_inst|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.486 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|prev_req                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.779      ;
; 0.501 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_inst|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.526 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.543 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.545 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.838      ;
; 0.546 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.838      ;
; 0.647 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.939      ;
; 0.649 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.649 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.650 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.942      ;
; 0.652 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_read_req                        ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_read_req  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.944      ;
; 0.653 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.945      ;
; 0.658 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.665 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.957      ;
; 0.668 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_DATA                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.690 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.983      ;
; 0.697 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.990      ;
; 0.697 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.990      ;
; 0.700 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.993      ;
; 0.703 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.996      ;
; 0.704 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.997      ;
; 0.717 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.010      ;
; 0.718 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.011      ;
; 0.720 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.012      ;
; 0.724 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.018      ;
; 0.727 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.019      ;
; 0.729 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.020      ;
; 0.731 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.023      ;
; 0.738 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_read_req                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.030      ;
; 0.743 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[7]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[7]                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.703 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.682      ;
; 2.711 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.690      ;
; 2.715 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 6.683      ;
; 2.716 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 6.684      ;
; 2.716 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 6.698      ;
; 2.716 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 6.698      ;
; 2.719 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.698      ;
; 2.774 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 6.742      ;
; 2.775 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 6.757      ;
; 2.775 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 6.757      ;
; 2.782 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 6.768      ;
; 2.799 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 6.785      ;
; 2.814 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 6.800      ;
; 2.821 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 6.789      ;
; 2.837 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 6.823      ;
; 2.871 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.070      ; 6.851      ;
; 2.882 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.861      ;
; 2.912 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 6.880      ;
; 2.912 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 6.898      ;
; 2.920 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 6.906      ;
; 3.044 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 7.023      ;
; 3.103 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 7.082      ;
; 3.126 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 7.108      ;
; 3.126 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 7.108      ;
; 3.126 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 7.108      ;
; 3.195 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 7.163      ;
; 3.269 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 7.248      ;
; 3.282 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 7.250      ;
; 3.342 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.077      ; 7.329      ;
; 3.457 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.058      ; 7.425      ;
; 3.586 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.072      ; 7.568      ;
; 3.767 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.076      ; 7.753      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 5.210      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.741 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.211      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.203      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.203      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 5.208      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.203      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 5.210      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 5.203      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 5.213      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 5.211      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.742 ; reset_s   ; PPU_gen2:ppu_inst|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.176      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.179      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.179      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.179      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.179      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.179      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 5.176      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.178      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 5.201      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
; 34.743 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.175      ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.820      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.820      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.819      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.810      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.820      ;
; 4.493 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.820      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.813      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.813      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.813      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.813      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.107      ; 4.813      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.821      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.817      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.817      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.817      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.817      ;
; 4.494 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 4.817      ;
; 4.495 ; reset_s   ; PPU_gen2:ppu_inst|ri_vblank          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.812      ;
; 4.495 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_name          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.812      ;
; 4.495 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_vblank     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.812      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.839      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.510 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.827      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.827      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.827      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.836      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.827      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.838      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|v_name             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.827      ;
; 4.511 ; reset_s   ; PPU_gen2:ppu_inst|h_name             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 4.827      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.830      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.838      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.838      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.838      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.830      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.838      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.836      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.830      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.838      ;
; 4.512 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.837      ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.552 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 54.5 MHz   ; 54.5 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 137.89 MHz ; 137.89 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.744  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.442 ; 0.000         ;
; mem_clk                                              ; 13.396 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; mem_clk                                              ; 2.288 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.075 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.034 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.719  ; 0.000         ;
; CLK_50MHZ                                            ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.551 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.744  ; sdram_dq[2]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.454      ;
; 6.758  ; sdram_dq[1]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.440      ;
; 6.824  ; sdram_dq[0]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.374      ;
; 6.930  ; sdram_dq[6]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.268      ;
; 6.946  ; sdram_dq[7]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.252      ;
; 6.966  ; sdram_dq[3]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.232      ;
; 6.978  ; sdram_dq[5]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.220      ;
; 7.045  ; sdram_dq[4]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.714     ; 4.153      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 10.988 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.841      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.459 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 8.370      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.647 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 8.181      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.831 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.998      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.865 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.964      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.876 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.953      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.927 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.901      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.950 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.879      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.984 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 11.987 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.171     ; 7.844      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 7.844      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 7.842      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 7.842      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 7.844      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 7.844      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 7.844      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 7.842      ;
; 12.002 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 7.842      ;
; 12.026 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.158     ; 7.818      ;
; 12.135 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.694      ;
; 12.135 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.694      ;
; 12.135 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 7.694      ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.442 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.402      ;
; 12.442 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.402      ;
; 12.442 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.402      ;
; 12.442 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.402      ;
; 12.442 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 7.402      ;
; 12.467 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.383      ;
; 12.579 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_v                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 7.280      ;
; 12.743 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 7.108      ;
; 12.757 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.099      ;
; 12.757 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.099      ;
; 12.757 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.099      ;
; 12.757 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_z                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.099      ;
; 12.829 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T6                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.036      ;
; 12.897 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_acr                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.953      ;
; 12.906 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T0                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.940      ;
; 12.906 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T5                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.940      ;
; 12.906 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.940      ;
; 12.906 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T4                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.940      ;
; 12.906 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.940      ;
; 13.022 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.828      ;
; 13.022 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.828      ;
; 13.026 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[4]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.819      ;
; 13.026 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[0]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.819      ;
; 13.026 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.819      ;
; 13.026 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.819      ;
; 13.026 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[3]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.819      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.088 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.762      ;
; 13.102 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[7]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.754      ;
; 13.102 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.754      ;
; 13.102 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.754      ;
; 13.104 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.753      ;
; 13.104 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.753      ;
; 13.117 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.727      ;
; 13.117 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.727      ;
; 13.117 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 6.727      ;
; 13.164 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[5]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.679      ;
; 13.164 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[6]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.679      ;
; 13.191 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_nnmi                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.657      ;
; 13.191 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.657      ;
; 13.191 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_nmi                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.657      ;
; 13.210 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_RST                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.638      ;
; 13.210 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_BRK                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.638      ;
; 13.210 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_NMI                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.638      ;
; 13.345 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.506      ;
; 13.436 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.428      ;
; 13.436 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.428      ;
; 13.436 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.428      ;
; 13.436 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.428      ;
; 13.445 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|pulse1_en                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 6.433      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[3]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[4]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[6]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[5]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[7]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[8]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[10]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.519 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[9]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 6.331      ;
; 13.555 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.296      ;
; 13.597 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_i                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 6.239      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[4]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[7]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[6]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.252      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.632 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 6.210      ;
; 13.808 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.038      ;
; 13.808 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[7]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.038      ;
; 13.808 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.038      ;
; 13.808 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.038      ;
; 13.843 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.000      ;
; 13.845 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[10]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.998      ;
; 13.848 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 5.995      ;
; 13.853 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|noise_en                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.015      ;
; 13.853 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|triangle_en                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.015      ;
; 13.853 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|pulse2_en                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.015      ;
; 13.888 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 5.953      ;
; 13.888 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 5.953      ;
; 13.895 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.966      ;
; 13.895 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.966      ;
; 13.895 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.966      ;
; 13.895 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.966      ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.396 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 7.318      ;
; 13.419 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 7.306      ;
; 13.419 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 7.306      ;
; 13.419 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 7.306      ;
; 13.521 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 7.203      ;
; 13.535 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 7.189      ;
; 13.593 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 7.131      ;
; 13.600 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.343      ; 7.133      ;
; 13.664 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 7.067      ;
; 13.770 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 6.955      ;
; 13.775 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.949      ;
; 13.796 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 6.935      ;
; 13.808 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 6.917      ;
; 13.808 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 6.917      ;
; 13.828 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.886      ;
; 13.833 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 6.898      ;
; 13.872 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 6.853      ;
; 13.872 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 6.853      ;
; 13.887 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.335      ; 6.838      ;
; 13.900 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.814      ;
; 13.926 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 6.805      ;
; 13.939 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.775      ;
; 13.952 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.762      ;
; 13.956 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 6.775      ;
; 13.970 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.754      ;
; 13.973 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 6.758      ;
; 13.974 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.750      ;
; 13.991 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.723      ;
; 13.992 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.341      ; 6.739      ;
; 13.993 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.721      ;
; 14.001 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.334      ; 6.723      ;
; 14.253 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.324      ; 6.461      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                               ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                                    ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                             ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[7]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|audio_out                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.725      ;
; 0.464 ; PPU_gen2:ppu_inst|vesa_col[9]                                                                                                   ; PPU_gen2:ppu_inst|HSYNC                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.732      ;
; 0.469 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[12]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[12]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; PPU_gen2:ppu_inst|bg_shift2[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; PPU_gen2:ppu_inst|tile_attribute[0]                                                                                             ; PPU_gen2:ppu_inst|bg_shift2[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PPU_gen2:ppu_inst|bg_shift1[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[5]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[9]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[14]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jp_data2_s                                                                                                                      ; rp2a03:rp2a03_blk|joypad:jp_inst|jp2_data_s                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; PPU_gen2:ppu_inst|tile_attribute[1]                                                                                             ; PPU_gen2:ppu_inst|bg_shift3[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[7]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[8]                                                                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; PPU_gen2:ppu_inst|bg_shift1[3]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; PPU_gen2:ppu_inst|bg_shift3[3]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.475 ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.744      ;
; 0.477 ; PPU_gen2:ppu_inst|bg_shift2[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; PPU_gen2:ppu_inst|bg_shift1[6]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; PPU_gen2:ppu_inst|bg_shift0[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift0[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; PPU_gen2:ppu_inst|bg_shift3[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.491 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[4]                                                                                           ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_ir[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcl[7]                                                                                          ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.496 ; PPU_gen2:ppu_inst|state.S_LOAD_NOP                                                                                              ; PPU_gen2:ppu_inst|state.S_LOAD_REGS                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.498 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcl[1]                                                                                          ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|reset_hold                                                 ; cart_02:cart_inst|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.450 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|prev_req                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.717      ;
; 0.468 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_inst|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.743      ;
; 0.478 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.491 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.758      ;
; 0.493 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.759      ;
; 0.507 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.775      ;
; 0.509 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.777      ;
; 0.602 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.605 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.872      ;
; 0.607 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_read_req                        ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_read_req  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.610 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.877      ;
; 0.615 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.617 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.621 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_DATA                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.621 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.625 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.892      ;
; 0.627 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.894      ;
; 0.640 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.907      ;
; 0.640 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.907      ;
; 0.642 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.909      ;
; 0.644 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.646 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.914      ;
; 0.649 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.916      ;
; 0.650 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.917      ;
; 0.655 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.657 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_read_req                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.923      ;
; 0.665 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.932      ;
; 0.668 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.934      ;
; 0.668 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.934      ;
; 0.668 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.935      ;
; 0.670 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.936      ;
; 0.679 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.947      ;
; 0.690 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[7]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_start_req                       ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_start_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[7]                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.966      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.288 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.936      ;
; 2.289 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 5.938      ;
; 2.289 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 5.938      ;
; 2.293 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.941      ;
; 2.295 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 5.933      ;
; 2.310 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 5.958      ;
; 2.314 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 5.952      ;
; 2.340 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 5.989      ;
; 2.340 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 5.989      ;
; 2.361 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 5.999      ;
; 2.372 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.027      ;
; 2.381 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.036      ;
; 2.403 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 6.041      ;
; 2.404 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.059      ;
; 2.405 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.060      ;
; 2.449 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 6.097      ;
; 2.454 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 6.103      ;
; 2.470 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.125      ;
; 2.472 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 6.110      ;
; 2.506 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.161      ;
; 2.588 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 6.236      ;
; 2.640 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 6.278      ;
; 2.656 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 6.305      ;
; 2.656 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 6.305      ;
; 2.656 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 6.305      ;
; 2.664 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 6.312      ;
; 2.820 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 6.458      ;
; 2.823 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.738      ; 6.471      ;
; 2.841 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.728      ; 6.479      ;
; 2.920 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.746      ; 6.576      ;
; 2.924 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.739      ; 6.573      ;
; 3.098 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.745      ; 6.753      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.876      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.876      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 4.880      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.876      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 4.882      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 4.876      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 4.881      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 4.875      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.075 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 4.883      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.873      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.873      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.852      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.873      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.886      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 4.883      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.873      ;
; 35.076 ; reset_s   ; PPU_gen2:ppu_inst|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 4.873      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.850      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.854      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.854      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.854      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.854      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 4.854      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
; 35.077 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.849      ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.323      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.323      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.323      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.323      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.323      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_vblank          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.322      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_name          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.322      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.331      ;
; 4.034 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_vblank     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.322      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.331      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.331      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 4.330      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 4.321      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.331      ;
; 4.035 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.331      ;
; 4.036 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.328      ;
; 4.036 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.328      ;
; 4.036 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.328      ;
; 4.036 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.328      ;
; 4.036 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 4.328      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.046 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 4.346      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.336      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.336      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.336      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 4.336      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.334      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.334      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.334      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 4.335      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|v_name             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.334      ;
; 4.047 ; reset_s   ; PPU_gen2:ppu_inst|h_name             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 4.334      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
; 4.048 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 4.344      ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.747 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.478  ; 0.000         ;
; mem_clk                                              ; 15.151 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.302 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; mem_clk                                              ; 0.753 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.497 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.010 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_50MHZ                                            ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.543  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.796  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.478  ; sdram_dq[2]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.813      ;
; 9.491  ; sdram_dq[1]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.800      ;
; 9.521  ; sdram_dq[0]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.770      ;
; 9.568  ; sdram_dq[6]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.723      ;
; 9.578  ; sdram_dq[7]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.713      ;
; 9.589  ; sdram_dq[3]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.702      ;
; 9.603  ; sdram_dq[5]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.688      ;
; 9.648  ; sdram_dq[4]                                      ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.606     ; 2.643      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 15.793 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.099      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.064 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.828      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.146 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[6]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.745      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.176 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.716      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[2]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.687      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.224 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[0]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.668      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.653      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.651      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.651      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.653      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.653      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 3.653      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.651      ;
; 16.251 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.651      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.259 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[3]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.632      ;
; 16.262 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|dma_active ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.639      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.266 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[2]   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.626      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.290 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]  ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.605      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.294 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abl[7]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.598      ;
; 16.295 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.596      ;
; 16.295 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.596      ;
; 16.295 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_abh[1]           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.596      ;
+--------+--------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 15.151 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 4.662      ;
; 15.203 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 4.604      ;
; 15.313 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 4.488      ;
; 15.432 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 4.369      ;
; 15.708 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.424      ; 4.106      ;
; 15.813 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.992      ;
; 15.833 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 3.968      ;
; 15.947 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.860      ;
; 15.947 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.860      ;
; 15.947 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.860      ;
; 15.965 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.840      ;
; 16.035 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.416      ; 3.771      ;
; 16.056 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 3.757      ;
; 16.083 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 3.718      ;
; 16.105 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 3.708      ;
; 16.108 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.699      ;
; 16.120 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 3.693      ;
; 16.124 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.416      ; 3.682      ;
; 16.129 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 3.684      ;
; 16.138 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 3.663      ;
; 16.140 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.667      ;
; 16.140 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.667      ;
; 16.141 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 3.672      ;
; 16.147 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 3.654      ;
; 16.147 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.423      ; 3.666      ;
; 16.153 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.654      ;
; 16.153 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.417      ; 3.654      ;
; 16.176 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.416      ; 3.630      ;
; 16.183 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 3.618      ;
; 16.201 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.604      ;
; 16.202 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.415      ; 3.603      ;
; 16.202 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.411      ; 3.599      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.302 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.602      ;
; 16.302 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.602      ;
; 16.302 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.602      ;
; 16.302 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.602      ;
; 16.302 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.602      ;
; 16.320 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.586      ;
; 16.365 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_v                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.544      ;
; 16.449 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.462      ;
; 16.449 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.462      ;
; 16.449 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.462      ;
; 16.449 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_z                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.462      ;
; 16.461 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.446      ;
; 16.502 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T6                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.409      ;
; 16.541 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T0                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.360      ;
; 16.541 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T5                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.360      ;
; 16.541 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.360      ;
; 16.541 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T4                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.360      ;
; 16.541 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.360      ;
; 16.547 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_acr                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 3.358      ;
; 16.552 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[4]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.348      ;
; 16.552 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[0]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.348      ;
; 16.552 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[1]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.348      ;
; 16.552 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[2]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.348      ;
; 16.552 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[3]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.348      ;
; 16.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.307      ;
; 16.599 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.307      ;
; 16.613 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[7]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.298      ;
; 16.613 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.298      ;
; 16.613 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[0]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.298      ;
; 16.614 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.298      ;
; 16.614 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.298      ;
; 16.622 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[5]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.276      ;
; 16.622 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_val[6]                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.276      ;
; 16.634 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.270      ;
; 16.634 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.270      ;
; 16.634 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_add[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.270      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.645 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.261      ;
; 16.691 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_RST                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.212      ;
; 16.691 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_BRK                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.212      ;
; 16.691 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_irq_sel.INTERRUPT_NMI                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.212      ;
; 16.692 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_nnmi                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.211      ;
; 16.692 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.211      ;
; 16.692 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_nmi                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 3.211      ;
; 16.766 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pchs[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.141      ;
; 16.803 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.107      ;
; 16.803 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.107      ;
; 16.803 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.107      ;
; 16.803 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.107      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[0]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[1]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[3]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[2]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[4]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[6]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[5]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[7]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[8]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[10]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.859 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[9]                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 3.047      ;
; 16.882 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.025      ;
; 16.885 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|pulse1_en                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.038      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[4]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[7]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.898 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_x[6]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.009      ;
; 16.938 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_i                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.959      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[4]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.940 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 2.962      ;
; 16.980 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.923      ;
; 16.982 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[10]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.921      ;
; 16.985 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.918      ;
; 16.999 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 2.908      ;
; 16.999 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 2.908      ;
; 16.999 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 2.908      ;
; 16.999 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 2.908      ;
; 16.999 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 2.908      ;
; 16.999 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|from_cpu_hold[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 2.908      ;
; 17.000 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.903      ;
; 17.000 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[7]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.903      ;
; 17.000 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dor[6]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.903      ;
; 17.000 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_t.T1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 2.903      ;
; 17.002 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[10]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.912      ;
; 17.002 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[9]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.912      ;
; 17.002 ; cart_02:cart_inst|reset_hold ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|timer_period[8]                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.912      ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                                    ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_clk_phase[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                               ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_n                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                             ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_rst                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jp_data2_s                                                                                                                      ; rp2a03:rp2a03_blk|joypad:jp_inst|jp2_data_s                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PPU_gen2:ppu_inst|tile_attribute[0]                                                                                             ; PPU_gen2:ppu_inst|bg_shift2[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PPU_gen2:ppu_inst|bg_shift1[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[12]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[12]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[14]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PPU_gen2:ppu_inst|bg_shift2[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[5]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[7]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[9]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[8]                                                                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PPU_gen2:ppu_inst|tile_attribute[1]                                                                                             ; PPU_gen2:ppu_inst|bg_shift3[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PPU_gen2:ppu_inst|bg_shift1[3]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; PPU_gen2:ppu_inst|bg_shift3[3]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; PPU_gen2:ppu_inst|bg_shift1[6]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift1[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; PPU_gen2:ppu_inst|bg_shift2[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; PPU_gen2:ppu_inst|bg_shift3[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; PPU_gen2:ppu_inst|bg_shift0[2]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift0[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[7]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|audio_out                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcl[7]                                                                                          ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_dl[4]                                                                                           ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_ir[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; PPU_gen2:ppu_inst|vesa_col[9]                                                                                                   ; PPU_gen2:ppu_inst|HSYNC                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; PPU_gen2:ppu_inst|state.S_LOAD_NOP                                                                                              ; PPU_gen2:ppu_inst|state.S_LOAD_REGS                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcl[1]                                                                                          ; rp2a03:rp2a03_blk|cpu:cpu_blk|q_pcls[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pulse1_hold[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|reset_hold                                                 ; cart_02:cart_inst|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_02:cart_inst|reset_hold                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|prev_req                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.215 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.254 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_read_req                        ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_read_req  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.264 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_DATA                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ                   ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_read_req                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.285 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.404      ;
; 0.293 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.296 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[1]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[7]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[7]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[2]    ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[7]                  ; cart_02:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.753 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.278      ;
; 0.756 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.281      ;
; 0.759 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.279      ;
; 0.769 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.289      ;
; 0.770 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.296      ;
; 0.770 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.296      ;
; 0.775 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.300      ;
; 0.787 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.313      ;
; 0.787 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.313      ;
; 0.789 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.309      ;
; 0.796 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 3.328      ;
; 0.796 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 3.328      ;
; 0.808 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.328      ;
; 0.812 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 3.344      ;
; 0.813 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.338      ;
; 0.813 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 3.345      ;
; 0.814 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 3.346      ;
; 0.816 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.336      ;
; 0.830 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.356      ;
; 0.856 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 3.388      ;
; 0.900 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.425      ;
; 0.950 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.475      ;
; 0.952 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.478      ;
; 0.952 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.478      ;
; 0.952 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 3.478      ;
; 1.044 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.564      ;
; 1.070 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.615      ; 3.595      ;
; 1.103 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.623      ; 3.636      ;
; 1.431 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 3.951      ;
; 1.521 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.610      ; 4.041      ;
; 1.632 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.616      ; 4.158      ;
; 1.667 ; cart_02:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.622      ; 4.199      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.019     ; 2.471      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.464      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.464      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.018     ; 2.472      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.464      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.464      ;
; 37.497 ; reset_s   ; PPU_gen2:ppu_inst|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.026     ; 2.464      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.451      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 2.466      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 2.466      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 2.466      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 2.473      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.023     ; 2.466      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.452      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 2.465      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.015     ; 2.474      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.014     ; 2.475      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.498 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.450      ;
; 37.499 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.453      ;
; 37.499 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.453      ;
; 37.499 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.453      ;
; 37.499 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.453      ;
; 37.499 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.453      ;
+--------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.143      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.151      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.151      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.143      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.143      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.143      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.143      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.150      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_vblank          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.142      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_name          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.142      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.151      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.152      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.151      ;
; 2.010 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_vblank     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.142      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.141      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.148      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.148      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.148      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.148      ;
; 2.011 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[4]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.148      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.157      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.016 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.158      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.138      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.150      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.150      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.155      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.150      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.150      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.147      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.147      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.149      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.138      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.138      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.138      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 2.138      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.149      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 2.136      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.149      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.149      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.149      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.149      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.156      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 2.147      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
; 2.017 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.160      ;
+-------+-----------+--------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 3
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.916 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.867  ; 0.186 ; 34.741   ; 2.010   ; 4.314               ;
;  CLK_50MHZ                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.923 ; 0.186 ; 34.741   ; 2.010   ; 19.531              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.867  ; 0.186 ; N/A      ; N/A     ; 9.719               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
;  mem_clk                                              ; 13.044 ; 0.753 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50MHZ                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50MHZ               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; jp_data1                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; jp_data2                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 519027   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 869      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2189     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2771     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 519027   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 869      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2189     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2771     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK_50MHZ                                            ; CLK_50MHZ                                            ; Base      ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 09 19:08:07 2022
Info: Command: quartus_sta NES_DragonBoard -c NES_DragonBoard
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.867               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.923               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.044               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.703               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 34.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.741               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.493               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 CLK_50MHZ 
    Info (332119):    19.531               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.552 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.744               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.442               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.396               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.288               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 35.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.075               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.034               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 CLK_50MHZ 
    Info (332119):    19.551               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.747 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.478               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.151               0.000 mem_clk 
    Info (332119):    16.302               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.753               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 37.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.497               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.010
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.010               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 CLK_50MHZ 
    Info (332119):     9.543               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.796               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.733               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 3
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.916 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 707 megabytes
    Info: Processing ended: Wed Feb 09 19:08:14 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


