[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/mockingboard/mockingboard.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/mockingboard.v
%3Cclass%3E=100
%3Cbasename%3E=MOCKINGBOARD
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, phase_zero, i_addr, i_data, o_data, i_rw_l, o_irq_l, o_nmi_l, i_iosel_l, i_reset_l, i_ena_h, o_audio_l, o_audio_r
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
i_addr\category=117
i_addr\port=1
i_addr\alias=I_ADDR
i_addr\type\Subtype\mark1=ieee::std_logic_vector
i_addr\type\Subtype\mark2=ieee::std_logic_vector
i_addr\type\Subtype\constraint\0\Range\dir=false
i_addr\type\Subtype\constraint\0\Range\left\Constant\value=7
i_addr\type\Subtype\constraint\0\Range\left\Constant\units=
i_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
i_addr\type\Subtype\constraint\0\Range\right\Constant\units=
i_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i_data\category=117
i_data\port=1
i_data\alias=I_DATA
i_data\type\Subtype\mark1=ieee::std_logic_vector
i_data\type\Subtype\mark2=ieee::std_logic_vector
i_data\type\Subtype\constraint\0\Range\dir=false
i_data\type\Subtype\constraint\0\Range\left\Constant\value=7
i_data\type\Subtype\constraint\0\Range\left\Constant\units=
i_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i_data\type\Subtype\constraint\0\Range\right\Constant\value=0
i_data\type\Subtype\constraint\0\Range\right\Constant\units=
i_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i_ena_h\category=117
i_ena_h\port=1
i_ena_h\alias=I_ENA_H
i_ena_h\type\Subtype\mark1=ieee::std_logic
i_ena_h\type\Subtype\mark2=ieee::std_logic
i_iosel_l\category=117
i_iosel_l\port=1
i_iosel_l\alias=I_IOSEL_L
i_iosel_l\type\Subtype\mark1=ieee::std_logic
i_iosel_l\type\Subtype\mark2=ieee::std_logic
i_psg_l\category=117
i_psg_l\port=0
i_psg_l\alias=i_psg_l
i_psg_l\type\Subtype\mark1=ieee::std_logic_vector
i_psg_l\type\Subtype\mark2=ieee::std_logic_vector
i_psg_l\type\Subtype\constraint\0\Range\dir=false
i_psg_l\type\Subtype\constraint\0\Range\left\Constant\value=7
i_psg_l\type\Subtype\constraint\0\Range\left\Constant\units=
i_psg_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i_psg_l\type\Subtype\constraint\0\Range\right\Constant\value=0
i_psg_l\type\Subtype\constraint\0\Range\right\Constant\units=
i_psg_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i_psg_r\category=117
i_psg_r\port=0
i_psg_r\alias=i_psg_r
i_psg_r\type\Subtype\mark1=ieee::std_logic_vector
i_psg_r\type\Subtype\mark2=ieee::std_logic_vector
i_psg_r\type\Subtype\constraint\0\Range\dir=false
i_psg_r\type\Subtype\constraint\0\Range\left\Constant\value=7
i_psg_r\type\Subtype\constraint\0\Range\left\Constant\units=
i_psg_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
i_psg_r\type\Subtype\constraint\0\Range\right\Constant\value=0
i_psg_r\type\Subtype\constraint\0\Range\right\Constant\units=
i_psg_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
i_reset_l\category=117
i_reset_l\port=1
i_reset_l\alias=I_RESET_L
i_reset_l\type\Subtype\mark1=ieee::std_logic
i_reset_l\type\Subtype\mark2=ieee::std_logic
i_rw_l\category=117
i_rw_l\port=1
i_rw_l\alias=I_RW_L
i_rw_l\type\Subtype\mark1=ieee::std_logic
i_rw_l\type\Subtype\mark2=ieee::std_logic
lirq\category=117
lirq\port=0
lirq\alias=lirq
lirq\type\Subtype\mark1=ieee::std_logic
lirq\type\Subtype\mark2=ieee::std_logic
m6522_left\category=105
m6522_left\port=0
m6522_left\alias=m6522_left
m6522_right\category=105
m6522_right\port=0
m6522_right\alias=m6522_right
mockingboard\category=100
mockingboard\port=0
mockingboard\alias=MOCKINGBOARD
o_audio_l\category=117
o_audio_l\port=2
o_audio_l\alias=O_AUDIO_L
o_audio_l\type\Subtype\mark1=ieee::std_logic_vector
o_audio_l\type\Subtype\mark2=ieee::std_logic_vector
o_audio_l\type\Subtype\constraint\0\Range\dir=false
o_audio_l\type\Subtype\constraint\0\Range\left\Constant\value=9
o_audio_l\type\Subtype\constraint\0\Range\left\Constant\units=
o_audio_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_audio_l\type\Subtype\constraint\0\Range\right\Constant\value=0
o_audio_l\type\Subtype\constraint\0\Range\right\Constant\units=
o_audio_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_audio_r\category=117
o_audio_r\port=2
o_audio_r\alias=O_AUDIO_R
o_audio_r\type\Subtype\mark1=ieee::std_logic_vector
o_audio_r\type\Subtype\mark2=ieee::std_logic_vector
o_audio_r\type\Subtype\constraint\0\Range\dir=false
o_audio_r\type\Subtype\constraint\0\Range\left\Constant\value=9
o_audio_r\type\Subtype\constraint\0\Range\left\Constant\units=
o_audio_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_audio_r\type\Subtype\constraint\0\Range\right\Constant\value=0
o_audio_r\type\Subtype\constraint\0\Range\right\Constant\units=
o_audio_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_data\category=117
o_data\port=2
o_data\alias=O_DATA
o_data\type\Subtype\mark1=ieee::std_logic_vector
o_data\type\Subtype\mark2=ieee::std_logic_vector
o_data\type\Subtype\constraint\0\Range\dir=false
o_data\type\Subtype\constraint\0\Range\left\Constant\value=7
o_data\type\Subtype\constraint\0\Range\left\Constant\units=
o_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_data\type\Subtype\constraint\0\Range\right\Constant\value=0
o_data\type\Subtype\constraint\0\Range\right\Constant\units=
o_data\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_data_l\category=117
o_data_l\port=0
o_data_l\alias=o_data_l
o_data_l\type\Subtype\mark1=ieee::std_logic_vector
o_data_l\type\Subtype\mark2=ieee::std_logic_vector
o_data_l\type\Subtype\constraint\0\Range\dir=false
o_data_l\type\Subtype\constraint\0\Range\left\Constant\value=7
o_data_l\type\Subtype\constraint\0\Range\left\Constant\units=
o_data_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_data_l\type\Subtype\constraint\0\Range\right\Constant\value=0
o_data_l\type\Subtype\constraint\0\Range\right\Constant\units=
o_data_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_data_r\category=117
o_data_r\port=0
o_data_r\alias=o_data_r
o_data_r\type\Subtype\mark1=ieee::std_logic_vector
o_data_r\type\Subtype\mark2=ieee::std_logic_vector
o_data_r\type\Subtype\constraint\0\Range\dir=false
o_data_r\type\Subtype\constraint\0\Range\left\Constant\value=7
o_data_r\type\Subtype\constraint\0\Range\left\Constant\units=
o_data_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_data_r\type\Subtype\constraint\0\Range\right\Constant\value=0
o_data_r\type\Subtype\constraint\0\Range\right\Constant\units=
o_data_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_irq_l\category=117
o_irq_l\port=2
o_irq_l\alias=O_IRQ_L
o_irq_l\type\Subtype\mark1=ieee::std_logic
o_irq_l\type\Subtype\mark2=ieee::std_logic
o_nmi_l\category=117
o_nmi_l\port=2
o_nmi_l\alias=O_NMI_L
o_nmi_l\type\Subtype\mark1=ieee::std_logic
o_nmi_l\type\Subtype\mark2=ieee::std_logic
o_pb_l\category=117
o_pb_l\port=0
o_pb_l\alias=o_pb_l
o_pb_l\type\Subtype\mark1=ieee::std_logic_vector
o_pb_l\type\Subtype\mark2=ieee::std_logic_vector
o_pb_l\type\Subtype\constraint\0\Range\dir=false
o_pb_l\type\Subtype\constraint\0\Range\left\Constant\value=7
o_pb_l\type\Subtype\constraint\0\Range\left\Constant\units=
o_pb_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_pb_l\type\Subtype\constraint\0\Range\right\Constant\value=0
o_pb_l\type\Subtype\constraint\0\Range\right\Constant\units=
o_pb_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_pb_r\category=117
o_pb_r\port=0
o_pb_r\alias=o_pb_r
o_pb_r\type\Subtype\mark1=ieee::std_logic_vector
o_pb_r\type\Subtype\mark2=ieee::std_logic_vector
o_pb_r\type\Subtype\constraint\0\Range\dir=false
o_pb_r\type\Subtype\constraint\0\Range\left\Constant\value=7
o_pb_r\type\Subtype\constraint\0\Range\left\Constant\units=
o_pb_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_pb_r\type\Subtype\constraint\0\Range\right\Constant\value=0
o_pb_r\type\Subtype\constraint\0\Range\right\Constant\units=
o_pb_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_al\category=117
o_psg_al\port=0
o_psg_al\alias=o_psg_al
o_psg_al\type\Subtype\mark1=ieee::std_logic_vector
o_psg_al\type\Subtype\mark2=ieee::std_logic_vector
o_psg_al\type\Subtype\constraint\0\Range\dir=false
o_psg_al\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_al\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_al\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_al\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_al\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_al\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_ar\category=117
o_psg_ar\port=0
o_psg_ar\alias=o_psg_ar
o_psg_ar\type\Subtype\mark1=ieee::std_logic_vector
o_psg_ar\type\Subtype\mark2=ieee::std_logic_vector
o_psg_ar\type\Subtype\constraint\0\Range\dir=false
o_psg_ar\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_ar\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_ar\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_ar\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_ar\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_ar\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_bl\category=117
o_psg_bl\port=0
o_psg_bl\alias=o_psg_bl
o_psg_bl\type\Subtype\mark1=ieee::std_logic_vector
o_psg_bl\type\Subtype\mark2=ieee::std_logic_vector
o_psg_bl\type\Subtype\constraint\0\Range\dir=false
o_psg_bl\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_bl\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_bl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_bl\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_bl\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_bl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_br\category=117
o_psg_br\port=0
o_psg_br\alias=o_psg_br
o_psg_br\type\Subtype\mark1=ieee::std_logic_vector
o_psg_br\type\Subtype\mark2=ieee::std_logic_vector
o_psg_br\type\Subtype\constraint\0\Range\dir=false
o_psg_br\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_br\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_br\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_br\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_br\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_br\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_cl\category=117
o_psg_cl\port=0
o_psg_cl\alias=o_psg_cl
o_psg_cl\type\Subtype\mark1=ieee::std_logic_vector
o_psg_cl\type\Subtype\mark2=ieee::std_logic_vector
o_psg_cl\type\Subtype\constraint\0\Range\dir=false
o_psg_cl\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_cl\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_cl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_cl\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_cl\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_cl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_cr\category=117
o_psg_cr\port=0
o_psg_cr\alias=o_psg_cr
o_psg_cr\type\Subtype\mark1=ieee::std_logic_vector
o_psg_cr\type\Subtype\mark2=ieee::std_logic_vector
o_psg_cr\type\Subtype\constraint\0\Range\dir=false
o_psg_cr\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_cr\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_cr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_cr\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_cr\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_cr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_l\category=117
o_psg_l\port=0
o_psg_l\alias=o_psg_l
o_psg_l\type\Subtype\mark1=ieee::std_logic_vector
o_psg_l\type\Subtype\mark2=ieee::std_logic_vector
o_psg_l\type\Subtype\constraint\0\Range\dir=false
o_psg_l\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_l\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_l\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_l\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_l\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_l\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_ol\category=117
o_psg_ol\port=0
o_psg_ol\alias=o_psg_ol
o_psg_ol\type\Subtype\mark1=ieee::std_logic_vector
o_psg_ol\type\Subtype\mark2=ieee::std_logic_vector
o_psg_ol\type\Subtype\constraint\0\Range\dir=false
o_psg_ol\type\Subtype\constraint\0\Range\left\Constant\value=9
o_psg_ol\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_ol\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_ol\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_ol\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_ol\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_or\category=117
o_psg_or\port=0
o_psg_or\alias=o_psg_or
o_psg_or\type\Subtype\mark1=ieee::std_logic_vector
o_psg_or\type\Subtype\mark2=ieee::std_logic_vector
o_psg_or\type\Subtype\constraint\0\Range\dir=false
o_psg_or\type\Subtype\constraint\0\Range\left\Constant\value=9
o_psg_or\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_or\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_or\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_or\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_or\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
o_psg_r\category=117
o_psg_r\port=0
o_psg_r\alias=o_psg_r
o_psg_r\type\Subtype\mark1=ieee::std_logic_vector
o_psg_r\type\Subtype\mark2=ieee::std_logic_vector
o_psg_r\type\Subtype\constraint\0\Range\dir=false
o_psg_r\type\Subtype\constraint\0\Range\left\Constant\value=7
o_psg_r\type\Subtype\constraint\0\Range\left\Constant\units=
o_psg_r\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
o_psg_r\type\Subtype\constraint\0\Range\right\Constant\value=0
o_psg_r\type\Subtype\constraint\0\Range\right\Constant\units=
o_psg_r\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
phase_zero\category=117
phase_zero\port=1
phase_zero\alias=PHASE_ZERO
phase_zero\type\Subtype\mark1=ieee::std_logic
phase_zero\type\Subtype\mark2=ieee::std_logic
phase_zero_d\category=117
phase_zero_d\port=0
phase_zero_d\alias=PHASE_ZERO_D
phase_zero_d\type\Subtype\mark1=ieee::std_logic
phase_zero_d\type\Subtype\mark2=ieee::std_logic
psg_en\category=117
psg_en\port=0
psg_en\alias=PSG_EN
psg_en\type\Subtype\mark1=ieee::std_logic
psg_en\type\Subtype\mark2=ieee::std_logic
psg_left\category=105
psg_left\port=0
psg_left\alias=psg_left
psg_right\category=105
psg_right\port=0
psg_right\alias=psg_right
rirq\category=117
rirq\port=0
rirq\alias=rirq
rirq\type\Subtype\mark1=ieee::std_logic
rirq\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=RTL
via_ce_f\category=117
via_ce_f\port=0
via_ce_f\alias=VIA_CE_F
via_ce_f\type\Subtype\mark1=ieee::std_logic
via_ce_f\type\Subtype\mark2=ieee::std_logic
via_ce_r\category=117
via_ce_r\port=0
via_ce_r\alias=VIA_CE_R
via_ce_r\type\Subtype\mark1=ieee::std_logic
via_ce_r\type\Subtype\mark2=ieee::std_logic
ym2149\category=105
ym2149\port=0
ym2149\alias=YM2149
%3ChasCode%3E=true
