
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.353859                       # Number of seconds simulated
sim_ticks                                1353858967000                       # Number of ticks simulated
final_tick                               1353858967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113042                       # Simulator instruction rate (inst/s)
host_op_rate                                   227669                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30030789                       # Simulator tick rate (ticks/s)
host_mem_usage                                3290180                       # Number of bytes of host memory used
host_seconds                                 45082.36                       # Real time elapsed on the host
sim_insts                                  5096183931                       # Number of instructions simulated
sim_ops                                   10263847376                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            95872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           157568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              253440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        95872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          95872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         1856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1498                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2462                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3960                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks             29                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  29                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               70814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data              116384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 187198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          70814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             70814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks             1371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  1371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks             1371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              70814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data             116384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                188569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3960                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          29                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        29                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  253120                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   253440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1856                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                270                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                329                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               292                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               268                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               247                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   1353858948000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3960                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    29                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2774                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1064                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      104                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          679                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     369.390280                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    214.634068                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    365.902899                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           217     31.96%     31.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          156     22.97%     54.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           65      9.57%     64.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           42      6.19%     70.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      4.42%     75.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      2.21%     77.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           18      2.65%     79.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      2.06%     82.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          122     17.97%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           679                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      55214000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                129370250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19775000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13960.56                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32710.56                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.39                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.99                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3266                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.58                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   339398081.72                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.98                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2441880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1275120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13694520                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              26751810                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1240800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         84195270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         19361280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      324858196140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            325033586340                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.079354                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          1353797047250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1859500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       11216000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  1353562011750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     50427750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       48801500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    184650500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2477580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 14544180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              28968540                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1831680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        100199730                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         14327520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      324849726120                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            325040421195                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.084403                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          1353789945750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3524000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       11458000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  1353533622750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     37309000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       53311000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    219742250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups              1329624879                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1329624879                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          41370701                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            621426441                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                46976299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             952749                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       621426441                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          550637606                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         70788835                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      6401059                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1299801900                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   765162414                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                      16503152                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       3000338                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   785155591                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           356                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2707717935                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          798953825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     5954834833                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  1329624879                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          597613905                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    1867261621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                82753556                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4804                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3746                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles         6780                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 785155345                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              16033773                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         2707607561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.440472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.529528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                875100024     32.32%     32.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 72015547      2.66%     34.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 29269820      1.08%     36.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                162990385      6.02%     42.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                118604138      4.38%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 94019694      3.47%     49.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                121461929      4.49%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                142926520      5.28%     59.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8               1091219504     40.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           2707607561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.491050                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.199208                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                772521847                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             115306591                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                1746019555                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              32382790                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               41376778                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts            11796255473                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               41376778                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                793385683                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               115612728                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3867                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                1747664231                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9564274                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts            11642741839                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2136                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16294                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    438                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  44270                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands         13455850645                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           28486336606                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      16003022378                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          10024734                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps           11902923773                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1552926872                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                295                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            261                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  57554773                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1381933772                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           819847642                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6569379                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6081358                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                11327426354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            10567402                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued               10964249496                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4816053                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1074146379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1654989909                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved       10567256                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    2707607561                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.049423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.371640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           315960872     11.67%     11.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           199096287      7.35%     19.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           245637349      9.07%     28.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           313617377     11.58%     39.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           294708098     10.88%     50.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           434946396     16.06%     66.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           473547117     17.49%     84.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           302573214     11.17%     95.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8           127520851      4.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2707607561                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               271364519     93.78%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    42      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7500806      2.59%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              10497351      3.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                93      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              110      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          29484066      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            8819622117     80.44%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             14500170      0.13%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1425      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5599      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 160      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1322741696     12.06%     92.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           762889704      6.96%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5003577      0.05%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       10000982      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            10964249496                       # Type of FU issued
system.cpu.iq.rate                           4.049258                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   289362921                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026391                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        24900263807                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes       12397122505                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses  10787160659                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30021720                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           15023607                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     15009199                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses            11209117507                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15010844                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         49564717                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    156886427                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3326                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5984                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     86329155                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8919                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               41376778                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               118738374                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4713                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts         11337993756                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               696                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1381933772                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            819847642                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            4010981                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1131                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3174                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5984                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       22454028                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     23373395                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             45827423                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts           10858945479                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1299801774                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         105304017                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                   2064964184                       # number of memory reference insts executed
system.cpu.iew.exec_branches               1162194960                       # Number of branches executed
system.cpu.iew.exec_stores                  765162410                       # Number of stores executed
system.cpu.iew.exec_rate                     4.010368                       # Inst execution rate
system.cpu.iew.wb_sent                    10840827093                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                   10802169858                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                8091305060                       # num instructions producing a value
system.cpu.iew.wb_consumers               12476176903                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.989400                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.648540                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1074146501                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          41370824                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   2547576446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.028867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.122554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    438895949     17.23%     17.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    338974043     13.31%     30.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    154858219      6.08%     36.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    472362180     18.54%     55.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    119275418      4.68%     59.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     79472650      3.12%     62.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     40887478      1.60%     64.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7    144523507      5.67%     70.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    758327002     29.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2547576446                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           5096183931                       # Number of instructions committed
system.cpu.commit.committedOps            10263847376                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     1958565832                       # Number of memory references committed
system.cpu.commit.loads                    1225047345                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                 1134039583                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   15005913                       # Number of committed floating point instructions.
system.cpu.commit.int_insts               10232342634                       # Number of committed integer instructions.
system.cpu.commit.function_calls             46001263                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     29001642      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       8261774837     80.49%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        14500093      0.14%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1333      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3479      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            160      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1220045969     11.89%     92.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      723517795      7.05%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      5001376      0.05%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     10000692      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total       10263847376                       # Class of committed instruction
system.cpu.commit.bw_lim_events             758327002                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  13127243321                       # The number of ROB reads
system.cpu.rob.rob_writes                 22837981383                       # The number of ROB writes
system.cpu.timesIdled                            1609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          110374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  5096183931                       # Number of Instructions Simulated
system.cpu.committedOps                   10263847376                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.531323                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.531323                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.882096                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.882096                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads              14741150703                       # number of integer regfile reads
system.cpu.int_regfile_writes              8874479280                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10013499                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5007645                       # number of floating regfile writes
system.cpu.cc_regfile_reads                6344582719                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3680513626                       # number of cc regfile writes
system.cpu.misc_regfile_reads              5173287654                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     90                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1829                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.957883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1967230965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          689530.657203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.957883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          988                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3934490735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3934490735                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   1233713000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1233713000                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    733517965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      733517965                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data    1967230965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1967230965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   1967230965                       # number of overall hits
system.cpu.dcache.overall_hits::total      1967230965                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12454                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          522                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        12976                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12976                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12976                       # number of overall misses
system.cpu.dcache.overall_misses::total         12976                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    664648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    664648500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     37527944                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37527944                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    702176444                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    702176444                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    702176444                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    702176444                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   1233725454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1233725454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    733518487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    733518487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   1967243941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1967243941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   1967243941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1967243941                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53368.275253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53368.275253                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71892.613027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71892.613027                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54113.474414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54113.474414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54113.474414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54113.474414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       109134                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           92                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1402                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.841655                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           23                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          580                       # number of writebacks
system.cpu.dcache.writebacks::total               580                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10121                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10123                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2333                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2853                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    162972500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    162972500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     36815944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36815944                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    199788444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    199788444                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    199788444                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    199788444                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69855.336477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69855.336477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70799.892308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70799.892308                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70027.495268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70027.495268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70027.495268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70027.495268                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3042                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.997868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           785151201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          238068.890540                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.997868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1570313848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1570313848                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    785151201                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       785151201                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     785151201                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        785151201                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    785151201                       # number of overall hits
system.cpu.icache.overall_hits::total       785151201                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4074                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4074                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4074                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4074                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4074                       # number of overall misses
system.cpu.icache.overall_misses::total          4074                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    177239912                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177239912                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    177239912                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177239912                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    177239912                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177239912                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    785155275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    785155275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    785155275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    785155275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    785155275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    785155275                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43505.133039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43505.133039                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43505.133039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43505.133039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43505.133039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43505.133039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        66983                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1107                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.508582                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          775                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          775                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          775                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          775                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          775                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          775                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3299                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3299                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    142937924                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142937924                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    142937924                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142937924                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    142937924                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142937924                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43327.652016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43327.652016                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43327.652016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43327.652016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43327.652016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43327.652016                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          11023                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               27                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           27                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5631                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           609                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4556                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                520                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               520                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5632                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9638                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7535                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   17173                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       211008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       219712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   430720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               295                       # Total snoops (count)
system.l2bus.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               6446                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006050                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.077554                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     6407     99.39%     99.39% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      0.61%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 6446                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              6091500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4947499                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4279999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  294                       # number of replacements
system.l2cache.tags.tagsinuse             3619.451665                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7039                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3960                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.777525                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst  1282.982406                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2336.469258                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.313228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.570427                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.883655                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3666                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3581                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.895020                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                92064                       # Number of tag accesses
system.l2cache.tags.data_accesses               92064                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          580                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          580                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            47                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               47                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         1799                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          344                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2143                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             1799                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              391                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2190                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            1799                       # number of overall hits
system.l2cache.overall_hits::cpu.data             391                       # number of overall hits
system.l2cache.overall_hits::total               2190                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          473                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            473                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1499                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1989                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3488                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1499                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2462                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3961                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1499                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2462                       # number of overall misses
system.l2cache.overall_misses::total             3961                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     35508000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35508000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    119041000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    155817000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    274858000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    119041000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    191325000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    310366000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    119041000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    191325000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    310366000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          580                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          580                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          520                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          520                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         3298                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2333                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5631                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         3298                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2853                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            6151                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         3298                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2853                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           6151                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.909615                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.909615                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.454518                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.852550                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.619428                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.454518                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.862951                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.643960                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.454518                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.862951                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.643960                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75069.767442                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75069.767442                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 79413.609073                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78339.366516                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 78801.032110                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 79413.609073                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77711.210398                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 78355.465791                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 79413.609073                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77711.210398                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 78355.465791                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks              29                       # number of writebacks
system.l2cache.writebacks::total                   29                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          473                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          473                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1499                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1989                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3488                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1499                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2462                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3961                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1499                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2462                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3961                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30778000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30778000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    104061000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    135927000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    239988000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    104061000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    166705000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    270766000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    104061000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    166705000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    270766000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.909615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.909615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.454518                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.852550                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.619428                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.454518                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.862951                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.643960                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.454518                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.862951                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.643960                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65069.767442                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65069.767442                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 69420.280187                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68339.366516                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68803.899083                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69420.280187                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67711.210398                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68357.990406                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69420.280187                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67711.210398                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68357.990406                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1353858967000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3487                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           29                       # Transaction distribution
system.membus.trans_dist::CleanEvict              251                       # Transaction distribution
system.membus.trans_dist::ReadExReq               473                       # Transaction distribution
system.membus.trans_dist::ReadExResp              473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3487                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         8200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       255296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       255296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  255296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3960                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3960    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3960                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2178000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10765750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
