m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/simulation/modelsim
vALU
Z1 !s110 1739915232
!i10b 1
!s100 E91lQKOfUB^LEIBK`j;HB0
I:RaJa5kXdO8C06LgckIRR2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1739846533
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1739915232.000000
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1
Z7 tCvgOpt 0
n@a@l@u
varithmetic_shift_right
Z8 !s110 1739915233
!i10b 1
!s100 OTG26kiX05Umll:1`6mzU0
IhFS6Ck>hF@jCQ0LD2GXl:2
R2
R0
Z9 w1738720868
Z10 8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
Z11 FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
L0 19
R3
r1
!s85 0
31
R4
Z12 !s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
Z13 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
!i113 1
R5
R6
R7
vBoothMul
R8
!i10b 1
!s100 BV8i;lYoiM9]6P2B]9>Se3
I9T>Xjk:2d65Bkh2S_EjRX1
R2
R0
Z14 w1739477222
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v
L0 1
R3
r1
!s85 0
31
Z15 !s108 1739915233.000000
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v|
!i113 1
R5
R6
R7
n@booth@mul
vBus
R1
!i10b 1
!s100 6;jEP8h:@@RPaCa@h<::23
IICead`i>fh<dl1ccOQLWL3
R2
R0
R14
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v|
!i113 1
R5
R6
R7
n@bus
vCLA_32bit
R1
!i10b 1
!s100 EWdETVcTk>XII<QmiNGE_0
IbOFlIaN`>];GaKQH1TdGN2
R2
R0
R14
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!i113 1
R5
R6
R7
n@c@l@a_32bit
vCLA_4bit
R1
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IlMJOhVd5BKXeOgD2YJnA:1
R2
R0
w1738173984
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
R5
R6
R7
n@c@l@a_4bit
vDatapath
R8
!i10b 1
!s100 S;j?:T204W1eYf5hgnHd03
IPH5i^>V`N0R0@]h1^C;2G2
R2
R0
w1739826833
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v|
!i113 1
R5
R6
R7
n@datapath
vDatapath_not_tb
R8
!i10b 1
!s100 =f3NVO@QTk88<BR>WGFo`3
IXzd;;N1gi1FKWe_:``4K]2
R2
R0
w1739915012
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_not_tb.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_not_tb.v
L0 3
R3
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_not_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_not_tb.v|
!i113 1
R5
R6
R7
n@datapath_not_tb
vlogic_and
R8
!i10b 1
!s100 LZMia17Gc:=_HO8?f7Yk[1
Iil:bB3o<L8z49h6`f<7^B3
R2
R0
R9
Z16 8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v
Z17 FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v
L0 1
R3
r1
!s85 0
31
R15
Z18 !s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v|
Z19 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v|
!i113 1
R5
R6
R7
vlogic_negate
R8
!i10b 1
!s100 <0b`JkKQnBQEOPHf36n[b1
I;5?`QXfTXBWXM=Ao_go<<2
R2
R0
R9
R16
R17
L0 25
R3
r1
!s85 0
31
R15
R18
R19
!i113 1
R5
R6
R7
vlogic_not
R8
!i10b 1
!s100 bk:HA3[BF<T32o^QT^<kB3
Id`<mS]ZfHR7M1A@zS7HFe3
R2
R0
R9
R16
R17
L0 17
R3
r1
!s85 0
31
R15
R18
R19
!i113 1
R5
R6
R7
vlogic_or
R8
!i10b 1
!s100 F1Y3eWJEhNzhBIZmlYYBB1
IHZkgkTf@hK?@UmbDXBBnl2
R2
R0
R9
R16
R17
L0 9
R3
r1
!s85 0
31
R15
R18
R19
!i113 1
R5
R6
R7
vmux
R8
!i10b 1
!s100 0g5;Y0I78aW2_<c=cOlY63
Iajh=PMhaALNo2IoBcbSLO2
R2
R0
R14
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v|
!i113 1
R5
R6
R7
vNRdiv
R8
!i10b 1
!s100 cMi[Y20g[`nE@GiQlo]Se0
I461;m:cFFVJ]nA3MRC4gc0
R2
R0
w1738720874
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v|
!i113 1
R5
R6
R7
n@n@rdiv
vpc_register
R8
!i10b 1
!s100 BQ[4CCXk[Q<^akW?HMPfb0
IQjhnAc0YS`6WzkanEWCJI3
R2
R0
w1739206136
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v
L0 1
R3
r1
!s85 0
31
R15
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v|
!i113 1
R5
R6
R7
vregister
R1
!i10b 1
!s100 8le:nU@SEDWz=<bWSZkVR0
ILlo6:LFH_:HgklMG[Zc^Z0
R2
R0
R14
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v|
!i113 1
R5
R6
R7
vrotate_left
R8
!i10b 1
!s100 Ko@1dLh_FjhldhJ3gN;D83
IROnZ8m>OIg]m@dd>R<61B1
R2
R0
R9
R10
R11
L0 28
R3
r1
!s85 0
31
R4
R12
R13
!i113 1
R5
R6
R7
vrotate_right
R8
!i10b 1
!s100 EFP@UeZZ7Z08f[I;Pg2KS2
I66dg9JNGZTcn[:O257HC63
R2
R0
R9
R10
R11
L0 41
R3
r1
!s85 0
31
R4
R12
R13
!i113 1
R5
R6
R7
vshift_left
R8
!i10b 1
!s100 <ITFWA^[QEVAlziad6YAF0
IG8co=EzR4XhZP02``2E6Z3
R2
R0
R9
R10
R11
L0 1
R3
r1
!s85 0
31
R4
R12
R13
!i113 1
R5
R6
R7
vshift_right
R8
!i10b 1
!s100 ]Hml8o`PSCLI^fQ59:m672
I:n7UzK6[Q6VOnee5HL1eL1
R2
R0
R9
R10
R11
L0 10
R3
r1
!s85 0
31
R4
R12
R13
!i113 1
R5
R6
R7
