INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sergi/Downloads/4to/SED/Lab/Lab_sed/Trabajo-SED-VDHL-2/Trabajo_SED_2/Trabajo_SED_2.srcs/sim_1/new/FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_tb'
