<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3957" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3957{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3957{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3957{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3957{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3957{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3957{left:70px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t7_3957{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t8_3957{left:70px;bottom:1015px;}
#t9_3957{left:96px;bottom:1019px;letter-spacing:-0.18px;word-spacing:-1.02px;}
#ta_3957{left:285px;bottom:1019px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#tb_3957{left:96px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_3957{left:70px;bottom:976px;}
#td_3957{left:96px;bottom:979px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#te_3957{left:305px;bottom:979px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tf_3957{left:96px;bottom:962px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tg_3957{left:70px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_3957{left:70px;bottom:876px;letter-spacing:0.17px;}
#ti_3957{left:151px;bottom:876px;letter-spacing:0.19px;word-spacing:0.02px;}
#tj_3957{left:70px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3957{left:70px;bottom:834px;letter-spacing:-0.14px;}
#tl_3957{left:70px;bottom:782px;letter-spacing:0.13px;}
#tm_3957{left:152px;bottom:782px;letter-spacing:0.15px;word-spacing:0.01px;}
#tn_3957{left:70px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#to_3957{left:775px;bottom:758px;letter-spacing:-0.14px;}
#tp_3957{left:70px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3957{left:201px;bottom:741px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tr_3957{left:321px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3957{left:543px;bottom:741px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tt_3957{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3957{left:70px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tv_3957{left:279px;bottom:674px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tw_3957{left:374px;bottom:674px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tx_3957{left:76px;bottom:651px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#ty_3957{left:177px;bottom:651px;letter-spacing:-0.16px;}
#tz_3957{left:345px;bottom:651px;letter-spacing:-0.12px;}
#t10_3957{left:76px;bottom:626px;}
#t11_3957{left:177px;bottom:626px;letter-spacing:-0.12px;}
#t12_3957{left:345px;bottom:626px;letter-spacing:-0.12px;}
#t13_3957{left:345px;bottom:609px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t14_3957{left:345px;bottom:588px;letter-spacing:-0.12px;}
#t15_3957{left:345px;bottom:571px;letter-spacing:-0.11px;}
#t16_3957{left:76px;bottom:547px;}
#t17_3957{left:177px;bottom:547px;letter-spacing:-0.11px;}
#t18_3957{left:345px;bottom:547px;letter-spacing:-0.11px;}
#t19_3957{left:345px;bottom:530px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1a_3957{left:345px;bottom:513px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_3957{left:665px;bottom:520px;}
#t1c_3957{left:345px;bottom:492px;letter-spacing:-0.11px;}
#t1d_3957{left:76px;bottom:467px;letter-spacing:-0.11px;}
#t1e_3957{left:177px;bottom:467px;letter-spacing:-0.1px;}
#t1f_3957{left:177px;bottom:451px;letter-spacing:-0.17px;}
#t1g_3957{left:345px;bottom:467px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_3957{left:345px;bottom:451px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t1i_3957{left:76px;bottom:426px;letter-spacing:-0.14px;}
#t1j_3957{left:177px;bottom:426px;letter-spacing:-0.12px;}
#t1k_3957{left:177px;bottom:409px;letter-spacing:-0.1px;}
#t1l_3957{left:345px;bottom:426px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1m_3957{left:345px;bottom:405px;}
#t1n_3957{left:361px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1o_3957{left:361px;bottom:388px;letter-spacing:-0.11px;}
#t1p_3957{left:361px;bottom:371px;letter-spacing:-0.11px;}
#t1q_3957{left:345px;bottom:350px;}
#t1r_3957{left:361px;bottom:350px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_3957{left:361px;bottom:333px;letter-spacing:-0.11px;}
#t1t_3957{left:76px;bottom:309px;letter-spacing:-0.13px;}
#t1u_3957{left:177px;bottom:309px;letter-spacing:-0.13px;}
#t1v_3957{left:345px;bottom:309px;letter-spacing:-0.12px;}
#t1w_3957{left:76px;bottom:284px;letter-spacing:-0.14px;}
#t1x_3957{left:177px;bottom:284px;letter-spacing:-0.13px;}
#t1y_3957{left:345px;bottom:284px;letter-spacing:-0.12px;}
#t1z_3957{left:76px;bottom:260px;letter-spacing:-0.13px;}
#t20_3957{left:177px;bottom:260px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_3957{left:345px;bottom:260px;letter-spacing:-0.12px;}
#t22_3957{left:76px;bottom:235px;letter-spacing:-0.13px;}
#t23_3957{left:177px;bottom:235px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_3957{left:345px;bottom:235px;letter-spacing:-0.12px;}
#t25_3957{left:76px;bottom:211px;letter-spacing:-0.13px;}
#t26_3957{left:177px;bottom:211px;letter-spacing:-0.12px;}
#t27_3957{left:177px;bottom:194px;letter-spacing:-0.11px;}
#t28_3957{left:345px;bottom:211px;letter-spacing:-0.12px;}
#t29_3957{left:345px;bottom:194px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t2a_3957{left:76px;bottom:169px;letter-spacing:-0.12px;}
#t2b_3957{left:177px;bottom:169px;letter-spacing:-0.13px;}
#t2c_3957{left:345px;bottom:169px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_3957{left:76px;bottom:145px;letter-spacing:-0.14px;}
#t2e_3957{left:177px;bottom:145px;letter-spacing:-0.13px;}
#t2f_3957{left:345px;bottom:145px;letter-spacing:-0.11px;}
#t2g_3957{left:345px;bottom:128px;letter-spacing:-0.12px;}

.s1_3957{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3957{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3957{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3957{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3957{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3957{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3957{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3957{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3957{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3957{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3957{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3957" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3957Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3957" style="-webkit-user-select: none;"><object width="935" height="1210" data="3957/3957.svg" type="image/svg+xml" id="pdf3957" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3957" class="t s1_3957">Vol. 3C </span><span id="t2_3957" class="t s1_3957">25-21 </span>
<span id="t3_3957" class="t s2_3957">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3957" class="t s3_3957">25.6.26 </span><span id="t5_3957" class="t s3_3957">Fields Controlling Virtualization of the IA32_SPEC_CTRL MSR </span>
<span id="t6_3957" class="t s4_3957">On processors that support the 1-setting of the “virtualize IA32_SPEC_CTRL” VM-execution control, the VM-execu- </span>
<span id="t7_3957" class="t s4_3957">tion control fields include the following 64-bit fields: </span>
<span id="t8_3957" class="t s5_3957">• </span><span id="t9_3957" class="t s6_3957">IA32_SPEC_CTRL mask. </span><span id="ta_3957" class="t s4_3957">Setting a bit in this field prevents guest software from modifying the corresponding </span>
<span id="tb_3957" class="t s4_3957">bit in the IA32_SPEC_CTRL MSR. </span>
<span id="tc_3957" class="t s5_3957">• </span><span id="td_3957" class="t s6_3957">IA32_SPEC_CTRL shadow. </span><span id="te_3957" class="t s4_3957">This field contains the value that guest software expects to be in the </span>
<span id="tf_3957" class="t s4_3957">IA32_SPEC_CTRL MSR. </span>
<span id="tg_3957" class="t s4_3957">Section 26.3 discusses how these fields are used in VMX non-root operation. </span>
<span id="th_3957" class="t s7_3957">25.7 </span><span id="ti_3957" class="t s7_3957">VM-EXIT CONTROL FIELDS </span>
<span id="tj_3957" class="t s4_3957">The VM-exit control fields govern the behavior of VM exits. They are discussed in Section 25.7.1 and Section </span>
<span id="tk_3957" class="t s4_3957">25.7.2. </span>
<span id="tl_3957" class="t s3_3957">25.7.1 </span><span id="tm_3957" class="t s3_3957">VM-Exit Controls </span>
<span id="tn_3957" class="t s4_3957">The VM-exit controls constitute two vectors that govern the basic operation of VM exits. These are the </span><span id="to_3957" class="t s6_3957">primary </span>
<span id="tp_3957" class="t s6_3957">VM-exit controls </span><span id="tq_3957" class="t s4_3957">(32 bits) and the </span><span id="tr_3957" class="t s6_3957">secondary VM-exits controls </span><span id="ts_3957" class="t s4_3957">(64 bits). </span>
<span id="tt_3957" class="t s4_3957">Table 25-13 lists the primary VM-exit controls. See Chapter 28 for complete details of how these controls affect </span>
<span id="tu_3957" class="t s4_3957">VM exits. </span>
<span id="tv_3957" class="t s8_3957">Table 25-13. </span><span id="tw_3957" class="t s8_3957">Definitions of Primary VM-Exit Controls </span>
<span id="tx_3957" class="t s9_3957">Bit Position(s) </span><span id="ty_3957" class="t s9_3957">Name </span><span id="tz_3957" class="t s9_3957">Description </span>
<span id="t10_3957" class="t sa_3957">2 </span><span id="t11_3957" class="t sa_3957">Save debug controls </span><span id="t12_3957" class="t sa_3957">This control determines whether DR7 and the IA32_DEBUGCTL MSR are saved on </span>
<span id="t13_3957" class="t sa_3957">VM exit. </span>
<span id="t14_3957" class="t sa_3957">The first processors to support the virtual-machine extensions supported only the 1- </span>
<span id="t15_3957" class="t sa_3957">setting of this control. </span>
<span id="t16_3957" class="t sa_3957">9 </span><span id="t17_3957" class="t sa_3957">Host address-space size </span><span id="t18_3957" class="t sa_3957">On processors that support Intel 64 architecture, this control determines whether a </span>
<span id="t19_3957" class="t sa_3957">logical processor is in 64-bit mode after the next VM exit. Its value is loaded into CS.L, </span>
<span id="t1a_3957" class="t sa_3957">IA32_EFER.LME, and IA32_EFER.LMA on every VM exit. </span>
<span id="t1b_3957" class="t sb_3957">1 </span>
<span id="t1c_3957" class="t sa_3957">This control must be 0 on processors that do not support Intel 64 architecture. </span>
<span id="t1d_3957" class="t sa_3957">12 </span><span id="t1e_3957" class="t sa_3957">Load </span>
<span id="t1f_3957" class="t sa_3957">IA32_PERF_GLOBAL_CTRL </span>
<span id="t1g_3957" class="t sa_3957">This control determines whether the IA32_PERF_GLOBAL_CTRL MSR is loaded on </span>
<span id="t1h_3957" class="t sa_3957">VM exit. </span>
<span id="t1i_3957" class="t sa_3957">15 </span><span id="t1j_3957" class="t sa_3957">Acknowledge interrupt on </span>
<span id="t1k_3957" class="t sa_3957">exit </span>
<span id="t1l_3957" class="t sa_3957">This control affects VM exits due to external interrupts: </span>
<span id="t1m_3957" class="t sa_3957">• </span><span id="t1n_3957" class="t sa_3957">If such a VM exit occurs and this control is 1, the logical processor acknowledges the </span>
<span id="t1o_3957" class="t sa_3957">interrupt controller, acquiring the interrupt’s vector. The vector is stored in the </span>
<span id="t1p_3957" class="t sa_3957">VM-exit interruption-information field, which is marked valid. </span>
<span id="t1q_3957" class="t sa_3957">• </span><span id="t1r_3957" class="t sa_3957">If such a VM exit occurs and this control is 0, the interrupt is not acknowledged and </span>
<span id="t1s_3957" class="t sa_3957">the VM-exit interruption-information field is marked invalid. </span>
<span id="t1t_3957" class="t sa_3957">18 </span><span id="t1u_3957" class="t sa_3957">Save IA32_PAT </span><span id="t1v_3957" class="t sa_3957">This control determines whether the IA32_PAT MSR is saved on VM exit. </span>
<span id="t1w_3957" class="t sa_3957">19 </span><span id="t1x_3957" class="t sa_3957">Load IA32_PAT </span><span id="t1y_3957" class="t sa_3957">This control determines whether the IA32_PAT MSR is loaded on VM exit. </span>
<span id="t1z_3957" class="t sa_3957">20 </span><span id="t20_3957" class="t sa_3957">Save IA32_EFER </span><span id="t21_3957" class="t sa_3957">This control determines whether the IA32_EFER MSR is saved on VM exit. </span>
<span id="t22_3957" class="t sa_3957">21 </span><span id="t23_3957" class="t sa_3957">Load IA32_EFER </span><span id="t24_3957" class="t sa_3957">This control determines whether the IA32_EFER MSR is loaded on VM exit. </span>
<span id="t25_3957" class="t sa_3957">22 </span><span id="t26_3957" class="t sa_3957">Save VMX-preemption </span>
<span id="t27_3957" class="t sa_3957">timer value </span>
<span id="t28_3957" class="t sa_3957">This control determines whether the value of the VMX-preemption timer is saved on </span>
<span id="t29_3957" class="t sa_3957">VM exit. </span>
<span id="t2a_3957" class="t sa_3957">23 </span><span id="t2b_3957" class="t sa_3957">Clear IA32_BNDCFGS </span><span id="t2c_3957" class="t sa_3957">This control determines whether the IA32_BNDCFGS MSR is cleared on VM exit. </span>
<span id="t2d_3957" class="t sa_3957">24 </span><span id="t2e_3957" class="t sa_3957">Conceal VMX from PT </span><span id="t2f_3957" class="t sa_3957">If this control is 1, Intel Processor Trace does not produce a paging information packet </span>
<span id="t2g_3957" class="t sa_3957">(PIP) on a VM exit or a VMCS packet on an SMM VM exit (see Chapter 33). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
