- status: 0 - openlane design prep
  runtime_s: 1.35
  runtime_ts: 0h0m1s354ms
- status: 1 - synthesis - yosys
  runtime_s: 2.55
  runtime_ts: 0h0m2s552ms
- status: 2 - sta - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s615ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.46
  runtime_ts: 0h0m0s461ms
- status: 4 - ioplace - openroad
  runtime_s: 0.19
  runtime_ts: 0h0m0s192ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.18
  runtime_ts: 0h0m0s185ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.57
  runtime_ts: 0h0m0s574ms
- status: 7 - global placement - openroad
  runtime_s: 3.4
  runtime_ts: 0h0m3s403ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 1.17
  runtime_ts: 0h0m1s165ms
- status: 9 - write verilog - openroad
  runtime_s: 0.21
  runtime_ts: 0h0m0s211ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.24
  runtime_ts: 0h0m0s240ms
