% SPDX-FileCopyrightText: 2025 IObundle
%
% SPDX-License-Identifier: MIT

Py2HWSW is designed to do the following:
\begin{itemize}
    \item \textbf{Core Generation}: Generates Verilog cores from descriptions in Python or JSON dictionaries.

    \item \textbf{Framework Compatibility}: Integrates seamlessly with existing Verilog cores and frameworks.

    \item \textbf{High-Level Configuration}: Allows configuration of cores via high-level Python parameters.

    \item \textbf{Automated Resources}: Produces scripts and Makefiles for deployment in various FPGAs, simulators, and synthesis tools, along with documentation.

    \item \textbf{Readable Code}: Generates legible Verilog code with comments for better understanding and maintenance.

\end{itemize}
