<stg><name>top_kernel_Pipeline_VITIS_LOOP_192_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln192 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_2 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln192 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_199_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln193"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln192"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln192"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc.split:3 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:4 %zext_ln192 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_5_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_6_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_7_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_8_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_9_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_10_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_11_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_12_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_13_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_14_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_15_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %col_sums_16_addr = getelementptr i24 %col_sums_16, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_16_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %col_sums_17_addr = getelementptr i24 %col_sums_17, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_17_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %col_sums_18_addr = getelementptr i24 %col_sums_18, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_18_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %col_sums_19_addr = getelementptr i24 %col_sums_19, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_19_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %col_sums_20_addr = getelementptr i24 %col_sums_20, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_20_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %col_sums_21_addr = getelementptr i24 %col_sums_21, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_21_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %col_sums_22_addr = getelementptr i24 %col_sums_22, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_22_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %col_sums_23_addr = getelementptr i24 %col_sums_23, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_23_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %col_sums_24_addr = getelementptr i24 %col_sums_24, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_24_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %col_sums_25_addr = getelementptr i24 %col_sums_25, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_25_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %col_sums_26_addr = getelementptr i24 %col_sums_26, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_26_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:32 %col_sums_27_addr = getelementptr i24 %col_sums_27, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_27_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %col_sums_28_addr = getelementptr i24 %col_sums_28, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_28_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:34 %col_sums_29_addr = getelementptr i24 %col_sums_29, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_29_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %col_sums_30_addr = getelementptr i24 %col_sums_30, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_30_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:36 %col_sums_31_addr = getelementptr i24 %col_sums_31, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="col_sums_31_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:37 %store_ln195 = store i24 0, i1 %col_sums_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:38 %store_ln195 = store i24 0, i1 %col_sums_1_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:39 %store_ln195 = store i24 0, i1 %col_sums_2_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:40 %store_ln195 = store i24 0, i1 %col_sums_3_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:41 %store_ln195 = store i24 0, i1 %col_sums_4_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:42 %store_ln195 = store i24 0, i1 %col_sums_5_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:43 %store_ln195 = store i24 0, i1 %col_sums_6_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:44 %store_ln195 = store i24 0, i1 %col_sums_7_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:45 %store_ln195 = store i24 0, i1 %col_sums_8_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:46 %store_ln195 = store i24 0, i1 %col_sums_9_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:47 %store_ln195 = store i24 0, i1 %col_sums_10_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:48 %store_ln195 = store i24 0, i1 %col_sums_11_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:49 %store_ln195 = store i24 0, i1 %col_sums_12_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:50 %store_ln195 = store i24 0, i1 %col_sums_13_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:51 %store_ln195 = store i24 0, i1 %col_sums_14_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:52 %store_ln195 = store i24 0, i1 %col_sums_15_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:53 %store_ln195 = store i24 0, i1 %col_sums_16_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:54 %store_ln195 = store i24 0, i1 %col_sums_17_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:55 %store_ln195 = store i24 0, i1 %col_sums_18_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:56 %store_ln195 = store i24 0, i1 %col_sums_19_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:57 %store_ln195 = store i24 0, i1 %col_sums_20_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:58 %store_ln195 = store i24 0, i1 %col_sums_21_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:59 %store_ln195 = store i24 0, i1 %col_sums_22_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:60 %store_ln195 = store i24 0, i1 %col_sums_23_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:61 %store_ln195 = store i24 0, i1 %col_sums_24_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:62 %store_ln195 = store i24 0, i1 %col_sums_25_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:63 %store_ln195 = store i24 0, i1 %col_sums_26_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:64 %store_ln195 = store i24 0, i1 %col_sums_27_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:65 %store_ln195 = store i24 0, i1 %col_sums_28_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:66 %store_ln195 = store i24 0, i1 %col_sums_29_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:67 %store_ln195 = store i24 0, i1 %col_sums_30_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
for.inc.split:68 %store_ln195 = store i24 0, i1 %col_sums_31_addr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:69 %add_ln192 = add i7 %j_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:70 %store_ln192 = store i7 %add_ln192, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:71 %br_ln192 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
VITIS_LOOP_199_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
