// Seed: 2481716649
module module_0 ();
  wor id_1;
  assign module_1.type_1 = 0;
  reg id_2 = 1'b0;
  assign id_2 = id_2;
  logic [7:0] id_3;
  always @(negedge id_3[1]) begin : LABEL_0
    id_2 <= id_3[1] < id_1 - 1'b0;
  end
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    output wand id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign id_5 = id_7;
  id_9(
      .id_0(id_8),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7({1'd0, 1'h0}),
      .id_8(id_7)
  );
endmodule
