
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093602                       # Number of seconds simulated
sim_ticks                                 93602440000                       # Number of ticks simulated
final_tick                                93602440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 334815                       # Simulator instruction rate (inst/s)
host_op_rate                                   552387                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              700047202                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669888                       # Number of bytes of host memory used
host_seconds                                   133.71                       # Real time elapsed on the host
sim_insts                                    44767632                       # Number of instructions simulated
sim_ops                                      73858962                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1464640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1511744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1227712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1227712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            22885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             503235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15647455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16150690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        503235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           503235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13116239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13116239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13116239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            503235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15647455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29266929                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998405                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428557                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187204880                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767632                       # Number of instructions committed
system.cpu.committedOps                      73858962                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334971                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4314                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246122                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334971                       # number of integer instructions
system.cpu.num_fp_insts                          4314                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564345                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004195                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6414                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3205                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729385                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993581                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823172                       # number of memory refs
system.cpu.num_load_insts                    20998396                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187204880                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689981                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177077      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851906     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      684      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    135      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997424     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858962                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.986056                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            699.194041                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            746000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.986056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53684725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53684725                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20967024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20967024                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5809976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5809976                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26777000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26777000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26777000                       # number of overall hits
system.cpu.dcache.overall_hits::total        26777000                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        31381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31381                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14800                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14800                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        46181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        46181                       # number of overall misses
system.cpu.dcache.overall_misses::total         46181                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5796126500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5796126500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1481781500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1481781500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7277908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7277908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7277908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7277908000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823181                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823181                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001494                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002541                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001722                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001722                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 184701.778146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 184701.778146                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 100120.371622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100120.371622                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 157595.288105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 157595.288105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 157595.288105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 157595.288105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        34131                       # number of writebacks
system.cpu.dcache.writebacks::total             34131                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        31381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31381                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14800                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        46181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        46181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46181                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5764745500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5764745500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1466981500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1466981500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7231727000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7231727000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7231727000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7231727000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001722                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001722                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 183701.778146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 183701.778146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99120.371622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99120.371622                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 156595.288105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 156595.288105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 156595.288105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 156595.288105                       # average overall mshr miss latency
system.cpu.dcache.replacements                  37339                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.225217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428557                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78817.714854                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.225217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857868                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427803                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427803                       # number of overall hits
system.cpu.icache.overall_hits::total        59427803                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    120049000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120049000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    120049000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120049000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    120049000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120049000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428557                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 159216.180371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 159216.180371                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 159216.180371                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 159216.180371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 159216.180371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 159216.180371                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    119295000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119295000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    119295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    119295000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119295000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 158216.180371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 158216.180371                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 158216.180371                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 158216.180371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 158216.180371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 158216.180371                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.970718                       # Cycle average of tags in use
system.l2.tags.total_refs                       81544                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     64298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.268220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    423500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      648.441389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.426282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        372.103047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.633244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.363382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    740914                       # Number of tag accesses
system.l2.tags.data_accesses                   740914                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        34131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34131                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              304                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              7621                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7621                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           5819                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5819                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  5930                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5944                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data                 5930                       # number of overall hits
system.l2.overall_hits::total                    5944                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             197                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                197                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6871                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6871                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              740                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        25562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           25562                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 740                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               32433                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33173                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                740                       # number of overall misses
system.l2.overall_misses::cpu.data              32433                       # number of overall misses
system.l2.overall_misses::total                 33173                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1423381000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1423381000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    118125000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118125000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5703119500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5703119500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7126500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7244625500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118125000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7126500500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7244625500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        34131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34131                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          304                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          7818                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7818                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        31381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             38363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39117                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            38363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39117                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.025198                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.025198                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.984102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984102                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981432                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.814569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814569                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981432                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.845424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.848046                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981432                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.845424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.848046                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 207157.764518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 207157.764518                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 159628.378378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 159628.378378                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 223109.283311                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 223109.283311                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 159628.378378                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 219729.920143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 218389.217134                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 159628.378378                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 219729.920143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 218389.217134                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                29065                       # number of writebacks
system.l2.writebacks::total                     29065                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2836                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2836                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           197                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6871                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6871                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          740                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        25562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        25562                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          32433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         32433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33173                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      1674500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1674500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1409639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1409639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    116645000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    116645000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5651995500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5651995500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    116645000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7061634500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7178279500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    116645000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7061634500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7178279500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.025198                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.025198                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.984102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.814569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.845424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.848046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.845424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.848046                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data         8500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total         8500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 205157.764518                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 205157.764518                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 157628.378378                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 157628.378378                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 221109.283311                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 221109.283311                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 157628.378378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 217729.920143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216389.217134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 157628.378378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 217729.920143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216389.217134                       # average overall mshr miss latency
system.l2.replacements                          63274                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2043.680267                       # Cycle average of tags in use
system.l3.tags.total_refs                       64984                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     44587                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.457465                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1189.217864                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.021954                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        845.440449                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.580673                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.004405                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.412813                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997891                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1794                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    570971                       # Number of tag accesses
system.l3.tags.data_accesses                   570971                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        29065                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            29065                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data               197                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  197                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 62                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    62                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data           9486                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              9490                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                  9548                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9552                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    4                       # number of overall hits
system.l3.overall_hits::cpu.data                 9548                       # number of overall hits
system.l3.overall_hits::total                    9552                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6809                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6809                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        16076                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           16812                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               22885                       # number of demand (read+write) misses
system.l3.demand_misses::total                  23621                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data              22885                       # number of overall misses
system.l3.overall_misses::total                 23621                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1388685000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1388685000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    114403000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5523136500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5637539500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     114403000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6911821500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7026224500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    114403000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6911821500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7026224500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        29065                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        29065                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data           197                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6871                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6871                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          740                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        25562                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         26302                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               740                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             32433                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                33173                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              740                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            32433                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               33173                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990977                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990977                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.994595                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.628902                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.639191                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.994595                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.705608                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.712055                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.994595                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.705608                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.712055                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 203948.450580                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 203948.450580                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 155438.858696                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 343564.101767                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 335328.307162                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 155438.858696                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 302024.098755                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 297456.691080                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 155438.858696                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 302024.098755                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 297456.691080                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                19183                       # number of writebacks
system.l3.writebacks::total                     19183                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          814                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           814                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6809                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6809                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        16076                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        16812                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          22885                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             23621                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         22885                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            23621                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1354640000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1354640000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    110723000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5442756500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5553479500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    110723000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6797396500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6908119500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    110723000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6797396500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6908119500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990977                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990977                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.994595                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.628902                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.639191                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.994595                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.705608                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.712055                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.994595                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.705608                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.712055                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 198948.450580                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 198948.450580                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 150438.858696                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 338564.101767                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 330328.307162                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 150438.858696                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 297024.098755                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 292456.691080                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 150438.858696                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 297024.098755                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 292456.691080                       # average overall mshr miss latency
system.l3.replacements                          42539                       # number of replacements
system.membus.snoop_filter.tot_requests         46012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19183                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1745                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6809                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16812                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        68170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        68170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  68170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2739456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2739456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2739456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23621                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23621    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23621                       # Request fanout histogram
system.membus.reqLayer2.occupancy           122758000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          118118000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        84578                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        45461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          49015                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        49014                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59842                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7818                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       129701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                131513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4639616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4707328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           85699                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1860160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           132634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.369566                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.482705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83618     63.04%     63.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49015     36.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             132634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           76724000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61453500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        65798                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        32625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          22425                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        22425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93602440000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             26302                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        48248                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           26719                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             197                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            197                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6871                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6871                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        26302                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        99168                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3983232                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           42539                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1227712                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            75909                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.295420                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.456234                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  53484     70.46%     70.46% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  22425     29.54%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              75909                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           61964000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          49858000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
