$date
	Tue Jan 27 11:37:48 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 4 ! Y [3:0] $end
$var wire 4 " flags [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var integer 32 % j [31:0] $end
$var reg 4 & opcode [3:0] $end
$scope module my_alu $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 4 ) opcode [3:0] $end
$var reg 4 * Y [3:0] $end
$var reg 4 + flags [3:0] $end
$var reg 4 , tempA [3:0] $end
$var reg 4 - tempB [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#1
$dumpvars
b1001 -
b1 ,
b0 +
b1110 *
b0 )
b110 (
b1110 '
b0 &
b0 %
b110 $
b1110 #
b0 "
b1110 !
$end
#6
b10 "
b1111 *
b1111 !
b10 +
b1 &
b1 )
b1 %
#11
b0 "
b111 *
b111 !
b0 +
b10 &
b10 )
b10 %
#16
b1010 "
b101 *
b101 !
b1010 +
b11 &
b11 )
b11 %
#21
b1000 *
b1000 !
b0 +
b0 "
b100 &
b100 )
b100 %
#26
b1110 *
b1110 !
b0 +
b101 &
b101 )
b101 %
#31
b1000 *
b1000 !
b0 +
b110 &
b110 )
b110 %
#36
b1010 "
b1100 *
b1100 !
b1010 +
b111 &
b111 )
b111 %
#41
b1 *
b1 !
b0 +
b0 "
b1000 &
b1000 )
b1000 %
#46
b111 *
b111 !
b0 +
b1001 &
b1001 )
b1001 %
#51
b1000 *
b1000 !
b0 +
b1010 &
b1010 )
b1010 %
#56
b111 *
b111 !
b0 +
b1011 &
b1011 )
b1011 %
#61
b10 "
b1001 *
b1001 !
b10 +
b1100 &
b1100 )
b1100 %
#66
b0 "
b1 *
b1 !
b0 +
b1101 &
b1101 )
b1101 %
#71
b111 *
b111 !
b0 +
b1110 &
b1110 )
b1110 %
#76
b0 +
b110 -
b1000 ,
b0 &
b0 )
b1001 $
b1001 (
b111 #
b111 '
b0 %
#81
b1000 *
b1000 !
b0 +
b1 &
b1 )
b1 %
#86
b1000 "
b1 *
b1 !
b1000 +
b10 &
b10 )
b10 %
#91
b1000 +
b1000 "
b11 &
b11 )
b11 %
#96
b110 *
b110 !
b10 +
b10 "
b100 &
b100 )
b100 %
#101
b1111 *
b1111 !
b10 +
b101 &
b101 )
b101 %
#106
b0 "
b1110 *
b1110 !
b0 +
b110 &
b110 )
b110 %
#111
b0 +
b111 &
b111 )
b111 %
#116
b1000 *
b1000 !
b0 +
b1000 &
b1000 )
b1000 %
#121
b10 "
b11 *
b11 !
b10 +
b1001 &
b1001 )
b1001 %
#126
b1001 "
b1110 *
b1110 !
b1001 +
b1010 &
b1010 )
b1010 %
#131
b1101 *
b1101 !
b1000 +
b1000 "
b1011 &
b1011 )
b1011 %
#136
b1110 *
b1110 !
b0 +
b0 "
b1100 &
b1100 )
b1100 %
#141
b110 "
b0 *
b0 !
b110 +
b1101 &
b1101 )
b1101 %
#146
b0 "
b1 *
b1 !
b0 +
b1110 &
b1110 )
b1110 %
#151
b1111 %
