{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649667283096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649667283102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 16:54:42 2022 " "Processing started: Mon Apr 11 16:54:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649667283102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649667283102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sdram -c sdram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649667283102 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_8_1200mv_85c_slow.vo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_8_1200mv_85c_slow.vo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667283934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_8_1200mv_0c_slow.vo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_8_1200mv_0c_slow.vo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667284185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_min_1200mv_0c_fast.vo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_min_1200mv_0c_fast.vo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667284435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram.vo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram.vo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667284694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_8_1200mv_85c_v_slow.sdo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667284972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_8_1200mv_0c_v_slow.sdo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667285253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_min_1200mv_0c_v_fast.sdo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667285523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_v.sdo G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/ simulation " "Generated file sdram_v.sdo in folder \"G:/FPGA_learning/Library/SDRAM/quartusprj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649667285795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649667285953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 16:54:45 2022 " "Processing ended: Mon Apr 11 16:54:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649667285953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649667285953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649667285953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649667285953 ""}
