#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8b04532c80 .scope module, "sim" "sim" 2 2;
 .timescale -9 -12;
v0x7f8b04546f40_0 .net "EMPTY", 0 0, L_0x7f8b04547810;  1 drivers
v0x7f8b04546fe0_0 .net "EMPTY_G", 0 0, L_0x7f8b045480a0;  1 drivers
v0x7f8b045470c0_0 .net "FIFO_IN", 7 0, v0x7f8b04543ef0_0;  1 drivers
v0x7f8b04547150_0 .net "FIFO_OUT", 7 0, v0x7f8b04545c10_0;  1 drivers
v0x7f8b04547220_0 .net "FIFO_OUT_G", 7 0, v0x7f8b045448a0_0;  1 drivers
v0x7f8b04547330_0 .net "FULL", 0 0, L_0x7f8b045478b0;  1 drivers
v0x7f8b04547400_0 .net "FULL_G", 0 0, L_0x7f8b04547fb0;  1 drivers
v0x7f8b045474d0_0 .net "RD_EN", 0 0, v0x7f8b04543fb0_0;  1 drivers
v0x7f8b04547560_0 .net "RST_B", 0 0, v0x7f8b04544050_0;  1 drivers
v0x7f8b04547670_0 .var "SYSCLK", 0 0;
v0x7f8b04547780_0 .net "WR_EN", 0 0, v0x7f8b045441a0_0;  1 drivers
S_0x7f8b045009a0 .scope module, "FAKE_CPU" "FIFO_FAKE_CPU" 2 58, 3 1 0, S_0x7f8b04532c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SYSCLK"
    .port_info 1 /OUTPUT 1 "RST_B"
    .port_info 2 /OUTPUT 1 "WR_EN"
    .port_info 3 /OUTPUT 1 "RD_EN"
    .port_info 4 /OUTPUT 8 "FIFO_IN"
v0x7f8b04543ef0_0 .var "FIFO_IN", 7 0;
v0x7f8b04543fb0_0 .var "RD_EN", 0 0;
v0x7f8b04544050_0 .var "RST_B", 0 0;
v0x7f8b04544100_0 .net "SYSCLK", 0 0, v0x7f8b04547670_0;  1 drivers
v0x7f8b045441a0_0 .var "WR_EN", 0 0;
S_0x7f8b04503f80 .scope task, "FIFO_READ" "FIFO_READ" 3 77, 3 77 0, S_0x7f8b045009a0;
 .timescale -9 -12;
E_0x7f8b0452c8c0 .event posedge, v0x7f8b04544100_0;
TD_sim.FAKE_CPU.FIFO_READ ;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %end;
S_0x7f8b0450f190 .scope task, "FIFO_RST" "FIFO_RST" 3 20, 3 20 0, S_0x7f8b045009a0;
 .timescale -9 -12;
v0x7f8b0452ed30_0 .var "RST_TIME", 7 0;
TD_sim.FAKE_CPU.FIFO_RST ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04544050_0, 0, 1;
    %load/vec4 v0x7f8b0452ed30_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b04544050_0, 0, 1;
    %end;
S_0x7f8b045438a0 .scope task, "FIFO_WRITE" "FIFO_WRITE" 3 29, 3 29 0, S_0x7f8b045009a0;
 .timescale -9 -12;
v0x7f8b04543a70_0 .var "data0", 7 0;
v0x7f8b04543b20_0 .var "data1", 7 0;
v0x7f8b04543bd0_0 .var "data2", 7 0;
v0x7f8b04543c90_0 .var "data3", 7 0;
TD_sim.FAKE_CPU.FIFO_WRITE ;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %load/vec4 v0x7f8b04543a70_0;
    %store/vec4 v0x7f8b04543ef0_0, 0, 8;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %load/vec4 v0x7f8b04543b20_0;
    %store/vec4 v0x7f8b04543ef0_0, 0, 8;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %load/vec4 v0x7f8b04543bd0_0;
    %store/vec4 v0x7f8b04543ef0_0, 0, 8;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %load/vec4 v0x7f8b04543c90_0;
    %store/vec4 v0x7f8b04543ef0_0, 0, 8;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %delay 1000, 0;
    %wait E_0x7f8b0452c8c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8b04543ef0_0, 0, 8;
    %end;
S_0x7f8b04543d40 .scope task, "FIFO_initial" "FIFO_initial" 3 11, 3 11 0, S_0x7f8b045009a0;
 .timescale -9 -12;
TD_sim.FAKE_CPU.FIFO_initial ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04544050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b045441a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8b04543ef0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04543fb0_0, 0, 1;
    %end;
S_0x7f8b04544300 .scope module, "FIFO_GOLDEN" "FIFO_GOLDEN" 2 44, 4 1 0, S_0x7f8b04532c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SYSCLK"
    .port_info 1 /INPUT 1 "RST_B"
    .port_info 2 /INPUT 1 "WR_EN"
    .port_info 3 /INPUT 1 "RD_EN"
    .port_info 4 /INPUT 8 "FIFO_IN"
    .port_info 5 /OUTPUT 1 "EMPTY"
    .port_info 6 /OUTPUT 1 "FULL"
    .port_info 7 /OUTPUT 8 "FIFO_OUT"
P_0x7f8b045444b0 .param/l "DLY" 0 4 24, +C4<00000000000000000000000000000001>;
L_0x7f8b04547ec0 .functor XNOR 1, L_0x7f8b04547bf0, L_0x7f8b04547de0, C4<0>, C4<0>;
L_0x7f8b04547fb0 .functor AND 1, L_0x7f8b04547ad0, L_0x7f8b04547ec0, C4<1>, C4<1>;
v0x7f8b04544780_0 .net "EMPTY", 0 0, L_0x7f8b045480a0;  alias, 1 drivers
v0x7f8b04544810_0 .net "FIFO_IN", 7 0, v0x7f8b04543ef0_0;  alias, 1 drivers
v0x7f8b045448a0_0 .var "FIFO_OUT", 7 0;
v0x7f8b04544930_0 .net "FULL", 0 0, L_0x7f8b04547fb0;  alias, 1 drivers
v0x7f8b045449c0_0 .var "R0", 7 0;
v0x7f8b04544ab0_0 .var "R1", 7 0;
v0x7f8b04544b60_0 .var "R2", 7 0;
v0x7f8b04544c10_0 .var "R3", 7 0;
v0x7f8b04544cc0_0 .net "RD_EN", 0 0, v0x7f8b04543fb0_0;  alias, 1 drivers
v0x7f8b04544dd0_0 .var "RD_PTR", 2 0;
v0x7f8b04544e60_0 .var "RD_PTR_N", 3 0;
v0x7f8b04544ef0_0 .net "RST_B", 0 0, v0x7f8b04544050_0;  alias, 1 drivers
v0x7f8b04544fa0_0 .net "SYSCLK", 0 0, v0x7f8b04547670_0;  alias, 1 drivers
v0x7f8b04545050_0 .net "WR_EN", 0 0, v0x7f8b045441a0_0;  alias, 1 drivers
v0x7f8b04545100_0 .var "WR_PTR", 2 0;
v0x7f8b04545190_0 .var "WR_PTR_N", 3 0;
v0x7f8b04545220_0 .net *"_s1", 1 0, L_0x7f8b04547990;  1 drivers
v0x7f8b045453d0_0 .net *"_s11", 0 0, L_0x7f8b04547de0;  1 drivers
v0x7f8b04545470_0 .net *"_s12", 0 0, L_0x7f8b04547ec0;  1 drivers
v0x7f8b04545510_0 .net *"_s3", 1 0, L_0x7f8b04547a30;  1 drivers
v0x7f8b045455c0_0 .net *"_s4", 0 0, L_0x7f8b04547ad0;  1 drivers
v0x7f8b04545660_0 .net *"_s7", 0 0, L_0x7f8b04547bf0;  1 drivers
v0x7f8b04545710_0 .net *"_s9", 0 0, L_0x7f8b04547cd0;  1 drivers
E_0x7f8b045446b0/0 .event negedge, v0x7f8b04544050_0;
E_0x7f8b045446b0/1 .event posedge, v0x7f8b04544100_0;
E_0x7f8b045446b0 .event/or E_0x7f8b045446b0/0, E_0x7f8b045446b0/1;
E_0x7f8b045446e0 .event edge, v0x7f8b04543fb0_0, v0x7f8b04544780_0, v0x7f8b04544dd0_0;
E_0x7f8b04544730 .event edge, v0x7f8b045441a0_0, v0x7f8b04544930_0, v0x7f8b04545100_0;
L_0x7f8b04547990 .part v0x7f8b04545100_0, 0, 2;
L_0x7f8b04547a30 .part v0x7f8b04544dd0_0, 0, 2;
L_0x7f8b04547ad0 .cmp/eq 2, L_0x7f8b04547990, L_0x7f8b04547a30;
L_0x7f8b04547bf0 .part v0x7f8b04545100_0, 2, 1;
L_0x7f8b04547cd0 .part v0x7f8b04544dd0_0, 2, 1;
L_0x7f8b04547de0 .reduce/nor L_0x7f8b04547cd0;
L_0x7f8b045480a0 .cmp/eq 3, v0x7f8b04545100_0, v0x7f8b04544dd0_0;
S_0x7f8b04545880 .scope module, "FIFO_fjl" "FIFO_fjl" 2 30, 5 1 0, S_0x7f8b04532c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SYSCLK"
    .port_info 1 /INPUT 1 "RST_B"
    .port_info 2 /INPUT 1 "WR_EN"
    .port_info 3 /INPUT 1 "RD_EN"
    .port_info 4 /INPUT 8 "FIFO_IN"
    .port_info 5 /OUTPUT 8 "FIFO_OUT"
    .port_info 6 /OUTPUT 1 "EMPTY"
    .port_info 7 /OUTPUT 1 "FULL"
v0x7f8b04545aa0_0 .net "EMPTY", 0 0, L_0x7f8b04547810;  alias, 1 drivers
v0x7f8b04545b30_0 .net "FIFO_IN", 7 0, v0x7f8b04543ef0_0;  alias, 1 drivers
v0x7f8b04545c10_0 .var "FIFO_OUT", 7 0;
v0x7f8b04545cb0_0 .net "FULL", 0 0, L_0x7f8b045478b0;  alias, 1 drivers
v0x7f8b04545d50_0 .net "RD_EN", 0 0, v0x7f8b04543fb0_0;  alias, 1 drivers
v0x7f8b04545e60_0 .net "RST_B", 0 0, v0x7f8b04544050_0;  alias, 1 drivers
v0x7f8b04545f30_0 .net "SYSCLK", 0 0, v0x7f8b04547670_0;  alias, 1 drivers
v0x7f8b04545fc0_0 .net "WR_EN", 0 0, v0x7f8b045441a0_0;  alias, 1 drivers
L_0x10d3df008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8b04546090_0 .net/2u *"_s0", 1 0, L_0x10d3df008;  1 drivers
L_0x10d3df050 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f8b045461a0_0 .net/2u *"_s4", 1 0, L_0x10d3df050;  1 drivers
v0x7f8b04546230_0 .var "cnt", 1 0;
v0x7f8b045462c0 .array "stack", 0 3, 7 0;
L_0x7f8b04547810 .cmp/eq 2, v0x7f8b04546230_0, L_0x10d3df008;
L_0x7f8b045478b0 .cmp/eq 2, v0x7f8b04546230_0, L_0x10d3df050;
S_0x7f8b045463e0 .scope module, "MONITOR" "FIFO_MONITOR" 2 68, 6 2 0, S_0x7f8b04532c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SYSCLK"
    .port_info 1 /INPUT 8 "FIFO_OUT"
    .port_info 2 /INPUT 1 "EMPTY"
    .port_info 3 /INPUT 1 "FULL"
    .port_info 4 /INPUT 8 "FIFO_OUT_G"
    .port_info 5 /INPUT 1 "EMPTY_G"
    .port_info 6 /INPUT 1 "FULL_G"
L_0x7f8b04548560 .functor XOR 10, L_0x7f8b04548220, L_0x7f8b045483c0, C4<0000000000>, C4<0000000000>;
v0x7f8b04546640_0 .net "EMPTY", 0 0, L_0x7f8b04547810;  alias, 1 drivers
v0x7f8b04546700_0 .net "EMPTY_G", 0 0, L_0x7f8b045480a0;  alias, 1 drivers
v0x7f8b045467b0_0 .net "FIFO_OUT", 7 0, v0x7f8b04545c10_0;  alias, 1 drivers
v0x7f8b04546880_0 .net "FIFO_OUT_G", 7 0, v0x7f8b045448a0_0;  alias, 1 drivers
v0x7f8b04546930_0 .net "FULL", 0 0, L_0x7f8b045478b0;  alias, 1 drivers
v0x7f8b04546a00_0 .net "FULL_G", 0 0, L_0x7f8b04547fb0;  alias, 1 drivers
v0x7f8b04546ab0_0 .net "SYSCLK", 0 0, v0x7f8b04547670_0;  alias, 1 drivers
v0x7f8b04546b40_0 .net *"_s2", 9 0, L_0x7f8b04548220;  1 drivers
v0x7f8b04546bd0_0 .net *"_s4", 9 0, L_0x7f8b045483c0;  1 drivers
v0x7f8b04546ce0_0 .net "error", 0 0, L_0x7f8b04548180;  1 drivers
v0x7f8b04546d70_0 .var "error_count", 7 0;
v0x7f8b04546e20_0 .net "error_flag", 9 0, L_0x7f8b04548560;  1 drivers
L_0x7f8b04548180 .reduce/or v0x7f8b04546d70_0;
L_0x7f8b04548220 .concat [ 1 1 8 0], L_0x7f8b045478b0, L_0x7f8b04547810, v0x7f8b04545c10_0;
L_0x7f8b045483c0 .concat [ 1 1 8 0], L_0x7f8b04547fb0, L_0x7f8b045480a0, v0x7f8b045448a0_0;
S_0x7f8b04532110 .scope module, "testcase" "testcase" 7 5;
 .timescale -9 -12;
    .scope S_0x7f8b04545880;
T_4 ;
    %wait E_0x7f8b045446b0;
    %load/vec4 v0x7f8b04545e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b04545c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8b04546230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8b04545fc0_0;
    %load/vec4 v0x7f8b04545cb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f8b04545b30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b04545c10_0, 0;
    %load/vec4 v0x7f8b04546230_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7f8b04546230_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f8b04545d50_0;
    %load/vec4 v0x7f8b04545aa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %assign/vec4 v0x7f8b04545c10_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8b045462c0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8b045462c0, 0, 4;
    %load/vec4 v0x7f8b04546230_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7f8b04546230_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b04545c10_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8b04544300;
T_5 ;
    %wait E_0x7f8b045446b0;
    %load/vec4 v0x7f8b04544ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8b04545100_0, 1000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8b04545190_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x7f8b04545100_0, 1000;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8b04544300;
T_6 ;
    %wait E_0x7f8b04544730;
    %load/vec4 v0x7f8b04545050_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8b04544930_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f8b04545100_0;
    %pad/u 4;
    %addi 1, 0, 4;
    %store/vec4 v0x7f8b04545190_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f8b04545100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8b04545190_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8b04544300;
T_7 ;
    %wait E_0x7f8b045446b0;
    %load/vec4 v0x7f8b04544ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b045449c0_0, 1000;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b04544ab0_0, 1000;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b04544b60_0, 1000;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b04544c10_0, 1000;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f8b04545050_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8b04544930_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f8b04545100_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x7f8b04544810_0;
    %assign/vec4 v0x7f8b045449c0_0, 1000;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x7f8b04544810_0;
    %assign/vec4 v0x7f8b04544ab0_0, 1000;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x7f8b04544810_0;
    %assign/vec4 v0x7f8b04544b60_0, 1000;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x7f8b04544810_0;
    %assign/vec4 v0x7f8b04544c10_0, 1000;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8b04544300;
T_8 ;
    %wait E_0x7f8b045446b0;
    %load/vec4 v0x7f8b04544ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8b04544dd0_0, 1000;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f8b04544e60_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x7f8b04544dd0_0, 1000;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8b04544300;
T_9 ;
    %wait E_0x7f8b045446e0;
    %load/vec4 v0x7f8b04544cc0_0;
    %load/vec4 v0x7f8b04544780_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f8b04544dd0_0;
    %pad/u 4;
    %addi 1, 0, 4;
    %store/vec4 v0x7f8b04544e60_0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f8b04544dd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8b04544e60_0, 0, 4;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f8b04544300;
T_10 ;
    %wait E_0x7f8b045446b0;
    %load/vec4 v0x7f8b04544ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8b045448a0_0, 1000;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8b04544cc0_0;
    %load/vec4 v0x7f8b04544780_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f8b04544dd0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x7f8b045449c0_0;
    %assign/vec4 v0x7f8b045448a0_0, 1000;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x7f8b04544ab0_0;
    %assign/vec4 v0x7f8b045448a0_0, 1000;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x7f8b04544b60_0;
    %assign/vec4 v0x7f8b045448a0_0, 1000;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x7f8b04544c10_0;
    %assign/vec4 v0x7f8b045448a0_0, 1000;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8b045463e0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8b04546d70_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x7f8b045463e0;
T_12 ;
    %wait E_0x7f8b0452c8c0;
    %load/vec4 v0x7f8b04546e20_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 6 27 "$display", "error occured at %4t", $time {0 0 0};
    %load/vec4 v0x7f8b04546d70_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f8b04546d70_0, 0, 8;
    %vpi_call 6 30 "$display", "-----error = %2d", v0x7f8b04546d70_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f8b04532c80;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b04547670_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f8b04547670_0;
    %inv;
    %store/vec4 v0x7f8b04547670_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x7f8b04532c80;
T_14 ;
    %vpi_call 2 81 "$dumpfile", "./waveform/FIFO_SIM.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8b04532c80 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7f8b04532110;
T_15 ;
    %vpi_call 7 12 "$display", "--------simulation start---------" {0 0 0};
    %fork TD_sim.FAKE_CPU.FIFO_initial, S_0x7f8b04543d40;
    %join;
    %vpi_call 7 14 "$monitor", "at time %4t, FIFI_initial done", $time {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x7f8b0452ed30_0, 0, 8;
    %fork TD_sim.FAKE_CPU.FIFO_RST, S_0x7f8b0450f190;
    %join;
    %vpi_call 7 18 "$monitor", "at time %4t, reset done", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f8b04543a70_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f8b04543b20_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f8b04543bd0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7f8b04543c90_0, 0, 8;
    %fork TD_sim.FAKE_CPU.FIFO_WRITE, S_0x7f8b045438a0;
    %join;
    %delay 100000, 0;
    %vpi_call 7 23 "$monitor", "at time %4t, FIFO_WRITE done", $time {0 0 0};
    %fork TD_sim.FAKE_CPU.FIFO_READ, S_0x7f8b04503f80;
    %join;
    %delay 100000, 0;
    %vpi_call 7 27 "$monitor", "at time %4t, FIFO_READ done", $time {0 0 0};
    %delay 30000, 0;
    %load/vec4 v0x7f8b04546ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 7 33 "$display", "-----errors occured-----" {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 7 35 "$display", "-----test passed-----" {0 0 0};
T_15.1 ;
    %vpi_call 7 39 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "sim.v";
    "./model/FIFO_FAKE_CPU.v";
    "./golden/FIFO_GOLDEN.v";
    "../sourcecode/FIFO_fjl.v";
    "./model/FIFO_MONITOR.v";
    "./tsk/testcase.v";
