# 5-Stage-Pipelined-MIPS-Processor

This project is a fully functional 5-stage pipelined MIPS processor implemented in **Verilog HDL**, designed to simulate instruction-level parallelism using classical RISC pipeline architecture.

## ğŸ“ Project Structure
â”œâ”€â”€ README.md # Project documentation

â”œâ”€â”€ mips_cpu.v # Top-level module

â”œâ”€â”€ alu.v # ALU implementation

â”œâ”€â”€ alu_control.v # ALU control logic

â”œâ”€â”€ adder.v # Simple adder for PC + 4

â”œâ”€â”€ control.v # Main control unit

â”œâ”€â”€ data_mem.v # Data memory module

â”œâ”€â”€ forwarding_unit.v # Forwarding logic

â”œâ”€â”€ hazard_unit.v # Hazard detection logic

â”œâ”€â”€ id_ex.v # ID/EX pipeline register

â”œâ”€â”€ if_id.v # IF/ID pipeline register

â”œâ”€â”€ ex_mem.v # EX/MEM pipeline register

â”œâ”€â”€ mem_wb.v # MEM/WB pipeline register

â”œâ”€â”€ instr_mem.v # Instruction memory

â”œâ”€â”€ reg_file.v # Register file

â”œâ”€â”€ pc.v # Program counter

â”œâ”€â”€ sign_extend.v # Sign extension unit


ğŸ§  Features
âœ… 5-stage pipeline: IF, ID, EX, MEM, WB
âœ… Modular design using Verilog HDL
âœ… Support for key MIPS instructions:
Arithmetic: add, sub
Load/Store: lw, sw
Branch: beq
âœ… Implements:
Hazard detection unit (for load-use hazards)
Forwarding unit (for data dependencies)
Pipeline registers (IF/ID, ID/EX, EX/MEM, MEM/WB)
âœ… Verified using testbenches and waveform simulation in Vivado or ModelSim

ModelSim

ğŸ“Œ ISA Subset Supported
Instruction Type	Instructions
R-type	add, sub
I-type	addi, lw, sw, beq

âš ï¸ Logical (and, or, etc.) and jump instructions (j, jr) are not yet implemented.

.

ğŸ›  Future Work
1.Add basic exception handling (syscall, overflow detection)
2.Synthesize to FPGA (e.g., Basys 3)
3.Expand the instruction set



