Date: 20th November 2024
Date Modified: 20th November 2024
File Folder: Notes
## Publication Information

**Database:** IEEE Xplore

**DOI**: https://ieeexplore.ieee.org/document/10411404

**Authors**: Marco Siracusa, Victor Soria-Pardos, Francesco Sgherzi, Joshua Randall, Douglas J. Joseph, Miquel Moreto Planas, Adria Armejach

**Publication Year**: 2023

**Country of Study**: Spain & USA

**Tags**: #tpu #general-purpose #dataflow_accelerator #parallel_tensor_traversal #tensor_merging #sparse_tensor_algebra #vectorization

```ad-abstract
title: Abstract
collapse: open
This paper proposes the Tensor Marshaling Unit (TMU), a near- core programmable dataflow engine for multicore architectures that accelerates tensor traversals and merging, the most critical op- erations of sparse tensor workloads running on today’s computing infrastructures. The TMU leverages a novel multi-lane design that enables parallel tensor loading and merging, which naturally pro- duces vector operands that are marshaled into the core for efficient SIMD computation. The TMU supports all the necessary primitives to be tensor-format and tensor-algebra complete. We evaluate the TMU on a simulated multicore system using a broad set of ten- sor algebra workloads, achieving 3.6×, 2.8×, and 4.9× speedups over memory-intensive, compute-intensive, and merge-intensive vectorized software implementations, respectively.
```

**Used in…**: General-Purpose &  Current Market/Adoption

**Embed to Paper**: ![[A_Tensor_Marshaling_Unit_for_Sparse_Tensor_Algebra_on_General-Purpose_Processors.pdf]]

## Summary

### Introduction

#### Motivation

#### Challenge

#### Background

### Objective of Research

### Methodology

### Pros/Cons

#### Benefits

#### Disadvantages

### Conclusion

#### Results/Findings

#### Closing Remarks

### Future Works

### Discussion

