
*** Running vivado
    with args -log exam2_B.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source exam2_B.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source exam2_B.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/清大/大二/硬體設計與實驗/2022 exam2/13739/13739/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top exam2_B -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28512 
WARNING: [Synth 8-6901] identifier 'INIT' is used before its declaration [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:35]
WARNING: [Synth 8-6901] identifier 'set_password' is used before its declaration [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:115]
WARNING: [Synth 8-6901] identifier 'guess_password' is used before its declaration [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:115]
WARNING: [Synth 8-6901] identifier 'set_password' is used before its declaration [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:118]
WARNING: [Synth 8-6901] identifier 'guess_password' is used before its declaration [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:118]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 782.406 ; gain = 237.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exam2_B' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:5]
	Parameter KEY_CODES bound to: 90'b001110000001101001001110010001111010001101011001110011001110100001101100001110101001111101 
	Parameter INIT bound to: 2'b00 
	Parameter SET bound to: 2'b01 
	Parameter GUESS bound to: 2'b10 
	Parameter CHECK bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:469]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/user/2022 exam2/2022 exam2.runs/synth_1/.Xil/Vivado-23800-LAPTOP-FQ5SKUKF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (1#1) [C:/Users/user/2022 exam2/2022 exam2.runs/synth_1/.Xil/Vivado-23800-LAPTOP-FQ5SKUKF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:394]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (2#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:394]
INFO: [Synth 8-226] default block is never used [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:532]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (3#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:469]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:362]
	Parameter n bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (4#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:362]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:362]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (4#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:362]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:413]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (5#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:413]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:378]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (6#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:378]
INFO: [Synth 8-226] default block is never used [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:89]
INFO: [Synth 8-226] default block is never used [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:232]
INFO: [Synth 8-226] default block is never used [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:253]
WARNING: [Synth 8-5788] Register task_finish_reg in module exam2_B is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:174]
WARNING: [Synth 8-5788] Register set_password_reg in module exam2_B is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:185]
WARNING: [Synth 8-5788] Register guess_password_reg in module exam2_B is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:200]
INFO: [Synth 8-6155] done synthesizing module 'exam2_B' (7#1) [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 834.055 ; gain = 289.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.055 ; gain = 289.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.055 ; gain = 289.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 834.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kd/inst'
Finished Parsing XDC File [c:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'kd/inst'
Parsing XDC File [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc:119]
Finished Parsing XDC File [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/exam2_B_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/A/exam2_A.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exam2_B_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exam2_B_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/B/exam2_B.xdc]
Finished Parsing XDC File [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/B/exam2_B.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/2022 exam2/2022 exam2.srcs/constrs_1/imports/B/exam2_B.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exam2_B_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exam2_B_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 942.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 942.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 942.781 ; gain = 398.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 942.781 ; gain = 398.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {c:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {c:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {c:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {c:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for kd/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 942.781 ; gain = 398.195
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'DIGIT_reg' in module 'seven_segment'
INFO: [Synth 8-5544] ROM "DIGIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_num" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'd0_reg' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'd1_reg' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'd2_reg' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'd3_reg' [C:/Users/user/2022 exam2/2022 exam2.srcs/sources_1/imports/B/exam2_B.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 942.781 ; gain = 398.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 20    
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module exam2_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 20    
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module seven_segment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "key_num" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'guess_password_reg[15]' (FDE) to 'guess_password_reg[16]'
INFO: [Synth 8-3886] merging instance 'set_password_reg[15]' (FDE) to 'set_password_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\guess_password_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\set_password_reg[16] )
INFO: [Synth 8-3886] merging instance 'led_reg[0]' (FDC) to 'led_reg[1]'
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (FDC) to 'led_reg[2]'
INFO: [Synth 8-3886] merging instance 'led_reg[2]' (FDC) to 'led_reg[3]'
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (FDC) to 'led_reg[5]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (FDC) to 'led_reg[6]'
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (FDC) to 'led_reg[7]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDC) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (FDC) to 'led_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FDC) to 'led_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FDP) to 'led_reg[13]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (FDP) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'led_reg[14]' (FDP) to 'led_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 947.762 ; gain = 403.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 947.762 ; gain = 403.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:01:06 . Memory (MB): peak = 1238.148 ; gain = 693.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:01:08 . Memory (MB): peak = 1238.148 ; gain = 693.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    49|
|4     |LUT1           |    18|
|5     |LUT2           |    35|
|6     |LUT3           |    23|
|7     |LUT4           |   593|
|8     |LUT5           |    76|
|9     |LUT6           |   205|
|10    |MUXF7          |    76|
|11    |MUXF8          |    36|
|12    |FDCE           |   571|
|13    |FDPE           |     1|
|14    |FDRE           |    96|
|15    |LD             |    16|
|16    |IBUF           |     3|
|17    |OBUF           |    27|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              |  1838|
|2     |  nolabel_line53 |clock_divider                 |    20|
|3     |  nolabel_line54 |clock_divider__parameterized0 |    33|
|4     |  db1            |debounce                      |     6|
|5     |  db12           |one_pulse                     |     5|
|6     |  db2            |debounce_0                    |     6|
|7     |  db22           |one_pulse_1                   |     5|
|8     |  kd             |KeyboardDecoder               |  1574|
|9     |    op           |one_pulse_2                   |     4|
|10    |  sg             |seven_segment                 |    28|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1238.730 ; gain = 694.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:01:10 . Memory (MB): peak = 1238.730 ; gain = 585.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1238.730 ; gain = 694.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1238.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'exam2_B' is not ideal for floorplanning, since the cellview 'KeyboardDecoder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1238.730 ; gain = 941.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/2022 exam2/2022 exam2.runs/synth_1/exam2_B.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exam2_B_utilization_synth.rpt -pb exam2_B_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 16:03:50 2023...
