// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_pp1_stage0 = 12'd1024;
parameter    ap_ST_fsm_state16 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] kernel_data_V_1_8;
reg   [15:0] kernel_data_V_1_9;
reg   [15:0] kernel_data_V_1_10;
reg   [15:0] kernel_data_V_1_11;
reg   [15:0] kernel_data_V_1_20;
reg   [15:0] kernel_data_V_1_21;
reg   [15:0] kernel_data_V_1_22;
reg   [15:0] kernel_data_V_1_23;
reg   [15:0] kernel_data_V_1_32;
reg   [15:0] kernel_data_V_1_33;
reg   [15:0] kernel_data_V_1_34;
reg   [15:0] kernel_data_V_1_35;
reg   [15:0] kernel_data_V_1_4;
reg   [15:0] kernel_data_V_1_5;
reg   [15:0] kernel_data_V_1_6;
reg   [15:0] kernel_data_V_1_7;
reg   [15:0] kernel_data_V_1_16;
reg   [15:0] kernel_data_V_1_17;
reg   [15:0] kernel_data_V_1_18;
reg   [15:0] kernel_data_V_1_19;
reg   [15:0] kernel_data_V_1_28;
reg   [15:0] kernel_data_V_1_29;
reg   [15:0] kernel_data_V_1_30;
reg   [15:0] kernel_data_V_1_31;
reg   [31:0] sX_2;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
wire   [1:0] w5_V_address0;
reg    w5_V_ce0;
wire   [1146:0] w5_V_q0;
reg   [15:0] kernel_data_V_1_24;
reg   [15:0] kernel_data_V_1_25;
reg   [15:0] kernel_data_V_1_26;
reg   [15:0] kernel_data_V_1_27;
reg   [15:0] kernel_data_V_1_12;
reg   [15:0] kernel_data_V_1_13;
reg   [15:0] kernel_data_V_1_14;
reg   [15:0] kernel_data_V_1_15;
reg   [15:0] kernel_data_V_1_0;
reg   [15:0] kernel_data_V_1_1;
reg   [15:0] kernel_data_V_1_2;
reg   [15:0] kernel_data_V_1_3;
reg    line_buffer_Array_V_1_0_0_ce0;
reg    line_buffer_Array_V_1_0_0_we0;
wire   [15:0] line_buffer_Array_V_1_0_0_q0;
reg    line_buffer_Array_V_1_0_1_ce0;
reg    line_buffer_Array_V_1_0_1_we0;
wire   [15:0] line_buffer_Array_V_1_0_1_q0;
reg    line_buffer_Array_V_1_0_2_ce0;
reg    line_buffer_Array_V_1_0_2_we0;
wire   [15:0] line_buffer_Array_V_1_0_2_q0;
reg    line_buffer_Array_V_1_0_3_ce0;
reg    line_buffer_Array_V_1_0_3_we0;
wire   [15:0] line_buffer_Array_V_1_0_3_q0;
reg    line_buffer_Array_V_1_1_0_ce0;
reg    line_buffer_Array_V_1_1_0_we0;
wire   [15:0] line_buffer_Array_V_1_1_0_q0;
reg    line_buffer_Array_V_1_1_1_ce0;
reg    line_buffer_Array_V_1_1_1_we0;
wire   [15:0] line_buffer_Array_V_1_1_1_q0;
reg    line_buffer_Array_V_1_1_2_ce0;
reg    line_buffer_Array_V_1_1_2_we0;
wire   [15:0] line_buffer_Array_V_1_1_2_q0;
reg    line_buffer_Array_V_1_1_3_ce0;
reg    line_buffer_Array_V_1_1_3_we0;
wire   [15:0] line_buffer_Array_V_1_1_3_q0;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state16;
reg   [0:0] and_ln289_2_reg_6900;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg   [1:0] w_index132_reg_866;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state11_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state13_pp1_stage0_iter2;
wire    ap_block_state14_pp1_stage0_iter3;
wire    ap_block_state15_pp1_stage0_iter4;
wire    ap_block_pp1_stage0_11001;
reg   [15:0] tmp_data_0_V_7130_reg_1814;
reg   [15:0] tmp_data_1_V_7128_reg_1825;
reg   [15:0] tmp_data_2_V_7126_reg_1836;
reg   [15:0] tmp_data_3_V_7124_reg_1847;
reg   [15:0] tmp_data_4_V_5122_reg_1858;
reg   [15:0] tmp_data_5_V_5120_reg_1869;
reg   [15:0] tmp_data_6_V_5118_reg_1880;
reg   [15:0] tmp_data_7_V_5116_reg_1891;
reg   [15:0] tmp_data_0_V_reg_6678;
wire    io_acc_block_signal_op43;
reg   [15:0] tmp_data_1_V_reg_6684;
reg   [15:0] tmp_data_2_V_reg_6690;
reg   [15:0] tmp_data_3_V_reg_6696;
wire   [5:0] add_ln79_fu_2024_p2;
reg   [5:0] add_ln79_reg_6702;
wire   [0:0] icmp_ln241_fu_2030_p2;
wire    ap_CS_fsm_state3;
wire   [2:0] i_ic_fu_2036_p2;
reg   [2:0] i_ic_reg_6711;
wire   [1:0] trunc_ln246_fu_2042_p1;
reg   [1:0] trunc_ln246_reg_6716;
reg   [15:0] kernel_data_V_1_8_load_reg_6740;
reg   [15:0] kernel_data_V_1_9_load_reg_6745;
reg   [15:0] kernel_data_V_1_10_load_reg_6750;
reg   [15:0] kernel_data_V_1_11_load_reg_6755;
reg   [15:0] kernel_data_V_1_20_load_reg_6760;
reg   [15:0] kernel_data_V_1_21_load_reg_6765;
reg   [15:0] kernel_data_V_1_22_load_reg_6770;
reg   [15:0] kernel_data_V_1_23_load_reg_6775;
reg   [15:0] kernel_data_V_1_32_load_reg_6780;
reg   [15:0] kernel_data_V_1_33_load_reg_6785;
reg   [15:0] kernel_data_V_1_34_load_reg_6790;
reg   [15:0] kernel_data_V_1_35_load_reg_6795;
wire    ap_CS_fsm_state4;
wire   [1:0] i_iw_fu_2182_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] add_ln213_fu_2476_p2;
wire    ap_CS_fsm_state8;
wire   [2:0] add_ln213_1_fu_2542_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln213_2_fu_2602_p2;
wire    ap_CS_fsm_state10;
wire   [2:0] add_ln213_2_fu_2608_p2;
reg   [31:0] sX_2_load_reg_6868;
wire   [0:0] icmp_ln289_fu_2664_p2;
reg   [0:0] icmp_ln289_reg_6873;
reg   [31:0] sY_2_load_reg_6878;
wire   [0:0] icmp_ln289_1_fu_2674_p2;
reg   [0:0] icmp_ln289_1_reg_6883;
reg   [31:0] pY_2_load_reg_6888;
reg   [31:0] pX_2_load_reg_6894;
wire   [0:0] and_ln289_2_fu_2732_p2;
wire   [1:0] w_index_fu_2742_p2;
reg   [1:0] w_index_reg_6904;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] or_ln_fu_2753_p3;
reg   [5:0] or_ln_reg_6914;
wire   [0:0] icmp_ln43_fu_2761_p2;
reg   [0:0] icmp_ln43_reg_6918;
reg   [0:0] icmp_ln43_reg_6918_pp1_iter1_reg;
reg   [0:0] icmp_ln43_reg_6918_pp1_iter2_reg;
reg   [0:0] icmp_ln43_reg_6918_pp1_iter3_reg;
wire   [15:0] trunc_ln56_fu_2783_p1;
reg  signed [15:0] trunc_ln56_reg_6942;
reg    ap_enable_reg_pp1_iter1;
reg  signed [15:0] tmp_98_reg_6967;
reg  signed [15:0] tmp_99_reg_6992;
reg  signed [15:0] tmp_100_reg_7017;
reg  signed [15:0] tmp_101_reg_7042;
reg  signed [15:0] tmp_102_reg_7067;
reg  signed [15:0] tmp_103_reg_7092;
reg  signed [15:0] tmp_104_reg_7117;
reg  signed [15:0] tmp_105_reg_7142;
reg  signed [15:0] tmp_106_reg_7167;
reg  signed [15:0] tmp_107_reg_7192;
reg  signed [15:0] tmp_108_reg_7217;
reg  signed [15:0] tmp_109_reg_7242;
reg  signed [15:0] tmp_110_reg_7267;
reg  signed [15:0] tmp_111_reg_7292;
reg  signed [15:0] tmp_112_reg_7317;
reg  signed [15:0] tmp_113_reg_7342;
reg  signed [15:0] tmp_114_reg_7367;
reg  signed [15:0] tmp_115_reg_7392;
reg  signed [15:0] tmp_116_reg_7417;
reg  signed [15:0] tmp_117_reg_7442;
reg  signed [15:0] tmp_118_reg_7467;
reg  signed [15:0] tmp_119_reg_7492;
reg  signed [15:0] tmp_120_reg_7517;
reg  signed [15:0] tmp_121_reg_7542;
reg  signed [15:0] tmp_122_reg_7567;
reg  signed [15:0] tmp_123_reg_7592;
reg  signed [15:0] tmp_124_reg_7617;
reg  signed [15:0] tmp_125_reg_7642;
reg  signed [15:0] tmp_126_reg_7667;
reg  signed [15:0] tmp_127_reg_7692;
reg  signed [15:0] tmp_128_reg_7717;
reg  signed [15:0] tmp_129_reg_7742;
reg  signed [15:0] tmp_130_reg_7767;
reg  signed [15:0] tmp_131_reg_7792;
reg  signed [15:0] tmp_132_reg_7817;
reg  signed [15:0] tmp_133_reg_7842;
reg  signed [15:0] tmp_134_reg_7867;
reg  signed [15:0] tmp_135_reg_7892;
reg  signed [15:0] tmp_136_reg_7917;
reg  signed [15:0] tmp_137_reg_7942;
reg  signed [15:0] tmp_138_reg_7967;
reg  signed [15:0] tmp_139_reg_7992;
reg  signed [15:0] tmp_140_reg_8017;
reg  signed [15:0] tmp_141_reg_8042;
reg  signed [15:0] tmp_142_reg_8067;
reg  signed [15:0] tmp_143_reg_8092;
reg  signed [15:0] tmp_144_reg_8117;
reg  signed [15:0] tmp_145_reg_8142;
reg  signed [15:0] tmp_146_reg_8167;
reg  signed [15:0] tmp_147_reg_8192;
reg  signed [15:0] tmp_148_reg_8217;
reg  signed [15:0] tmp_149_reg_8242;
reg  signed [15:0] tmp_150_reg_8267;
reg  signed [15:0] tmp_151_reg_8292;
reg  signed [15:0] tmp_152_reg_8317;
reg  signed [15:0] tmp_153_reg_8342;
reg  signed [15:0] tmp_154_reg_8367;
reg  signed [15:0] tmp_155_reg_8392;
reg  signed [15:0] tmp_156_reg_8417;
reg  signed [15:0] tmp_157_reg_8442;
reg  signed [15:0] tmp_158_reg_8467;
reg  signed [15:0] tmp_159_reg_8492;
reg  signed [15:0] tmp_160_reg_8517;
reg  signed [15:0] tmp_161_reg_8542;
reg  signed [15:0] tmp_162_reg_8567;
reg  signed [15:0] tmp_163_reg_8592;
reg  signed [15:0] tmp_164_reg_8617;
reg  signed [15:0] tmp_165_reg_8642;
reg  signed [15:0] tmp_166_reg_8667;
reg  signed [15:0] tmp_167_reg_8692;
reg  signed [10:0] tmp_168_reg_8717;
reg   [15:0] trunc_ln2_reg_8722;
reg   [15:0] trunc_ln708_s_reg_8727;
reg   [15:0] trunc_ln708_79_reg_8732;
reg   [15:0] trunc_ln708_80_reg_8737;
reg   [15:0] trunc_ln708_81_reg_8742;
reg   [15:0] trunc_ln708_82_reg_8747;
reg   [15:0] trunc_ln708_83_reg_8752;
reg   [15:0] trunc_ln708_84_reg_8757;
reg   [15:0] trunc_ln708_85_reg_8762;
reg   [15:0] trunc_ln708_86_reg_8767;
reg   [15:0] trunc_ln708_87_reg_8772;
reg   [15:0] trunc_ln708_88_reg_8777;
reg   [15:0] trunc_ln708_89_reg_8782;
reg   [15:0] trunc_ln708_90_reg_8787;
reg   [15:0] trunc_ln708_91_reg_8792;
reg   [15:0] trunc_ln708_92_reg_8797;
reg   [15:0] trunc_ln708_93_reg_8802;
reg   [15:0] trunc_ln708_94_reg_8807;
reg   [15:0] trunc_ln708_95_reg_8812;
reg   [15:0] trunc_ln708_96_reg_8817;
reg   [15:0] trunc_ln708_97_reg_8822;
reg   [15:0] trunc_ln708_98_reg_8827;
reg   [15:0] trunc_ln708_99_reg_8832;
reg   [15:0] trunc_ln708_100_reg_8837;
reg   [15:0] trunc_ln708_101_reg_8842;
reg   [15:0] trunc_ln708_102_reg_8847;
reg   [15:0] trunc_ln708_103_reg_8852;
reg   [15:0] trunc_ln708_104_reg_8857;
reg   [15:0] trunc_ln708_105_reg_8862;
reg   [15:0] trunc_ln708_106_reg_8867;
reg   [15:0] trunc_ln708_107_reg_8872;
reg   [15:0] trunc_ln708_108_reg_8877;
reg   [15:0] trunc_ln708_109_reg_8882;
reg   [15:0] trunc_ln708_110_reg_8887;
reg   [15:0] trunc_ln708_111_reg_8892;
reg   [15:0] trunc_ln708_112_reg_8897;
reg   [15:0] trunc_ln708_113_reg_8902;
reg   [15:0] trunc_ln708_114_reg_8907;
reg   [15:0] trunc_ln708_115_reg_8912;
reg   [15:0] trunc_ln708_116_reg_8917;
reg   [15:0] trunc_ln708_117_reg_8922;
reg   [15:0] trunc_ln708_118_reg_8927;
reg   [15:0] trunc_ln708_119_reg_8932;
reg   [15:0] trunc_ln708_120_reg_8937;
reg   [15:0] trunc_ln708_121_reg_8942;
reg   [15:0] trunc_ln708_122_reg_8947;
reg   [15:0] trunc_ln708_123_reg_8952;
reg   [15:0] trunc_ln708_124_reg_8957;
reg   [15:0] trunc_ln708_125_reg_8962;
reg   [15:0] trunc_ln708_126_reg_8967;
reg   [15:0] trunc_ln708_127_reg_8972;
reg   [15:0] trunc_ln708_128_reg_8977;
reg   [15:0] trunc_ln708_129_reg_8982;
reg   [15:0] trunc_ln708_130_reg_8987;
reg   [15:0] trunc_ln708_131_reg_8992;
reg   [15:0] trunc_ln708_132_reg_8997;
reg   [15:0] trunc_ln708_133_reg_9002;
reg   [15:0] trunc_ln708_134_reg_9007;
reg   [15:0] trunc_ln708_135_reg_9012;
reg   [15:0] trunc_ln708_136_reg_9017;
reg   [15:0] trunc_ln708_137_reg_9022;
reg   [15:0] trunc_ln708_138_reg_9027;
reg   [15:0] trunc_ln708_139_reg_9032;
reg   [15:0] trunc_ln708_140_reg_9037;
reg   [15:0] trunc_ln708_141_reg_9042;
reg   [15:0] trunc_ln708_142_reg_9047;
reg   [15:0] trunc_ln708_143_reg_9052;
reg   [15:0] trunc_ln708_144_reg_9057;
reg   [15:0] trunc_ln708_145_reg_9062;
reg   [15:0] trunc_ln708_146_reg_9067;
reg   [15:0] trunc_ln708_147_reg_9072;
reg   [15:0] trunc_ln708_148_reg_9077;
wire   [15:0] add_ln703_81_fu_5697_p2;
reg   [15:0] add_ln703_81_reg_9082;
wire   [15:0] add_ln703_85_fu_5716_p2;
reg   [15:0] add_ln703_85_reg_9087;
wire   [15:0] add_ln703_90_fu_5730_p2;
reg   [15:0] add_ln703_90_reg_9092;
wire   [15:0] add_ln703_94_fu_5749_p2;
reg   [15:0] add_ln703_94_reg_9097;
wire   [15:0] add_ln703_99_fu_5763_p2;
reg   [15:0] add_ln703_99_reg_9102;
wire   [15:0] add_ln703_103_fu_5782_p2;
reg   [15:0] add_ln703_103_reg_9107;
wire   [15:0] add_ln703_108_fu_5796_p2;
reg   [15:0] add_ln703_108_reg_9112;
wire   [15:0] add_ln703_112_fu_5815_p2;
reg   [15:0] add_ln703_112_reg_9117;
wire   [15:0] add_ln703_117_fu_5829_p2;
reg   [15:0] add_ln703_117_reg_9122;
wire   [15:0] add_ln703_121_fu_5848_p2;
reg   [15:0] add_ln703_121_reg_9127;
wire   [15:0] add_ln703_126_fu_5862_p2;
reg   [15:0] add_ln703_126_reg_9132;
wire   [15:0] add_ln703_130_fu_5881_p2;
reg   [15:0] add_ln703_130_reg_9137;
wire   [15:0] add_ln703_135_fu_5895_p2;
reg   [15:0] add_ln703_135_reg_9142;
wire   [15:0] add_ln703_139_fu_5914_p2;
reg   [15:0] add_ln703_139_reg_9147;
wire   [15:0] add_ln703_144_fu_5928_p2;
reg   [15:0] add_ln703_144_reg_9152;
wire   [15:0] add_ln703_148_fu_5947_p2;
reg   [15:0] add_ln703_148_reg_9157;
wire   [15:0] acc_0_V_fu_5957_p2;
reg   [15:0] acc_0_V_reg_9162;
reg    ap_enable_reg_pp1_iter4;
wire   [15:0] acc_1_V_fu_5967_p2;
reg   [15:0] acc_1_V_reg_9168;
wire   [15:0] acc_2_V_fu_5977_p2;
reg   [15:0] acc_2_V_reg_9174;
wire   [15:0] acc_3_V_fu_5987_p2;
reg   [15:0] acc_3_V_reg_9180;
wire   [15:0] acc_4_V_fu_5997_p2;
reg   [15:0] acc_4_V_reg_9186;
wire   [15:0] acc_5_V_fu_6007_p2;
reg   [15:0] acc_5_V_reg_9192;
wire   [15:0] acc_6_V_fu_6017_p2;
reg   [15:0] acc_6_V_reg_9198;
wire   [15:0] acc_7_V_fu_6027_p2;
reg   [15:0] acc_7_V_reg_9204;
wire    ap_block_pp1_stage0_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [5:0] indvar_flatten133_reg_773;
reg    ap_block_state1;
wire    io_acc_block_signal_op1476;
reg    ap_block_state16;
wire   [0:0] icmp_ln79_fu_6120_p2;
reg   [2:0] i_ic4_0_i_i_i_reg_785;
wire    ap_CS_fsm_state5;
reg   [15:0] shift_buffer_1_0_V_reg_796;
reg   [15:0] shift_buffer_0_0_V_reg_809;
reg   [1:0] i_iw_0_i_i_i_i_reg_822;
wire   [0:0] icmp_ln194_fu_2176_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4;
reg   [2:0] i_ic2_0_i_i_i_i_0_reg_833;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln213_fu_2470_p2;
wire   [2:0] ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4;
reg   [2:0] i_ic2_0_i_i_i_i_1_reg_844;
wire   [0:0] icmp_ln213_1_fu_2536_p2;
reg   [2:0] i_ic2_0_i_i_i_i_2_reg_855;
reg   [1:0] ap_phi_mux_w_index132_phi_fu_870_p4;
wire    ap_block_pp1_stage0;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_reg_878;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_reg_878;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_reg_878;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_1_reg_891;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_1_reg_891;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_2_reg_904;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_2_reg_904;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_3_reg_917;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_3_reg_917;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_4_reg_930;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_4_reg_930;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_5_reg_943;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_5_reg_943;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_6_reg_956;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_6_reg_956;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_7_reg_969;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_7_reg_969;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_8_reg_982;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_8_reg_982;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_9_reg_995;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_9_reg_995;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_10_reg_1008;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1008;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_11_reg_1021;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1021;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1034;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1034;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1047;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1047;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1060;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1060;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1073;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1073;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1086;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1086;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1099;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1099;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1112;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1112;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1125;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1125;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1138;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1138;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1151;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1151;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1164;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1164;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1177;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1177;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1190;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1190;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1203;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1203;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1216;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1216;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1229;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1229;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1242;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1242;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1255;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1255;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1268;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1268;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1281;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1281;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_32_reg_1294;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1294;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_33_reg_1307;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1307;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_34_reg_1320;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1320;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_35_reg_1333;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1333;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_36_reg_1346;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1346;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_37_reg_1359;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1359;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_38_reg_1372;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1372;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_39_reg_1385;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1385;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_40_reg_1398;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1398;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_41_reg_1411;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1411;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_42_reg_1424;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1424;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_43_reg_1437;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1437;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_44_reg_1450;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1450;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_45_reg_1463;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1463;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_46_reg_1476;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1476;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_47_reg_1489;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1489;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_48_reg_1502;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1502;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_49_reg_1515;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1515;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_50_reg_1528;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1528;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_51_reg_1541;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1541;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_52_reg_1554;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1554;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_53_reg_1567;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1567;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_54_reg_1580;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1580;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_55_reg_1593;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1593;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_56_reg_1606;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1606;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_57_reg_1619;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1619;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_58_reg_1632;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1632;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_59_reg_1645;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1645;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_60_reg_1658;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1658;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_61_reg_1671;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1671;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_62_reg_1684;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1684;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_63_reg_1697;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1697;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_64_reg_1710;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1710;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_65_reg_1723;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1723;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_66_reg_1736;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1736;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_67_reg_1749;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1749;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_68_reg_1762;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1762;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_69_reg_1775;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1775;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_70_reg_1788;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1788;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788;
wire   [15:0] ap_phi_reg_pp1_iter0_phi_ln56_71_reg_1801;
reg   [15:0] ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1801;
reg  signed [15:0] ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801;
wire   [31:0] select_ln323_fu_6100_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_1905_p4;
wire   [0:0] icmp_ln313_fu_6033_p2;
wire   [0:0] icmp_ln317_fu_6079_p2;
wire   [63:0] zext_ln56_fu_2748_p1;
wire   [15:0] tmp_92_fu_2498_p6;
wire   [15:0] tmp_94_fu_2564_p6;
wire   [15:0] tmp_95_fu_2618_p6;
wire   [5:0] or_ln203_2_fu_2628_p3;
wire   [15:0] select_ln203_fu_2206_p3;
wire   [0:0] icmp_ln203_fu_2200_p2;
wire   [15:0] select_ln203_1_fu_2225_p3;
wire   [0:0] icmp_ln203_1_fu_2238_p2;
wire   [15:0] select_ln203_2_fu_2256_p3;
wire   [0:0] icmp_ln203_2_fu_2269_p2;
wire   [15:0] select_ln203_3_fu_2287_p3;
wire   [0:0] icmp_ln203_3_fu_2300_p2;
wire   [15:0] select_ln203_4_fu_2318_p3;
wire   [15:0] select_ln203_5_fu_2337_p3;
wire   [15:0] select_ln203_6_fu_2356_p3;
wire   [15:0] select_ln203_7_fu_2375_p3;
wire   [15:0] select_ln203_8_fu_2394_p3;
wire   [15:0] select_ln203_9_fu_2413_p3;
wire   [15:0] select_ln203_10_fu_2432_p3;
wire   [15:0] select_ln203_11_fu_2451_p3;
wire   [31:0] select_ln328_fu_6054_p3;
wire   [31:0] add_ln321_fu_6084_p2;
wire   [31:0] add_ln326_fu_6038_p2;
reg   [15:0] shift_buffer_1_3_V_fu_688;
reg   [15:0] shift_buffer_1_3_V_1_fu_692;
reg   [15:0] shift_buffer_1_3_V_2_fu_696;
reg   [15:0] shift_buffer_1_3_V_3_fu_700;
reg   [15:0] shift_buffer_0_3_V_fu_704;
reg   [15:0] shift_buffer_0_3_V_1_fu_708;
reg   [15:0] shift_buffer_0_3_V_2_fu_712;
reg   [15:0] shift_buffer_0_3_V_3_fu_716;
wire   [15:0] DataIn_V_assign_fu_2046_p6;
wire   [1:0] DataIn_V_assign_fu_2046_p5;
wire   [0:0] trunc_ln201_fu_2188_p1;
wire   [2:0] shl_ln_fu_2192_p3;
wire   [2:0] or_ln203_fu_2232_p2;
wire   [2:0] or_ln203_1_fu_2263_p2;
wire   [2:0] or_ln203_3_fu_2294_p2;
wire   [1:0] tmp_92_fu_2498_p5;
wire   [1:0] tmp_94_fu_2564_p5;
wire   [1:0] tmp_95_fu_2618_p5;
wire   [30:0] tmp_fu_2684_p4;
wire   [30:0] tmp_72_fu_2704_p4;
wire   [0:0] icmp_ln289_2_fu_2694_p2;
wire   [0:0] icmp_ln289_3_fu_2714_p2;
wire   [0:0] and_ln289_1_fu_2726_p2;
wire   [0:0] and_ln289_fu_2720_p2;
wire   [2:0] zext_ln43_fu_2738_p1;
wire  signed [25:0] mul_ln1118_fu_6126_p2;
wire  signed [25:0] mul_ln1118_99_fu_6133_p2;
wire  signed [25:0] mul_ln1118_100_fu_6140_p2;
wire  signed [25:0] mul_ln1118_101_fu_6147_p2;
wire  signed [25:0] mul_ln1118_102_fu_6154_p2;
wire  signed [25:0] mul_ln1118_103_fu_6161_p2;
wire  signed [25:0] mul_ln1118_104_fu_6168_p2;
wire  signed [25:0] mul_ln1118_105_fu_6175_p2;
wire  signed [25:0] mul_ln1118_106_fu_6182_p2;
wire  signed [25:0] mul_ln1118_107_fu_6189_p2;
wire  signed [25:0] mul_ln1118_108_fu_6196_p2;
wire  signed [25:0] mul_ln1118_109_fu_6203_p2;
wire  signed [25:0] mul_ln1118_110_fu_6210_p2;
wire  signed [25:0] mul_ln1118_111_fu_6217_p2;
wire  signed [25:0] mul_ln1118_112_fu_6224_p2;
wire  signed [25:0] mul_ln1118_113_fu_6231_p2;
wire  signed [25:0] mul_ln1118_114_fu_6238_p2;
wire  signed [25:0] mul_ln1118_115_fu_6245_p2;
wire  signed [25:0] mul_ln1118_116_fu_6252_p2;
wire  signed [25:0] mul_ln1118_117_fu_6259_p2;
wire  signed [25:0] mul_ln1118_118_fu_6266_p2;
wire  signed [25:0] mul_ln1118_119_fu_6273_p2;
wire  signed [25:0] mul_ln1118_120_fu_6280_p2;
wire  signed [25:0] mul_ln1118_121_fu_6287_p2;
wire  signed [25:0] mul_ln1118_122_fu_6294_p2;
wire  signed [25:0] mul_ln1118_123_fu_6301_p2;
wire  signed [25:0] mul_ln1118_124_fu_6308_p2;
wire  signed [25:0] mul_ln1118_125_fu_6315_p2;
wire  signed [25:0] mul_ln1118_126_fu_6322_p2;
wire  signed [25:0] mul_ln1118_127_fu_6329_p2;
wire  signed [25:0] mul_ln1118_128_fu_6336_p2;
wire  signed [25:0] mul_ln1118_129_fu_6343_p2;
wire  signed [25:0] mul_ln1118_130_fu_6350_p2;
wire  signed [25:0] mul_ln1118_131_fu_6357_p2;
wire  signed [25:0] mul_ln1118_132_fu_6364_p2;
wire  signed [25:0] mul_ln1118_133_fu_6371_p2;
wire  signed [25:0] mul_ln1118_134_fu_6378_p2;
wire  signed [25:0] mul_ln1118_135_fu_6385_p2;
wire  signed [25:0] mul_ln1118_136_fu_6392_p2;
wire  signed [25:0] mul_ln1118_137_fu_6399_p2;
wire  signed [25:0] mul_ln1118_138_fu_6406_p2;
wire  signed [25:0] mul_ln1118_139_fu_6413_p2;
wire  signed [25:0] mul_ln1118_140_fu_6420_p2;
wire  signed [25:0] mul_ln1118_141_fu_6427_p2;
wire  signed [25:0] mul_ln1118_142_fu_6434_p2;
wire  signed [25:0] mul_ln1118_143_fu_6441_p2;
wire  signed [25:0] mul_ln1118_144_fu_6448_p2;
wire  signed [25:0] mul_ln1118_145_fu_6455_p2;
wire  signed [25:0] mul_ln1118_146_fu_6462_p2;
wire  signed [25:0] mul_ln1118_147_fu_6469_p2;
wire  signed [25:0] mul_ln1118_148_fu_6476_p2;
wire  signed [25:0] mul_ln1118_149_fu_6483_p2;
wire  signed [25:0] mul_ln1118_150_fu_6490_p2;
wire  signed [25:0] mul_ln1118_151_fu_6497_p2;
wire  signed [25:0] mul_ln1118_152_fu_6504_p2;
wire  signed [25:0] mul_ln1118_153_fu_6511_p2;
wire  signed [25:0] mul_ln1118_154_fu_6518_p2;
wire  signed [25:0] mul_ln1118_155_fu_6525_p2;
wire  signed [25:0] mul_ln1118_156_fu_6532_p2;
wire  signed [25:0] mul_ln1118_157_fu_6539_p2;
wire  signed [25:0] mul_ln1118_158_fu_6546_p2;
wire  signed [25:0] mul_ln1118_159_fu_6553_p2;
wire  signed [25:0] mul_ln1118_160_fu_6560_p2;
wire  signed [25:0] mul_ln1118_161_fu_6567_p2;
wire  signed [25:0] mul_ln1118_162_fu_6574_p2;
wire  signed [25:0] mul_ln1118_163_fu_6581_p2;
wire  signed [25:0] mul_ln1118_164_fu_6588_p2;
wire  signed [25:0] mul_ln1118_165_fu_6595_p2;
wire  signed [25:0] mul_ln1118_166_fu_6602_p2;
wire  signed [25:0] mul_ln1118_167_fu_6609_p2;
wire  signed [25:0] mul_ln1118_168_fu_6616_p2;
wire  signed [25:0] mul_ln1118_169_fu_6623_p2;
wire   [15:0] add_ln703_fu_5689_p2;
wire   [15:0] add_ln703_80_fu_5693_p2;
wire   [15:0] add_ln703_83_fu_5707_p2;
wire   [15:0] add_ln703_82_fu_5703_p2;
wire   [15:0] add_ln703_84_fu_5711_p2;
wire   [15:0] add_ln703_88_fu_5722_p2;
wire   [15:0] add_ln703_89_fu_5726_p2;
wire   [15:0] add_ln703_92_fu_5740_p2;
wire   [15:0] add_ln703_91_fu_5736_p2;
wire   [15:0] add_ln703_93_fu_5744_p2;
wire   [15:0] add_ln703_97_fu_5755_p2;
wire   [15:0] add_ln703_98_fu_5759_p2;
wire   [15:0] add_ln703_101_fu_5773_p2;
wire   [15:0] add_ln703_100_fu_5769_p2;
wire   [15:0] add_ln703_102_fu_5777_p2;
wire   [15:0] add_ln703_106_fu_5788_p2;
wire   [15:0] add_ln703_107_fu_5792_p2;
wire   [15:0] add_ln703_110_fu_5806_p2;
wire   [15:0] add_ln703_109_fu_5802_p2;
wire   [15:0] add_ln703_111_fu_5810_p2;
wire   [15:0] add_ln703_115_fu_5821_p2;
wire   [15:0] add_ln703_116_fu_5825_p2;
wire   [15:0] add_ln703_119_fu_5839_p2;
wire   [15:0] add_ln703_118_fu_5835_p2;
wire   [15:0] add_ln703_120_fu_5843_p2;
wire   [15:0] add_ln703_124_fu_5854_p2;
wire   [15:0] add_ln703_125_fu_5858_p2;
wire   [15:0] add_ln703_128_fu_5872_p2;
wire   [15:0] add_ln703_127_fu_5868_p2;
wire   [15:0] add_ln703_129_fu_5876_p2;
wire   [15:0] add_ln703_133_fu_5887_p2;
wire   [15:0] add_ln703_134_fu_5891_p2;
wire   [15:0] add_ln703_137_fu_5905_p2;
wire   [15:0] add_ln703_136_fu_5901_p2;
wire   [15:0] add_ln703_138_fu_5909_p2;
wire   [15:0] add_ln703_143_fu_5924_p2;
wire   [15:0] add_ln703_142_fu_5920_p2;
wire   [15:0] add_ln703_146_fu_5938_p2;
wire   [15:0] add_ln703_147_fu_5942_p2;
wire   [15:0] add_ln703_145_fu_5934_p2;
wire   [15:0] add_ln703_86_fu_5953_p2;
wire   [15:0] add_ln703_95_fu_5963_p2;
wire   [15:0] add_ln703_104_fu_5973_p2;
wire   [15:0] add_ln703_113_fu_5983_p2;
wire   [15:0] add_ln703_122_fu_5993_p2;
wire   [15:0] add_ln703_131_fu_6003_p2;
wire   [15:0] add_ln703_140_fu_6013_p2;
wire   [15:0] add_ln703_149_fu_6023_p2;
wire   [31:0] add_ln328_fu_6049_p2;
wire   [31:0] add_ln323_fu_6095_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_603;
reg    ap_condition_685;
reg    ap_condition_1543;
reg    ap_condition_2240;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 kernel_data_V_1_8 = 16'd0;
#0 kernel_data_V_1_9 = 16'd0;
#0 kernel_data_V_1_10 = 16'd0;
#0 kernel_data_V_1_11 = 16'd0;
#0 kernel_data_V_1_20 = 16'd0;
#0 kernel_data_V_1_21 = 16'd0;
#0 kernel_data_V_1_22 = 16'd0;
#0 kernel_data_V_1_23 = 16'd0;
#0 kernel_data_V_1_32 = 16'd0;
#0 kernel_data_V_1_33 = 16'd0;
#0 kernel_data_V_1_34 = 16'd0;
#0 kernel_data_V_1_35 = 16'd0;
#0 kernel_data_V_1_4 = 16'd0;
#0 kernel_data_V_1_5 = 16'd0;
#0 kernel_data_V_1_6 = 16'd0;
#0 kernel_data_V_1_7 = 16'd0;
#0 kernel_data_V_1_16 = 16'd0;
#0 kernel_data_V_1_17 = 16'd0;
#0 kernel_data_V_1_18 = 16'd0;
#0 kernel_data_V_1_19 = 16'd0;
#0 kernel_data_V_1_28 = 16'd0;
#0 kernel_data_V_1_29 = 16'd0;
#0 kernel_data_V_1_30 = 16'd0;
#0 kernel_data_V_1_31 = 16'd0;
#0 sX_2 = 32'd0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 kernel_data_V_1_24 = 16'd0;
#0 kernel_data_V_1_25 = 16'd0;
#0 kernel_data_V_1_26 = 16'd0;
#0 kernel_data_V_1_27 = 16'd0;
#0 kernel_data_V_1_12 = 16'd0;
#0 kernel_data_V_1_13 = 16'd0;
#0 kernel_data_V_1_14 = 16'd0;
#0 kernel_data_V_1_15 = 16'd0;
#0 kernel_data_V_1_0 = 16'd0;
#0 kernel_data_V_1_1 = 16'd0;
#0 kernel_data_V_1_2 = 16'd0;
#0 kernel_data_V_1_3 = 16'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V #(
    .DataWidth( 1147 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_0_ce0),
    .we0(line_buffer_Array_V_1_0_0_we0),
    .d0(DataIn_V_assign_fu_2046_p6),
    .q0(line_buffer_Array_V_1_0_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_1_ce0),
    .we0(line_buffer_Array_V_1_0_1_we0),
    .d0(DataIn_V_assign_fu_2046_p6),
    .q0(line_buffer_Array_V_1_0_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_2_ce0),
    .we0(line_buffer_Array_V_1_0_2_we0),
    .d0(DataIn_V_assign_fu_2046_p6),
    .q0(line_buffer_Array_V_1_0_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_0_3_ce0),
    .we0(line_buffer_Array_V_1_0_3_we0),
    .d0(DataIn_V_assign_fu_2046_p6),
    .q0(line_buffer_Array_V_1_0_3_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_0_ce0),
    .we0(line_buffer_Array_V_1_1_0_we0),
    .d0(shift_buffer_1_0_V_reg_796),
    .q0(line_buffer_Array_V_1_1_0_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_1_ce0),
    .we0(line_buffer_Array_V_1_1_1_we0),
    .d0(shift_buffer_1_0_V_reg_796),
    .q0(line_buffer_Array_V_1_1_1_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_2_ce0),
    .we0(line_buffer_Array_V_1_1_2_we0),
    .d0(shift_buffer_1_0_V_reg_796),
    .q0(line_buffer_Array_V_1_1_2_q0)
);

conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffqcK #(
    .DataWidth( 16 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
line_buffer_Array_V_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd5),
    .ce0(line_buffer_Array_V_1_1_3_ce0),
    .we0(line_buffer_Array_V_1_1_3_we0),
    .d0(shift_buffer_1_0_V_reg_796),
    .q0(line_buffer_Array_V_1_1_3_q0)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U80(
    .din0(tmp_data_0_V_reg_6678),
    .din1(tmp_data_1_V_reg_6684),
    .din2(tmp_data_2_V_reg_6690),
    .din3(tmp_data_3_V_reg_6696),
    .din4(DataIn_V_assign_fu_2046_p5),
    .dout(DataIn_V_assign_fu_2046_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U81(
    .din0(shift_buffer_0_3_V_3_fu_716),
    .din1(shift_buffer_0_3_V_2_fu_712),
    .din2(shift_buffer_0_3_V_1_fu_708),
    .din3(shift_buffer_0_3_V_fu_704),
    .din4(tmp_92_fu_2498_p5),
    .dout(tmp_92_fu_2498_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U82(
    .din0(shift_buffer_1_3_V_3_fu_700),
    .din1(shift_buffer_1_3_V_2_fu_696),
    .din2(shift_buffer_1_3_V_1_fu_692),
    .din3(shift_buffer_1_3_V_fu_688),
    .din4(tmp_94_fu_2564_p5),
    .dout(tmp_94_fu_2564_p6)
);

myproject_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
myproject_mux_42_16_1_1_U83(
    .din0(tmp_data_0_V_reg_6678),
    .din1(tmp_data_1_V_reg_6684),
    .din2(tmp_data_2_V_reg_6690),
    .din3(tmp_data_3_V_reg_6696),
    .din4(tmp_95_fu_2618_p5),
    .dout(tmp_95_fu_2618_p6)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U84(
    .din0(trunc_ln56_reg_6942),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_reg_878),
    .dout(mul_ln1118_fu_6126_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U85(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891),
    .din1(tmp_98_reg_6967),
    .dout(mul_ln1118_99_fu_6133_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U86(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904),
    .din1(tmp_99_reg_6992),
    .dout(mul_ln1118_100_fu_6140_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U87(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917),
    .din1(tmp_100_reg_7017),
    .dout(mul_ln1118_101_fu_6147_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U88(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930),
    .din1(tmp_101_reg_7042),
    .dout(mul_ln1118_102_fu_6154_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U89(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943),
    .din1(tmp_102_reg_7067),
    .dout(mul_ln1118_103_fu_6161_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U90(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956),
    .din1(tmp_103_reg_7092),
    .dout(mul_ln1118_104_fu_6168_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U91(
    .din0(tmp_104_reg_7117),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969),
    .dout(mul_ln1118_105_fu_6175_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U92(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982),
    .din1(tmp_105_reg_7142),
    .dout(mul_ln1118_106_fu_6182_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U93(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995),
    .din1(tmp_106_reg_7167),
    .dout(mul_ln1118_107_fu_6189_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U94(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008),
    .din1(tmp_107_reg_7192),
    .dout(mul_ln1118_108_fu_6196_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U95(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021),
    .din1(tmp_108_reg_7217),
    .dout(mul_ln1118_109_fu_6203_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U96(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034),
    .din1(tmp_109_reg_7242),
    .dout(mul_ln1118_110_fu_6210_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U97(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047),
    .din1(tmp_110_reg_7267),
    .dout(mul_ln1118_111_fu_6217_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U98(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060),
    .din1(tmp_111_reg_7292),
    .dout(mul_ln1118_112_fu_6224_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U99(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073),
    .din1(tmp_112_reg_7317),
    .dout(mul_ln1118_113_fu_6231_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U100(
    .din0(tmp_113_reg_7342),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086),
    .dout(mul_ln1118_114_fu_6238_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U101(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099),
    .din1(tmp_114_reg_7367),
    .dout(mul_ln1118_115_fu_6245_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U102(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112),
    .din1(tmp_115_reg_7392),
    .dout(mul_ln1118_116_fu_6252_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U103(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125),
    .din1(tmp_116_reg_7417),
    .dout(mul_ln1118_117_fu_6259_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U104(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138),
    .din1(tmp_117_reg_7442),
    .dout(mul_ln1118_118_fu_6266_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U105(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151),
    .din1(tmp_118_reg_7467),
    .dout(mul_ln1118_119_fu_6273_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U106(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164),
    .din1(tmp_119_reg_7492),
    .dout(mul_ln1118_120_fu_6280_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U107(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177),
    .din1(tmp_120_reg_7517),
    .dout(mul_ln1118_121_fu_6287_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U108(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190),
    .din1(tmp_121_reg_7542),
    .dout(mul_ln1118_122_fu_6294_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U109(
    .din0(tmp_122_reg_7567),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203),
    .dout(mul_ln1118_123_fu_6301_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U110(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216),
    .din1(tmp_123_reg_7592),
    .dout(mul_ln1118_124_fu_6308_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U111(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229),
    .din1(tmp_124_reg_7617),
    .dout(mul_ln1118_125_fu_6315_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U112(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242),
    .din1(tmp_125_reg_7642),
    .dout(mul_ln1118_126_fu_6322_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U113(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255),
    .din1(tmp_126_reg_7667),
    .dout(mul_ln1118_127_fu_6329_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U114(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268),
    .din1(tmp_127_reg_7692),
    .dout(mul_ln1118_128_fu_6336_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U115(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281),
    .din1(tmp_128_reg_7717),
    .dout(mul_ln1118_129_fu_6343_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U116(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294),
    .din1(tmp_129_reg_7742),
    .dout(mul_ln1118_130_fu_6350_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U117(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307),
    .din1(tmp_130_reg_7767),
    .dout(mul_ln1118_131_fu_6357_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U118(
    .din0(tmp_131_reg_7792),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320),
    .dout(mul_ln1118_132_fu_6364_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U119(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333),
    .din1(tmp_132_reg_7817),
    .dout(mul_ln1118_133_fu_6371_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U120(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346),
    .din1(tmp_133_reg_7842),
    .dout(mul_ln1118_134_fu_6378_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U121(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359),
    .din1(tmp_134_reg_7867),
    .dout(mul_ln1118_135_fu_6385_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U122(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372),
    .din1(tmp_135_reg_7892),
    .dout(mul_ln1118_136_fu_6392_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U123(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385),
    .din1(tmp_136_reg_7917),
    .dout(mul_ln1118_137_fu_6399_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U124(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398),
    .din1(tmp_137_reg_7942),
    .dout(mul_ln1118_138_fu_6406_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U125(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411),
    .din1(tmp_138_reg_7967),
    .dout(mul_ln1118_139_fu_6413_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U126(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424),
    .din1(tmp_139_reg_7992),
    .dout(mul_ln1118_140_fu_6420_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U127(
    .din0(tmp_140_reg_8017),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437),
    .dout(mul_ln1118_141_fu_6427_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U128(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450),
    .din1(tmp_141_reg_8042),
    .dout(mul_ln1118_142_fu_6434_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U129(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463),
    .din1(tmp_142_reg_8067),
    .dout(mul_ln1118_143_fu_6441_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U130(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476),
    .din1(tmp_143_reg_8092),
    .dout(mul_ln1118_144_fu_6448_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U131(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489),
    .din1(tmp_144_reg_8117),
    .dout(mul_ln1118_145_fu_6455_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U132(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502),
    .din1(tmp_145_reg_8142),
    .dout(mul_ln1118_146_fu_6462_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U133(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515),
    .din1(tmp_146_reg_8167),
    .dout(mul_ln1118_147_fu_6469_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U134(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528),
    .din1(tmp_147_reg_8192),
    .dout(mul_ln1118_148_fu_6476_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U135(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541),
    .din1(tmp_148_reg_8217),
    .dout(mul_ln1118_149_fu_6483_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U136(
    .din0(tmp_149_reg_8242),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554),
    .dout(mul_ln1118_150_fu_6490_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U137(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567),
    .din1(tmp_150_reg_8267),
    .dout(mul_ln1118_151_fu_6497_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U138(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580),
    .din1(tmp_151_reg_8292),
    .dout(mul_ln1118_152_fu_6504_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U139(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593),
    .din1(tmp_152_reg_8317),
    .dout(mul_ln1118_153_fu_6511_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U140(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606),
    .din1(tmp_153_reg_8342),
    .dout(mul_ln1118_154_fu_6518_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U141(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619),
    .din1(tmp_154_reg_8367),
    .dout(mul_ln1118_155_fu_6525_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U142(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632),
    .din1(tmp_155_reg_8392),
    .dout(mul_ln1118_156_fu_6532_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U143(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645),
    .din1(tmp_156_reg_8417),
    .dout(mul_ln1118_157_fu_6539_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U144(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658),
    .din1(tmp_157_reg_8442),
    .dout(mul_ln1118_158_fu_6546_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U145(
    .din0(tmp_158_reg_8467),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671),
    .dout(mul_ln1118_159_fu_6553_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U146(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684),
    .din1(tmp_159_reg_8492),
    .dout(mul_ln1118_160_fu_6560_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U147(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697),
    .din1(tmp_160_reg_8517),
    .dout(mul_ln1118_161_fu_6567_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U148(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710),
    .din1(tmp_161_reg_8542),
    .dout(mul_ln1118_162_fu_6574_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U149(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723),
    .din1(tmp_162_reg_8567),
    .dout(mul_ln1118_163_fu_6581_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U150(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736),
    .din1(tmp_163_reg_8592),
    .dout(mul_ln1118_164_fu_6588_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U151(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749),
    .din1(tmp_164_reg_8617),
    .dout(mul_ln1118_165_fu_6595_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U152(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762),
    .din1(tmp_165_reg_8642),
    .dout(mul_ln1118_166_fu_6602_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U153(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775),
    .din1(tmp_166_reg_8667),
    .dout(mul_ln1118_167_fu_6609_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U154(
    .din0(tmp_167_reg_8692),
    .din1(ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788),
    .dout(mul_ln1118_168_fu_6616_p2)
);

myproject_mul_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11s_26_1_1_U155(
    .din0(ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801),
    .din1(tmp_168_reg_8717),
    .dout(mul_ln1118_169_fu_6623_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln79_fu_6120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln43_fu_2761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_10_reg_1008 <= ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1008;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_11_reg_1021 <= ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1021;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_12_reg_1034 <= ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1034;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_13_reg_1047 <= ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1047;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_14_reg_1060 <= ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1060;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_15_reg_1073 <= ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1073;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_16_reg_1086 <= ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1086;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_17_reg_1099 <= ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1099;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_18_reg_1112 <= ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_19_reg_1125 <= ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1125;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_1_reg_891 <= ap_phi_reg_pp1_iter1_phi_ln56_1_reg_891;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_20_reg_1138 <= ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1138;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_21_reg_1151 <= ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1151;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_22_reg_1164 <= ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1164;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_23_reg_1177 <= ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1177;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_24_reg_1190 <= ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_25_reg_1203 <= ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_26_reg_1216 <= ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_27_reg_1229 <= ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1229;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_28_reg_1242 <= ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_29_reg_1255 <= ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_2_reg_904 <= ap_phi_reg_pp1_iter1_phi_ln56_2_reg_904;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_30_reg_1268 <= ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1268;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_31_reg_1281 <= ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1281;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_32_reg_1294 <= ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_33_reg_1307 <= ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1307;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_34_reg_1320 <= ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_35_reg_1333 <= ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1333;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_36_reg_1346 <= ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_37_reg_1359 <= ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1359;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_38_reg_1372 <= ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1372;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_39_reg_1385 <= ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1385;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_3_reg_917 <= ap_phi_reg_pp1_iter1_phi_ln56_3_reg_917;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_40_reg_1398 <= ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_41_reg_1411 <= ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1411;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_42_reg_1424 <= ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_43_reg_1437 <= ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1437;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_44_reg_1450 <= ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1450;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_45_reg_1463 <= ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1463;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_46_reg_1476 <= ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1476;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_47_reg_1489 <= ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1489;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_48_reg_1502 <= ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_49_reg_1515 <= ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1515;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_4_reg_930 <= ap_phi_reg_pp1_iter1_phi_ln56_4_reg_930;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_50_reg_1528 <= ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_51_reg_1541 <= ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_52_reg_1554 <= ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_53_reg_1567 <= ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1567;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_54_reg_1580 <= ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1580;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_55_reg_1593 <= ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1593;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_56_reg_1606 <= ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1606;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_57_reg_1619 <= ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1619;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_58_reg_1632 <= ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1632;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_59_reg_1645 <= ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1645;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_5_reg_943 <= ap_phi_reg_pp1_iter1_phi_ln56_5_reg_943;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_60_reg_1658 <= ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_61_reg_1671 <= ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1671;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_62_reg_1684 <= ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1684;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_63_reg_1697 <= ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1697;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710 <= kernel_data_V_1_7;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710 <= kernel_data_V_1_6;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710 <= kernel_data_V_1_5;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710 <= kernel_data_V_1_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_64_reg_1710 <= ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723 <= kernel_data_V_1_11;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723 <= kernel_data_V_1_10;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723 <= kernel_data_V_1_9;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723 <= kernel_data_V_1_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_65_reg_1723 <= ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1723;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736 <= kernel_data_V_1_15;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736 <= kernel_data_V_1_14;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736 <= kernel_data_V_1_13;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736 <= kernel_data_V_1_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_66_reg_1736 <= ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1736;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749 <= kernel_data_V_1_19;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749 <= kernel_data_V_1_18;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749 <= kernel_data_V_1_17;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749 <= kernel_data_V_1_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_67_reg_1749 <= ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1749;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762 <= kernel_data_V_1_23;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762 <= kernel_data_V_1_22;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762 <= kernel_data_V_1_21;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762 <= kernel_data_V_1_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_68_reg_1762 <= ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1762;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_69_reg_1775 <= ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1775;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956 <= kernel_data_V_1_27;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956 <= kernel_data_V_1_26;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956 <= kernel_data_V_1_25;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956 <= kernel_data_V_1_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_6_reg_956 <= ap_phi_reg_pp1_iter1_phi_ln56_6_reg_956;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_70_reg_1788 <= ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1788;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_71_reg_1801 <= ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1801;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969 <= kernel_data_V_1_31;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969 <= kernel_data_V_1_30;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969 <= kernel_data_V_1_29;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969 <= kernel_data_V_1_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_7_reg_969 <= ap_phi_reg_pp1_iter1_phi_ln56_7_reg_969;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((1'b1 == ap_condition_685)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982 <= kernel_data_V_1_35;
        end else if ((or_ln_reg_6914 == 6'd34)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982 <= kernel_data_V_1_34;
        end else if ((or_ln_reg_6914 == 6'd33)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982 <= kernel_data_V_1_33;
        end else if ((or_ln_reg_6914 == 6'd32)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982 <= kernel_data_V_1_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_8_reg_982 <= ap_phi_reg_pp1_iter1_phi_ln56_8_reg_982;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_9_reg_995 <= ap_phi_reg_pp1_iter1_phi_ln56_9_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if ((w_index132_reg_866 == 2'd3)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_878 <= kernel_data_V_1_3;
        end else if ((w_index132_reg_866 == 2'd2)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_878 <= kernel_data_V_1_2;
        end else if ((w_index132_reg_866 == 2'd1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_878 <= kernel_data_V_1_1;
        end else if ((w_index132_reg_866 == 2'd0)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_878 <= kernel_data_V_1_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter2_phi_ln56_reg_878 <= ap_phi_reg_pp1_iter1_phi_ln56_reg_878;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2470_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_0_reg_833 <= add_ln213_fu_2476_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_ic2_0_i_i_i_i_0_reg_833 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_1_reg_844 <= add_ln213_1_fu_2542_p2;
    end else if (((icmp_ln213_fu_2470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_i_i_i_i_1_reg_844 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i_ic2_0_i_i_i_i_2_reg_855 <= add_ln213_2_fu_2608_p2;
    end else if (((icmp_ln213_1_fu_2536_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_ic2_0_i_i_i_i_2_reg_855 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_ic4_0_i_i_i_reg_785 <= i_ic_reg_6711;
    end else if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic4_0_i_i_i_reg_785 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_iw_0_i_i_i_i_reg_822 <= 2'd0;
    end else if (((icmp_ln194_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_iw_0_i_i_i_i_reg_822 <= i_iw_fu_2182_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln79_fu_6120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        indvar_flatten133_reg_773 <= add_ln79_reg_6702;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten133_reg_773 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1543)) begin
        if ((icmp_ln313_fu_6033_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_6033_p2 == 1'd0)) begin
            pX_2 <= add_ln326_fu_6038_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2240)) begin
        if ((icmp_ln317_fu_6079_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln317_fu_6079_p2 == 1'd0)) begin
            pY_2 <= add_ln321_fu_6084_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1543)) begin
        if ((icmp_ln313_fu_6033_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln313_fu_6033_p2 == 1'd0)) begin
            sX_2 <= select_ln328_fu_6054_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((trunc_ln246_reg_6716 == 2'd0)) begin
            shift_buffer_0_0_V_reg_809 <= line_buffer_Array_V_1_1_0_q0;
        end else if ((trunc_ln246_reg_6716 == 2'd1)) begin
            shift_buffer_0_0_V_reg_809 <= line_buffer_Array_V_1_1_1_q0;
        end else if ((trunc_ln246_reg_6716 == 2'd2)) begin
            shift_buffer_0_0_V_reg_809 <= line_buffer_Array_V_1_1_2_q0;
        end else if ((trunc_ln246_reg_6716 == 2'd3)) begin
            shift_buffer_0_0_V_reg_809 <= line_buffer_Array_V_1_1_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((trunc_ln246_fu_2042_p1 == 2'd0)) begin
            shift_buffer_1_0_V_reg_796 <= line_buffer_Array_V_1_0_0_q0;
        end else if ((trunc_ln246_fu_2042_p1 == 2'd1)) begin
            shift_buffer_1_0_V_reg_796 <= line_buffer_Array_V_1_0_1_q0;
        end else if ((trunc_ln246_fu_2042_p1 == 2'd2)) begin
            shift_buffer_1_0_V_reg_796 <= line_buffer_Array_V_1_0_2_q0;
        end else if ((trunc_ln246_fu_2042_p1 == 2'd3)) begin
            shift_buffer_1_0_V_reg_796 <= line_buffer_Array_V_1_0_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_0_V_7130_reg_1814 <= acc_0_V_fu_5957_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_0_V_7130_reg_1814 <= 16'd65521;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_1_V_7128_reg_1825 <= acc_1_V_fu_5967_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_1_V_7128_reg_1825 <= 16'd457;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_2_V_7126_reg_1836 <= acc_2_V_fu_5977_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_2_V_7126_reg_1836 <= 16'd65264;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_3_V_7124_reg_1847 <= acc_3_V_fu_5987_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_3_V_7124_reg_1847 <= 16'd65317;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_4_V_5122_reg_1858 <= acc_4_V_fu_5997_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_4_V_5122_reg_1858 <= 16'd5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_5_V_5120_reg_1869 <= acc_5_V_fu_6007_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_5_V_5120_reg_1869 <= 16'd231;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_6_V_5118_reg_1880 <= acc_6_V_fu_6017_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_6_V_5118_reg_1880 <= 16'd340;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        tmp_data_7_V_5116_reg_1891 <= acc_7_V_fu_6027_p2;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_data_7_V_5116_reg_1891 <= 16'd27;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_reg_6918 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w_index132_reg_866 <= w_index_reg_6904;
    end else if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        w_index132_reg_866 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        acc_0_V_reg_9162 <= acc_0_V_fu_5957_p2;
        acc_1_V_reg_9168 <= acc_1_V_fu_5967_p2;
        acc_2_V_reg_9174 <= acc_2_V_fu_5977_p2;
        acc_3_V_reg_9180 <= acc_3_V_fu_5987_p2;
        acc_4_V_reg_9186 <= acc_4_V_fu_5997_p2;
        acc_5_V_reg_9192 <= acc_5_V_fu_6007_p2;
        acc_6_V_reg_9198 <= acc_6_V_fu_6017_p2;
        acc_7_V_reg_9204 <= acc_7_V_fu_6027_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        add_ln703_103_reg_9107 <= add_ln703_103_fu_5782_p2;
        add_ln703_108_reg_9112 <= add_ln703_108_fu_5796_p2;
        add_ln703_112_reg_9117 <= add_ln703_112_fu_5815_p2;
        add_ln703_117_reg_9122 <= add_ln703_117_fu_5829_p2;
        add_ln703_121_reg_9127 <= add_ln703_121_fu_5848_p2;
        add_ln703_126_reg_9132 <= add_ln703_126_fu_5862_p2;
        add_ln703_130_reg_9137 <= add_ln703_130_fu_5881_p2;
        add_ln703_135_reg_9142 <= add_ln703_135_fu_5895_p2;
        add_ln703_139_reg_9147 <= add_ln703_139_fu_5914_p2;
        add_ln703_144_reg_9152 <= add_ln703_144_fu_5928_p2;
        add_ln703_148_reg_9157 <= add_ln703_148_fu_5947_p2;
        add_ln703_81_reg_9082 <= add_ln703_81_fu_5697_p2;
        add_ln703_85_reg_9087 <= add_ln703_85_fu_5716_p2;
        add_ln703_90_reg_9092 <= add_ln703_90_fu_5730_p2;
        add_ln703_94_reg_9097 <= add_ln703_94_fu_5749_p2;
        add_ln703_99_reg_9102 <= add_ln703_99_fu_5763_p2;
        icmp_ln43_reg_6918_pp1_iter2_reg <= icmp_ln43_reg_6918_pp1_iter1_reg;
        icmp_ln43_reg_6918_pp1_iter3_reg <= icmp_ln43_reg_6918_pp1_iter2_reg;
        trunc_ln2_reg_8722 <= {{mul_ln1118_fu_6126_p2[25:10]}};
        trunc_ln708_100_reg_8837 <= {{mul_ln1118_121_fu_6287_p2[25:10]}};
        trunc_ln708_101_reg_8842 <= {{mul_ln1118_122_fu_6294_p2[25:10]}};
        trunc_ln708_102_reg_8847 <= {{mul_ln1118_123_fu_6301_p2[25:10]}};
        trunc_ln708_103_reg_8852 <= {{mul_ln1118_124_fu_6308_p2[25:10]}};
        trunc_ln708_104_reg_8857 <= {{mul_ln1118_125_fu_6315_p2[25:10]}};
        trunc_ln708_105_reg_8862 <= {{mul_ln1118_126_fu_6322_p2[25:10]}};
        trunc_ln708_106_reg_8867 <= {{mul_ln1118_127_fu_6329_p2[25:10]}};
        trunc_ln708_107_reg_8872 <= {{mul_ln1118_128_fu_6336_p2[25:10]}};
        trunc_ln708_108_reg_8877 <= {{mul_ln1118_129_fu_6343_p2[25:10]}};
        trunc_ln708_109_reg_8882 <= {{mul_ln1118_130_fu_6350_p2[25:10]}};
        trunc_ln708_110_reg_8887 <= {{mul_ln1118_131_fu_6357_p2[25:10]}};
        trunc_ln708_111_reg_8892 <= {{mul_ln1118_132_fu_6364_p2[25:10]}};
        trunc_ln708_112_reg_8897 <= {{mul_ln1118_133_fu_6371_p2[25:10]}};
        trunc_ln708_113_reg_8902 <= {{mul_ln1118_134_fu_6378_p2[25:10]}};
        trunc_ln708_114_reg_8907 <= {{mul_ln1118_135_fu_6385_p2[25:10]}};
        trunc_ln708_115_reg_8912 <= {{mul_ln1118_136_fu_6392_p2[25:10]}};
        trunc_ln708_116_reg_8917 <= {{mul_ln1118_137_fu_6399_p2[25:10]}};
        trunc_ln708_117_reg_8922 <= {{mul_ln1118_138_fu_6406_p2[25:10]}};
        trunc_ln708_118_reg_8927 <= {{mul_ln1118_139_fu_6413_p2[25:10]}};
        trunc_ln708_119_reg_8932 <= {{mul_ln1118_140_fu_6420_p2[25:10]}};
        trunc_ln708_120_reg_8937 <= {{mul_ln1118_141_fu_6427_p2[25:10]}};
        trunc_ln708_121_reg_8942 <= {{mul_ln1118_142_fu_6434_p2[25:10]}};
        trunc_ln708_122_reg_8947 <= {{mul_ln1118_143_fu_6441_p2[25:10]}};
        trunc_ln708_123_reg_8952 <= {{mul_ln1118_144_fu_6448_p2[25:10]}};
        trunc_ln708_124_reg_8957 <= {{mul_ln1118_145_fu_6455_p2[25:10]}};
        trunc_ln708_125_reg_8962 <= {{mul_ln1118_146_fu_6462_p2[25:10]}};
        trunc_ln708_126_reg_8967 <= {{mul_ln1118_147_fu_6469_p2[25:10]}};
        trunc_ln708_127_reg_8972 <= {{mul_ln1118_148_fu_6476_p2[25:10]}};
        trunc_ln708_128_reg_8977 <= {{mul_ln1118_149_fu_6483_p2[25:10]}};
        trunc_ln708_129_reg_8982 <= {{mul_ln1118_150_fu_6490_p2[25:10]}};
        trunc_ln708_130_reg_8987 <= {{mul_ln1118_151_fu_6497_p2[25:10]}};
        trunc_ln708_131_reg_8992 <= {{mul_ln1118_152_fu_6504_p2[25:10]}};
        trunc_ln708_132_reg_8997 <= {{mul_ln1118_153_fu_6511_p2[25:10]}};
        trunc_ln708_133_reg_9002 <= {{mul_ln1118_154_fu_6518_p2[25:10]}};
        trunc_ln708_134_reg_9007 <= {{mul_ln1118_155_fu_6525_p2[25:10]}};
        trunc_ln708_135_reg_9012 <= {{mul_ln1118_156_fu_6532_p2[25:10]}};
        trunc_ln708_136_reg_9017 <= {{mul_ln1118_157_fu_6539_p2[25:10]}};
        trunc_ln708_137_reg_9022 <= {{mul_ln1118_158_fu_6546_p2[25:10]}};
        trunc_ln708_138_reg_9027 <= {{mul_ln1118_159_fu_6553_p2[25:10]}};
        trunc_ln708_139_reg_9032 <= {{mul_ln1118_160_fu_6560_p2[25:10]}};
        trunc_ln708_140_reg_9037 <= {{mul_ln1118_161_fu_6567_p2[25:10]}};
        trunc_ln708_141_reg_9042 <= {{mul_ln1118_162_fu_6574_p2[25:10]}};
        trunc_ln708_142_reg_9047 <= {{mul_ln1118_163_fu_6581_p2[25:10]}};
        trunc_ln708_143_reg_9052 <= {{mul_ln1118_164_fu_6588_p2[25:10]}};
        trunc_ln708_144_reg_9057 <= {{mul_ln1118_165_fu_6595_p2[25:10]}};
        trunc_ln708_145_reg_9062 <= {{mul_ln1118_166_fu_6602_p2[25:10]}};
        trunc_ln708_146_reg_9067 <= {{mul_ln1118_167_fu_6609_p2[25:10]}};
        trunc_ln708_147_reg_9072 <= {{mul_ln1118_168_fu_6616_p2[25:10]}};
        trunc_ln708_148_reg_9077 <= {{mul_ln1118_169_fu_6623_p2[25:10]}};
        trunc_ln708_79_reg_8732 <= {{mul_ln1118_100_fu_6140_p2[25:10]}};
        trunc_ln708_80_reg_8737 <= {{mul_ln1118_101_fu_6147_p2[25:10]}};
        trunc_ln708_81_reg_8742 <= {{mul_ln1118_102_fu_6154_p2[25:10]}};
        trunc_ln708_82_reg_8747 <= {{mul_ln1118_103_fu_6161_p2[25:10]}};
        trunc_ln708_83_reg_8752 <= {{mul_ln1118_104_fu_6168_p2[25:10]}};
        trunc_ln708_84_reg_8757 <= {{mul_ln1118_105_fu_6175_p2[25:10]}};
        trunc_ln708_85_reg_8762 <= {{mul_ln1118_106_fu_6182_p2[25:10]}};
        trunc_ln708_86_reg_8767 <= {{mul_ln1118_107_fu_6189_p2[25:10]}};
        trunc_ln708_87_reg_8772 <= {{mul_ln1118_108_fu_6196_p2[25:10]}};
        trunc_ln708_88_reg_8777 <= {{mul_ln1118_109_fu_6203_p2[25:10]}};
        trunc_ln708_89_reg_8782 <= {{mul_ln1118_110_fu_6210_p2[25:10]}};
        trunc_ln708_90_reg_8787 <= {{mul_ln1118_111_fu_6217_p2[25:10]}};
        trunc_ln708_91_reg_8792 <= {{mul_ln1118_112_fu_6224_p2[25:10]}};
        trunc_ln708_92_reg_8797 <= {{mul_ln1118_113_fu_6231_p2[25:10]}};
        trunc_ln708_93_reg_8802 <= {{mul_ln1118_114_fu_6238_p2[25:10]}};
        trunc_ln708_94_reg_8807 <= {{mul_ln1118_115_fu_6245_p2[25:10]}};
        trunc_ln708_95_reg_8812 <= {{mul_ln1118_116_fu_6252_p2[25:10]}};
        trunc_ln708_96_reg_8817 <= {{mul_ln1118_117_fu_6259_p2[25:10]}};
        trunc_ln708_97_reg_8822 <= {{mul_ln1118_118_fu_6266_p2[25:10]}};
        trunc_ln708_98_reg_8827 <= {{mul_ln1118_119_fu_6273_p2[25:10]}};
        trunc_ln708_99_reg_8832 <= {{mul_ln1118_120_fu_6280_p2[25:10]}};
        trunc_ln708_s_reg_8727 <= {{mul_ln1118_99_fu_6133_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln79_reg_6702 <= add_ln79_fu_2024_p2;
        tmp_data_0_V_reg_6678 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_6684 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_6690 <= data_V_data_2_V_dout;
        tmp_data_3_V_reg_6696 <= data_V_data_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        and_ln289_2_reg_6900 <= and_ln289_2_fu_2732_p2;
        icmp_ln289_1_reg_6883 <= icmp_ln289_1_fu_2674_p2;
        icmp_ln289_reg_6873 <= icmp_ln289_fu_2664_p2;
        pX_2_load_reg_6894 <= pX_2;
        pY_2_load_reg_6888 <= pY_2;
        sX_2_load_reg_6868 <= sX_2;
        sY_2_load_reg_6878 <= sY_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_phi_ln56_10_reg_1008 <= ap_phi_reg_pp1_iter0_phi_ln56_10_reg_1008;
        ap_phi_reg_pp1_iter1_phi_ln56_11_reg_1021 <= ap_phi_reg_pp1_iter0_phi_ln56_11_reg_1021;
        ap_phi_reg_pp1_iter1_phi_ln56_12_reg_1034 <= ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1034;
        ap_phi_reg_pp1_iter1_phi_ln56_13_reg_1047 <= ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1047;
        ap_phi_reg_pp1_iter1_phi_ln56_14_reg_1060 <= ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1060;
        ap_phi_reg_pp1_iter1_phi_ln56_15_reg_1073 <= ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1073;
        ap_phi_reg_pp1_iter1_phi_ln56_16_reg_1086 <= ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1086;
        ap_phi_reg_pp1_iter1_phi_ln56_17_reg_1099 <= ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1099;
        ap_phi_reg_pp1_iter1_phi_ln56_18_reg_1112 <= ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1112;
        ap_phi_reg_pp1_iter1_phi_ln56_19_reg_1125 <= ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1125;
        ap_phi_reg_pp1_iter1_phi_ln56_1_reg_891 <= ap_phi_reg_pp1_iter0_phi_ln56_1_reg_891;
        ap_phi_reg_pp1_iter1_phi_ln56_20_reg_1138 <= ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1138;
        ap_phi_reg_pp1_iter1_phi_ln56_21_reg_1151 <= ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1151;
        ap_phi_reg_pp1_iter1_phi_ln56_22_reg_1164 <= ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1164;
        ap_phi_reg_pp1_iter1_phi_ln56_23_reg_1177 <= ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1177;
        ap_phi_reg_pp1_iter1_phi_ln56_24_reg_1190 <= ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1190;
        ap_phi_reg_pp1_iter1_phi_ln56_25_reg_1203 <= ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1203;
        ap_phi_reg_pp1_iter1_phi_ln56_26_reg_1216 <= ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1216;
        ap_phi_reg_pp1_iter1_phi_ln56_27_reg_1229 <= ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1229;
        ap_phi_reg_pp1_iter1_phi_ln56_28_reg_1242 <= ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1242;
        ap_phi_reg_pp1_iter1_phi_ln56_29_reg_1255 <= ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1255;
        ap_phi_reg_pp1_iter1_phi_ln56_2_reg_904 <= ap_phi_reg_pp1_iter0_phi_ln56_2_reg_904;
        ap_phi_reg_pp1_iter1_phi_ln56_30_reg_1268 <= ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1268;
        ap_phi_reg_pp1_iter1_phi_ln56_31_reg_1281 <= ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1281;
        ap_phi_reg_pp1_iter1_phi_ln56_32_reg_1294 <= ap_phi_reg_pp1_iter0_phi_ln56_32_reg_1294;
        ap_phi_reg_pp1_iter1_phi_ln56_33_reg_1307 <= ap_phi_reg_pp1_iter0_phi_ln56_33_reg_1307;
        ap_phi_reg_pp1_iter1_phi_ln56_34_reg_1320 <= ap_phi_reg_pp1_iter0_phi_ln56_34_reg_1320;
        ap_phi_reg_pp1_iter1_phi_ln56_35_reg_1333 <= ap_phi_reg_pp1_iter0_phi_ln56_35_reg_1333;
        ap_phi_reg_pp1_iter1_phi_ln56_36_reg_1346 <= ap_phi_reg_pp1_iter0_phi_ln56_36_reg_1346;
        ap_phi_reg_pp1_iter1_phi_ln56_37_reg_1359 <= ap_phi_reg_pp1_iter0_phi_ln56_37_reg_1359;
        ap_phi_reg_pp1_iter1_phi_ln56_38_reg_1372 <= ap_phi_reg_pp1_iter0_phi_ln56_38_reg_1372;
        ap_phi_reg_pp1_iter1_phi_ln56_39_reg_1385 <= ap_phi_reg_pp1_iter0_phi_ln56_39_reg_1385;
        ap_phi_reg_pp1_iter1_phi_ln56_3_reg_917 <= ap_phi_reg_pp1_iter0_phi_ln56_3_reg_917;
        ap_phi_reg_pp1_iter1_phi_ln56_40_reg_1398 <= ap_phi_reg_pp1_iter0_phi_ln56_40_reg_1398;
        ap_phi_reg_pp1_iter1_phi_ln56_41_reg_1411 <= ap_phi_reg_pp1_iter0_phi_ln56_41_reg_1411;
        ap_phi_reg_pp1_iter1_phi_ln56_42_reg_1424 <= ap_phi_reg_pp1_iter0_phi_ln56_42_reg_1424;
        ap_phi_reg_pp1_iter1_phi_ln56_43_reg_1437 <= ap_phi_reg_pp1_iter0_phi_ln56_43_reg_1437;
        ap_phi_reg_pp1_iter1_phi_ln56_44_reg_1450 <= ap_phi_reg_pp1_iter0_phi_ln56_44_reg_1450;
        ap_phi_reg_pp1_iter1_phi_ln56_45_reg_1463 <= ap_phi_reg_pp1_iter0_phi_ln56_45_reg_1463;
        ap_phi_reg_pp1_iter1_phi_ln56_46_reg_1476 <= ap_phi_reg_pp1_iter0_phi_ln56_46_reg_1476;
        ap_phi_reg_pp1_iter1_phi_ln56_47_reg_1489 <= ap_phi_reg_pp1_iter0_phi_ln56_47_reg_1489;
        ap_phi_reg_pp1_iter1_phi_ln56_48_reg_1502 <= ap_phi_reg_pp1_iter0_phi_ln56_48_reg_1502;
        ap_phi_reg_pp1_iter1_phi_ln56_49_reg_1515 <= ap_phi_reg_pp1_iter0_phi_ln56_49_reg_1515;
        ap_phi_reg_pp1_iter1_phi_ln56_4_reg_930 <= ap_phi_reg_pp1_iter0_phi_ln56_4_reg_930;
        ap_phi_reg_pp1_iter1_phi_ln56_50_reg_1528 <= ap_phi_reg_pp1_iter0_phi_ln56_50_reg_1528;
        ap_phi_reg_pp1_iter1_phi_ln56_51_reg_1541 <= ap_phi_reg_pp1_iter0_phi_ln56_51_reg_1541;
        ap_phi_reg_pp1_iter1_phi_ln56_52_reg_1554 <= ap_phi_reg_pp1_iter0_phi_ln56_52_reg_1554;
        ap_phi_reg_pp1_iter1_phi_ln56_53_reg_1567 <= ap_phi_reg_pp1_iter0_phi_ln56_53_reg_1567;
        ap_phi_reg_pp1_iter1_phi_ln56_54_reg_1580 <= ap_phi_reg_pp1_iter0_phi_ln56_54_reg_1580;
        ap_phi_reg_pp1_iter1_phi_ln56_55_reg_1593 <= ap_phi_reg_pp1_iter0_phi_ln56_55_reg_1593;
        ap_phi_reg_pp1_iter1_phi_ln56_56_reg_1606 <= ap_phi_reg_pp1_iter0_phi_ln56_56_reg_1606;
        ap_phi_reg_pp1_iter1_phi_ln56_57_reg_1619 <= ap_phi_reg_pp1_iter0_phi_ln56_57_reg_1619;
        ap_phi_reg_pp1_iter1_phi_ln56_58_reg_1632 <= ap_phi_reg_pp1_iter0_phi_ln56_58_reg_1632;
        ap_phi_reg_pp1_iter1_phi_ln56_59_reg_1645 <= ap_phi_reg_pp1_iter0_phi_ln56_59_reg_1645;
        ap_phi_reg_pp1_iter1_phi_ln56_5_reg_943 <= ap_phi_reg_pp1_iter0_phi_ln56_5_reg_943;
        ap_phi_reg_pp1_iter1_phi_ln56_60_reg_1658 <= ap_phi_reg_pp1_iter0_phi_ln56_60_reg_1658;
        ap_phi_reg_pp1_iter1_phi_ln56_61_reg_1671 <= ap_phi_reg_pp1_iter0_phi_ln56_61_reg_1671;
        ap_phi_reg_pp1_iter1_phi_ln56_62_reg_1684 <= ap_phi_reg_pp1_iter0_phi_ln56_62_reg_1684;
        ap_phi_reg_pp1_iter1_phi_ln56_63_reg_1697 <= ap_phi_reg_pp1_iter0_phi_ln56_63_reg_1697;
        ap_phi_reg_pp1_iter1_phi_ln56_64_reg_1710 <= ap_phi_reg_pp1_iter0_phi_ln56_64_reg_1710;
        ap_phi_reg_pp1_iter1_phi_ln56_65_reg_1723 <= ap_phi_reg_pp1_iter0_phi_ln56_65_reg_1723;
        ap_phi_reg_pp1_iter1_phi_ln56_66_reg_1736 <= ap_phi_reg_pp1_iter0_phi_ln56_66_reg_1736;
        ap_phi_reg_pp1_iter1_phi_ln56_67_reg_1749 <= ap_phi_reg_pp1_iter0_phi_ln56_67_reg_1749;
        ap_phi_reg_pp1_iter1_phi_ln56_68_reg_1762 <= ap_phi_reg_pp1_iter0_phi_ln56_68_reg_1762;
        ap_phi_reg_pp1_iter1_phi_ln56_69_reg_1775 <= ap_phi_reg_pp1_iter0_phi_ln56_69_reg_1775;
        ap_phi_reg_pp1_iter1_phi_ln56_6_reg_956 <= ap_phi_reg_pp1_iter0_phi_ln56_6_reg_956;
        ap_phi_reg_pp1_iter1_phi_ln56_70_reg_1788 <= ap_phi_reg_pp1_iter0_phi_ln56_70_reg_1788;
        ap_phi_reg_pp1_iter1_phi_ln56_71_reg_1801 <= ap_phi_reg_pp1_iter0_phi_ln56_71_reg_1801;
        ap_phi_reg_pp1_iter1_phi_ln56_7_reg_969 <= ap_phi_reg_pp1_iter0_phi_ln56_7_reg_969;
        ap_phi_reg_pp1_iter1_phi_ln56_8_reg_982 <= ap_phi_reg_pp1_iter0_phi_ln56_8_reg_982;
        ap_phi_reg_pp1_iter1_phi_ln56_9_reg_995 <= ap_phi_reg_pp1_iter0_phi_ln56_9_reg_995;
        ap_phi_reg_pp1_iter1_phi_ln56_reg_878 <= ap_phi_reg_pp1_iter0_phi_ln56_reg_878;
        w_index_reg_6904 <= w_index_fu_2742_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_ic_reg_6711 <= i_ic_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln43_reg_6918 <= icmp_ln43_fu_2761_p2;
        icmp_ln43_reg_6918_pp1_iter1_reg <= icmp_ln43_reg_6918;
        or_ln_reg_6914[1 : 0] <= or_ln_fu_2753_p3[1 : 0];
        tmp_100_reg_7017 <= {{w5_V_q0[63:48]}};
        tmp_101_reg_7042 <= {{w5_V_q0[79:64]}};
        tmp_102_reg_7067 <= {{w5_V_q0[95:80]}};
        tmp_103_reg_7092 <= {{w5_V_q0[111:96]}};
        tmp_104_reg_7117 <= {{w5_V_q0[127:112]}};
        tmp_105_reg_7142 <= {{w5_V_q0[143:128]}};
        tmp_106_reg_7167 <= {{w5_V_q0[159:144]}};
        tmp_107_reg_7192 <= {{w5_V_q0[175:160]}};
        tmp_108_reg_7217 <= {{w5_V_q0[191:176]}};
        tmp_109_reg_7242 <= {{w5_V_q0[207:192]}};
        tmp_110_reg_7267 <= {{w5_V_q0[223:208]}};
        tmp_111_reg_7292 <= {{w5_V_q0[239:224]}};
        tmp_112_reg_7317 <= {{w5_V_q0[255:240]}};
        tmp_113_reg_7342 <= {{w5_V_q0[271:256]}};
        tmp_114_reg_7367 <= {{w5_V_q0[287:272]}};
        tmp_115_reg_7392 <= {{w5_V_q0[303:288]}};
        tmp_116_reg_7417 <= {{w5_V_q0[319:304]}};
        tmp_117_reg_7442 <= {{w5_V_q0[335:320]}};
        tmp_118_reg_7467 <= {{w5_V_q0[351:336]}};
        tmp_119_reg_7492 <= {{w5_V_q0[367:352]}};
        tmp_120_reg_7517 <= {{w5_V_q0[383:368]}};
        tmp_121_reg_7542 <= {{w5_V_q0[399:384]}};
        tmp_122_reg_7567 <= {{w5_V_q0[415:400]}};
        tmp_123_reg_7592 <= {{w5_V_q0[431:416]}};
        tmp_124_reg_7617 <= {{w5_V_q0[447:432]}};
        tmp_125_reg_7642 <= {{w5_V_q0[463:448]}};
        tmp_126_reg_7667 <= {{w5_V_q0[479:464]}};
        tmp_127_reg_7692 <= {{w5_V_q0[495:480]}};
        tmp_128_reg_7717 <= {{w5_V_q0[511:496]}};
        tmp_129_reg_7742 <= {{w5_V_q0[527:512]}};
        tmp_130_reg_7767 <= {{w5_V_q0[543:528]}};
        tmp_131_reg_7792 <= {{w5_V_q0[559:544]}};
        tmp_132_reg_7817 <= {{w5_V_q0[575:560]}};
        tmp_133_reg_7842 <= {{w5_V_q0[591:576]}};
        tmp_134_reg_7867 <= {{w5_V_q0[607:592]}};
        tmp_135_reg_7892 <= {{w5_V_q0[623:608]}};
        tmp_136_reg_7917 <= {{w5_V_q0[639:624]}};
        tmp_137_reg_7942 <= {{w5_V_q0[655:640]}};
        tmp_138_reg_7967 <= {{w5_V_q0[671:656]}};
        tmp_139_reg_7992 <= {{w5_V_q0[687:672]}};
        tmp_140_reg_8017 <= {{w5_V_q0[703:688]}};
        tmp_141_reg_8042 <= {{w5_V_q0[719:704]}};
        tmp_142_reg_8067 <= {{w5_V_q0[735:720]}};
        tmp_143_reg_8092 <= {{w5_V_q0[751:736]}};
        tmp_144_reg_8117 <= {{w5_V_q0[767:752]}};
        tmp_145_reg_8142 <= {{w5_V_q0[783:768]}};
        tmp_146_reg_8167 <= {{w5_V_q0[799:784]}};
        tmp_147_reg_8192 <= {{w5_V_q0[815:800]}};
        tmp_148_reg_8217 <= {{w5_V_q0[831:816]}};
        tmp_149_reg_8242 <= {{w5_V_q0[847:832]}};
        tmp_150_reg_8267 <= {{w5_V_q0[863:848]}};
        tmp_151_reg_8292 <= {{w5_V_q0[879:864]}};
        tmp_152_reg_8317 <= {{w5_V_q0[895:880]}};
        tmp_153_reg_8342 <= {{w5_V_q0[911:896]}};
        tmp_154_reg_8367 <= {{w5_V_q0[927:912]}};
        tmp_155_reg_8392 <= {{w5_V_q0[943:928]}};
        tmp_156_reg_8417 <= {{w5_V_q0[959:944]}};
        tmp_157_reg_8442 <= {{w5_V_q0[975:960]}};
        tmp_158_reg_8467 <= {{w5_V_q0[991:976]}};
        tmp_159_reg_8492 <= {{w5_V_q0[1007:992]}};
        tmp_160_reg_8517 <= {{w5_V_q0[1023:1008]}};
        tmp_161_reg_8542 <= {{w5_V_q0[1039:1024]}};
        tmp_162_reg_8567 <= {{w5_V_q0[1055:1040]}};
        tmp_163_reg_8592 <= {{w5_V_q0[1071:1056]}};
        tmp_164_reg_8617 <= {{w5_V_q0[1087:1072]}};
        tmp_165_reg_8642 <= {{w5_V_q0[1103:1088]}};
        tmp_166_reg_8667 <= {{w5_V_q0[1119:1104]}};
        tmp_167_reg_8692 <= {{w5_V_q0[1135:1120]}};
        tmp_168_reg_8717 <= {{w5_V_q0[1146:1136]}};
        tmp_98_reg_6967 <= {{w5_V_q0[31:16]}};
        tmp_99_reg_6992 <= {{w5_V_q0[47:32]}};
        trunc_ln56_reg_6942 <= trunc_ln56_fu_2783_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2176_p2 == 1'd0) & (icmp_ln203_fu_2200_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_0 <= select_ln203_fu_2206_p3;
        kernel_data_V_1_12 <= select_ln203_4_fu_2318_p3;
        kernel_data_V_1_13 <= select_ln203_5_fu_2337_p3;
        kernel_data_V_1_14 <= select_ln203_6_fu_2356_p3;
        kernel_data_V_1_15 <= select_ln203_7_fu_2375_p3;
        kernel_data_V_1_24 <= select_ln203_8_fu_2394_p3;
        kernel_data_V_1_25 <= select_ln203_9_fu_2413_p3;
        kernel_data_V_1_26 <= select_ln203_10_fu_2432_p3;
        kernel_data_V_1_27 <= select_ln203_11_fu_2451_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2176_p2 == 1'd0) & (icmp_ln203_1_fu_2238_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_1 <= select_ln203_1_fu_2225_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2470_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 == 3'd2))) begin
        kernel_data_V_1_10 <= tmp_92_fu_2498_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kernel_data_V_1_10_load_reg_6750 <= kernel_data_V_1_10;
        kernel_data_V_1_11_load_reg_6755 <= kernel_data_V_1_11;
        kernel_data_V_1_20_load_reg_6760 <= kernel_data_V_1_20;
        kernel_data_V_1_21_load_reg_6765 <= kernel_data_V_1_21;
        kernel_data_V_1_22_load_reg_6770 <= kernel_data_V_1_22;
        kernel_data_V_1_23_load_reg_6775 <= kernel_data_V_1_23;
        kernel_data_V_1_32_load_reg_6780 <= kernel_data_V_1_32;
        kernel_data_V_1_33_load_reg_6785 <= kernel_data_V_1_33;
        kernel_data_V_1_34_load_reg_6790 <= kernel_data_V_1_34;
        kernel_data_V_1_35_load_reg_6795 <= kernel_data_V_1_35;
        kernel_data_V_1_8_load_reg_6740 <= kernel_data_V_1_8;
        kernel_data_V_1_9_load_reg_6745 <= kernel_data_V_1_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 == 3'd0) & (icmp_ln213_fu_2470_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kernel_data_V_1_11 <= tmp_92_fu_2498_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_fu_2200_p2 == 1'd0) & (icmp_ln194_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_16 <= select_ln203_4_fu_2318_p3;
        kernel_data_V_1_17 <= select_ln203_5_fu_2337_p3;
        kernel_data_V_1_18 <= select_ln203_6_fu_2356_p3;
        kernel_data_V_1_19 <= select_ln203_7_fu_2375_p3;
        kernel_data_V_1_28 <= select_ln203_8_fu_2394_p3;
        kernel_data_V_1_29 <= select_ln203_9_fu_2413_p3;
        kernel_data_V_1_30 <= select_ln203_10_fu_2432_p3;
        kernel_data_V_1_31 <= select_ln203_11_fu_2451_p3;
        kernel_data_V_1_4 <= select_ln203_fu_2206_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2176_p2 == 1'd0) & (icmp_ln203_2_fu_2269_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_2 <= select_ln203_2_fu_2256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 == 3'd0))) begin
        kernel_data_V_1_20 <= tmp_94_fu_2564_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 == 3'd1))) begin
        kernel_data_V_1_21 <= tmp_94_fu_2564_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_1_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 == 3'd2))) begin
        kernel_data_V_1_22 <= tmp_94_fu_2564_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 == 3'd2) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 == 3'd1) & ~(ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 == 3'd0) & (icmp_ln213_1_fu_2536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        kernel_data_V_1_23 <= tmp_94_fu_2564_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2176_p2 == 1'd0) & (icmp_ln203_3_fu_2300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_3 <= select_ln203_3_fu_2287_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_2628_p3 == 6'd32) & (icmp_ln213_2_fu_2602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_32 <= tmp_95_fu_2618_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_2628_p3 == 6'd33) & (icmp_ln213_2_fu_2602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_33 <= tmp_95_fu_2618_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln203_2_fu_2628_p3 == 6'd34) & (icmp_ln213_2_fu_2602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_34 <= tmp_95_fu_2618_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~(or_ln203_2_fu_2628_p3 == 6'd34) & ~(or_ln203_2_fu_2628_p3 == 6'd33) & ~(or_ln203_2_fu_2628_p3 == 6'd32) & (icmp_ln213_2_fu_2602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        kernel_data_V_1_35 <= tmp_95_fu_2618_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_1_fu_2238_p2 == 1'd0) & (icmp_ln194_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_5 <= select_ln203_1_fu_2225_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_2_fu_2269_p2 == 1'd0) & (icmp_ln194_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_6 <= select_ln203_2_fu_2256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln203_3_fu_2300_p2 == 1'd0) & (icmp_ln194_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        kernel_data_V_1_7 <= select_ln203_3_fu_2287_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2470_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 == 3'd0))) begin
        kernel_data_V_1_8 <= tmp_92_fu_2498_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln213_fu_2470_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 == 3'd1))) begin
        kernel_data_V_1_9 <= tmp_92_fu_2498_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln313_fu_6033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_1905_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_1_fu_708 <= shift_buffer_0_0_V_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_2_fu_712 <= shift_buffer_0_0_V_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_3_fu_716 <= shift_buffer_0_0_V_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        shift_buffer_0_3_V_fu_704 <= shift_buffer_0_0_V_reg_809;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_1_fu_692 <= shift_buffer_1_0_V_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_2_fu_696 <= shift_buffer_1_0_V_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_3_fu_700 <= shift_buffer_1_0_V_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln246_reg_6716 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        shift_buffer_1_3_V_fu_688 <= shift_buffer_1_0_V_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        trunc_ln246_reg_6716 <= trunc_ln246_fu_2042_p1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln79_fu_6120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_6033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        if ((icmp_ln317_fu_6079_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1905_p4 = 32'd0;
        end else if ((icmp_ln317_fu_6079_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_1905_p4 = select_ln323_fu_6100_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_1905_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_1905_p4 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln43_reg_6918 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_w_index132_phi_fu_870_p4 = w_index_reg_6904;
    end else begin
        ap_phi_mux_w_index132_phi_fu_870_p4 = w_index132_reg_866;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln79_fu_6120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd0) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd0) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd1) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd1) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd2) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd2) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd3) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_fu_2042_p1 == 2'd3) & (icmp_ln241_fu_2030_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        line_buffer_Array_V_1_0_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_1_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_2_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln246_reg_6716 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1_1_3_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'd1 == and_ln289_2_reg_6900) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op43 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln241_fu_2030_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln194_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln213_fu_2470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln213_1_fu_2536_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'd1 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'd0 == and_ln289_2_fu_2732_p2) & (icmp_ln213_2_fu_2602_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (ap_enable_reg_pp1_iter3 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln79_fu_6120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln79_fu_6120_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataIn_V_assign_fu_2046_p5 = i_ic4_0_i_i_i_reg_785[1:0];

assign acc_0_V_fu_5957_p2 = (add_ln703_86_fu_5953_p2 + tmp_data_0_V_7130_reg_1814);

assign acc_1_V_fu_5967_p2 = (add_ln703_95_fu_5963_p2 + tmp_data_1_V_7128_reg_1825);

assign acc_2_V_fu_5977_p2 = (add_ln703_104_fu_5973_p2 + tmp_data_2_V_7126_reg_1836);

assign acc_3_V_fu_5987_p2 = (add_ln703_113_fu_5983_p2 + tmp_data_3_V_7124_reg_1847);

assign acc_4_V_fu_5997_p2 = (add_ln703_122_fu_5993_p2 + tmp_data_4_V_5122_reg_1858);

assign acc_5_V_fu_6007_p2 = (add_ln703_131_fu_6003_p2 + tmp_data_5_V_5120_reg_1869);

assign acc_6_V_fu_6017_p2 = (add_ln703_140_fu_6013_p2 + tmp_data_6_V_5118_reg_1880);

assign acc_7_V_fu_6027_p2 = (tmp_data_7_V_5116_reg_1891 + add_ln703_149_fu_6023_p2);

assign add_ln213_1_fu_2542_p2 = (i_ic2_0_i_i_i_i_1_reg_844 + 3'd1);

assign add_ln213_2_fu_2608_p2 = (i_ic2_0_i_i_i_i_2_reg_855 + 3'd1);

assign add_ln213_fu_2476_p2 = (i_ic2_0_i_i_i_i_0_reg_833 + 3'd1);

assign add_ln321_fu_6084_p2 = (pY_2_load_reg_6888 + 32'd1);

assign add_ln323_fu_6095_p2 = (sY_2_load_reg_6878 + 32'd1);

assign add_ln326_fu_6038_p2 = (pX_2_load_reg_6894 + 32'd1);

assign add_ln328_fu_6049_p2 = (sX_2_load_reg_6868 + 32'd1);

assign add_ln703_100_fu_5769_p2 = (trunc_ln708_100_reg_8837 + trunc_ln708_99_reg_8832);

assign add_ln703_101_fu_5773_p2 = (trunc_ln708_103_reg_8852 + trunc_ln708_102_reg_8847);

assign add_ln703_102_fu_5777_p2 = (trunc_ln708_101_reg_8842 + add_ln703_101_fu_5773_p2);

assign add_ln703_103_fu_5782_p2 = (add_ln703_100_fu_5769_p2 + add_ln703_102_fu_5777_p2);

assign add_ln703_104_fu_5973_p2 = (add_ln703_99_reg_9102 + add_ln703_103_reg_9107);

assign add_ln703_106_fu_5788_p2 = (trunc_ln708_105_reg_8862 + trunc_ln708_104_reg_8857);

assign add_ln703_107_fu_5792_p2 = (trunc_ln708_107_reg_8872 + trunc_ln708_106_reg_8867);

assign add_ln703_108_fu_5796_p2 = (add_ln703_106_fu_5788_p2 + add_ln703_107_fu_5792_p2);

assign add_ln703_109_fu_5802_p2 = (trunc_ln708_109_reg_8882 + trunc_ln708_108_reg_8877);

assign add_ln703_110_fu_5806_p2 = (trunc_ln708_112_reg_8897 + trunc_ln708_111_reg_8892);

assign add_ln703_111_fu_5810_p2 = (trunc_ln708_110_reg_8887 + add_ln703_110_fu_5806_p2);

assign add_ln703_112_fu_5815_p2 = (add_ln703_109_fu_5802_p2 + add_ln703_111_fu_5810_p2);

assign add_ln703_113_fu_5983_p2 = (add_ln703_108_reg_9112 + add_ln703_112_reg_9117);

assign add_ln703_115_fu_5821_p2 = (trunc_ln708_114_reg_8907 + trunc_ln708_113_reg_8902);

assign add_ln703_116_fu_5825_p2 = (trunc_ln708_116_reg_8917 + trunc_ln708_115_reg_8912);

assign add_ln703_117_fu_5829_p2 = (add_ln703_115_fu_5821_p2 + add_ln703_116_fu_5825_p2);

assign add_ln703_118_fu_5835_p2 = (trunc_ln708_118_reg_8927 + trunc_ln708_117_reg_8922);

assign add_ln703_119_fu_5839_p2 = (trunc_ln708_121_reg_8942 + trunc_ln708_120_reg_8937);

assign add_ln703_120_fu_5843_p2 = (trunc_ln708_119_reg_8932 + add_ln703_119_fu_5839_p2);

assign add_ln703_121_fu_5848_p2 = (add_ln703_118_fu_5835_p2 + add_ln703_120_fu_5843_p2);

assign add_ln703_122_fu_5993_p2 = (add_ln703_117_reg_9122 + add_ln703_121_reg_9127);

assign add_ln703_124_fu_5854_p2 = (trunc_ln708_123_reg_8952 + trunc_ln708_122_reg_8947);

assign add_ln703_125_fu_5858_p2 = (trunc_ln708_125_reg_8962 + trunc_ln708_124_reg_8957);

assign add_ln703_126_fu_5862_p2 = (add_ln703_124_fu_5854_p2 + add_ln703_125_fu_5858_p2);

assign add_ln703_127_fu_5868_p2 = (trunc_ln708_127_reg_8972 + trunc_ln708_126_reg_8967);

assign add_ln703_128_fu_5872_p2 = (trunc_ln708_130_reg_8987 + trunc_ln708_129_reg_8982);

assign add_ln703_129_fu_5876_p2 = (trunc_ln708_128_reg_8977 + add_ln703_128_fu_5872_p2);

assign add_ln703_130_fu_5881_p2 = (add_ln703_127_fu_5868_p2 + add_ln703_129_fu_5876_p2);

assign add_ln703_131_fu_6003_p2 = (add_ln703_126_reg_9132 + add_ln703_130_reg_9137);

assign add_ln703_133_fu_5887_p2 = (trunc_ln708_132_reg_8997 + trunc_ln708_131_reg_8992);

assign add_ln703_134_fu_5891_p2 = (trunc_ln708_134_reg_9007 + trunc_ln708_133_reg_9002);

assign add_ln703_135_fu_5895_p2 = (add_ln703_133_fu_5887_p2 + add_ln703_134_fu_5891_p2);

assign add_ln703_136_fu_5901_p2 = (trunc_ln708_136_reg_9017 + trunc_ln708_135_reg_9012);

assign add_ln703_137_fu_5905_p2 = (trunc_ln708_139_reg_9032 + trunc_ln708_138_reg_9027);

assign add_ln703_138_fu_5909_p2 = (trunc_ln708_137_reg_9022 + add_ln703_137_fu_5905_p2);

assign add_ln703_139_fu_5914_p2 = (add_ln703_136_fu_5901_p2 + add_ln703_138_fu_5909_p2);

assign add_ln703_140_fu_6013_p2 = (add_ln703_135_reg_9142 + add_ln703_139_reg_9147);

assign add_ln703_142_fu_5920_p2 = (trunc_ln708_140_reg_9037 + trunc_ln708_141_reg_9042);

assign add_ln703_143_fu_5924_p2 = (trunc_ln708_142_reg_9047 + trunc_ln708_143_reg_9052);

assign add_ln703_144_fu_5928_p2 = (add_ln703_143_fu_5924_p2 + add_ln703_142_fu_5920_p2);

assign add_ln703_145_fu_5934_p2 = (trunc_ln708_144_reg_9057 + trunc_ln708_145_reg_9062);

assign add_ln703_146_fu_5938_p2 = (trunc_ln708_147_reg_9072 + trunc_ln708_148_reg_9077);

assign add_ln703_147_fu_5942_p2 = (add_ln703_146_fu_5938_p2 + trunc_ln708_146_reg_9067);

assign add_ln703_148_fu_5947_p2 = (add_ln703_147_fu_5942_p2 + add_ln703_145_fu_5934_p2);

assign add_ln703_149_fu_6023_p2 = (add_ln703_148_reg_9157 + add_ln703_144_reg_9152);

assign add_ln703_80_fu_5693_p2 = (trunc_ln708_80_reg_8737 + trunc_ln708_79_reg_8732);

assign add_ln703_81_fu_5697_p2 = (add_ln703_fu_5689_p2 + add_ln703_80_fu_5693_p2);

assign add_ln703_82_fu_5703_p2 = (trunc_ln708_82_reg_8747 + trunc_ln708_81_reg_8742);

assign add_ln703_83_fu_5707_p2 = (trunc_ln708_85_reg_8762 + trunc_ln708_84_reg_8757);

assign add_ln703_84_fu_5711_p2 = (trunc_ln708_83_reg_8752 + add_ln703_83_fu_5707_p2);

assign add_ln703_85_fu_5716_p2 = (add_ln703_82_fu_5703_p2 + add_ln703_84_fu_5711_p2);

assign add_ln703_86_fu_5953_p2 = (add_ln703_81_reg_9082 + add_ln703_85_reg_9087);

assign add_ln703_88_fu_5722_p2 = (trunc_ln708_87_reg_8772 + trunc_ln708_86_reg_8767);

assign add_ln703_89_fu_5726_p2 = (trunc_ln708_89_reg_8782 + trunc_ln708_88_reg_8777);

assign add_ln703_90_fu_5730_p2 = (add_ln703_88_fu_5722_p2 + add_ln703_89_fu_5726_p2);

assign add_ln703_91_fu_5736_p2 = (trunc_ln708_91_reg_8792 + trunc_ln708_90_reg_8787);

assign add_ln703_92_fu_5740_p2 = (trunc_ln708_94_reg_8807 + trunc_ln708_93_reg_8802);

assign add_ln703_93_fu_5744_p2 = (trunc_ln708_92_reg_8797 + add_ln703_92_fu_5740_p2);

assign add_ln703_94_fu_5749_p2 = (add_ln703_91_fu_5736_p2 + add_ln703_93_fu_5744_p2);

assign add_ln703_95_fu_5963_p2 = (add_ln703_90_reg_9092 + add_ln703_94_reg_9097);

assign add_ln703_97_fu_5755_p2 = (trunc_ln708_96_reg_8817 + trunc_ln708_95_reg_8812);

assign add_ln703_98_fu_5759_p2 = (trunc_ln708_98_reg_8827 + trunc_ln708_97_reg_8822);

assign add_ln703_99_fu_5763_p2 = (add_ln703_97_fu_5755_p2 + add_ln703_98_fu_5759_p2);

assign add_ln703_fu_5689_p2 = (trunc_ln708_s_reg_8727 + trunc_ln2_reg_8722);

assign add_ln79_fu_2024_p2 = (indvar_flatten133_reg_773 + 6'd1);

assign and_ln289_1_fu_2726_p2 = (icmp_ln289_3_fu_2714_p2 & icmp_ln289_2_fu_2694_p2);

assign and_ln289_2_fu_2732_p2 = (and_ln289_fu_2720_p2 & and_ln289_1_fu_2726_p2);

assign and_ln289_fu_2720_p2 = (icmp_ln289_fu_2664_p2 & icmp_ln289_1_fu_2674_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16 = ((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900));
end

always @ (*) begin
    ap_condition_1543 = (~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (1'b1 == ap_CS_fsm_state16));
end

always @ (*) begin
    ap_condition_2240 = (~((io_acc_block_signal_op1476 == 1'b0) & (1'd1 == and_ln289_2_reg_6900)) & (icmp_ln313_fu_6033_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16));
end

always @ (*) begin
    ap_condition_603 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_685 = (~(or_ln_reg_6914 == 6'd32) & ~(or_ln_reg_6914 == 6'd33) & ~(or_ln_reg_6914 == 6'd34));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_i_ic2_0_i_i_i_i_0_phi_fu_837_p4 = i_ic2_0_i_i_i_i_0_reg_833;

assign ap_phi_mux_i_ic2_0_i_i_i_i_1_phi_fu_848_p4 = i_ic2_0_i_i_i_i_1_reg_844;

assign ap_phi_reg_pp1_iter0_phi_ln56_10_reg_1008 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_11_reg_1021 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_12_reg_1034 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_13_reg_1047 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_14_reg_1060 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_15_reg_1073 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_16_reg_1086 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_17_reg_1099 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_18_reg_1112 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_19_reg_1125 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_1_reg_891 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_20_reg_1138 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_21_reg_1151 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_22_reg_1164 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_23_reg_1177 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_24_reg_1190 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_25_reg_1203 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_26_reg_1216 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_27_reg_1229 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_28_reg_1242 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_29_reg_1255 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_2_reg_904 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_30_reg_1268 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_31_reg_1281 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_32_reg_1294 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_33_reg_1307 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_34_reg_1320 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_35_reg_1333 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_36_reg_1346 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_37_reg_1359 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_38_reg_1372 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_39_reg_1385 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_3_reg_917 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_40_reg_1398 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_41_reg_1411 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_42_reg_1424 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_43_reg_1437 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_44_reg_1450 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_45_reg_1463 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_46_reg_1476 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_47_reg_1489 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_48_reg_1502 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_49_reg_1515 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_4_reg_930 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_50_reg_1528 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_51_reg_1541 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_52_reg_1554 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_53_reg_1567 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_54_reg_1580 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_55_reg_1593 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_56_reg_1606 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_57_reg_1619 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_58_reg_1632 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_59_reg_1645 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_5_reg_943 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_60_reg_1658 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_61_reg_1671 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_62_reg_1684 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_63_reg_1697 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_64_reg_1710 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_65_reg_1723 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_66_reg_1736 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_67_reg_1749 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_68_reg_1762 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_69_reg_1775 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_6_reg_956 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_70_reg_1788 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_71_reg_1801 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_7_reg_969 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_8_reg_982 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_9_reg_995 = 'bx;

assign ap_phi_reg_pp1_iter0_phi_ln56_reg_878 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_ic_fu_2036_p2 = (i_ic4_0_i_i_i_reg_785 + 3'd1);

assign i_iw_fu_2182_p2 = (i_iw_0_i_i_i_i_reg_822 + 2'd1);

assign icmp_ln194_fu_2176_p2 = ((i_iw_0_i_i_i_i_reg_822 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_1_fu_2238_p2 = ((or_ln203_fu_2232_p2 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln203_2_fu_2269_p2 = ((or_ln203_1_fu_2263_p2 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln203_3_fu_2300_p2 = ((or_ln203_3_fu_2294_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_2200_p2 = ((shl_ln_fu_2192_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln213_1_fu_2536_p2 = ((i_ic2_0_i_i_i_i_1_reg_844 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_2_fu_2602_p2 = ((i_ic2_0_i_i_i_i_2_reg_855 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln213_fu_2470_p2 = ((i_ic2_0_i_i_i_i_0_reg_833 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_2030_p2 = ((i_ic4_0_i_i_i_reg_785 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln289_1_fu_2674_p2 = ((sY_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_2694_p2 = (($signed(tmp_fu_2684_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_2714_p2 = (($signed(tmp_72_fu_2704_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2664_p2 = ((sX_2 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_6033_p2 = ((pX_2_load_reg_6894 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_6079_p2 = ((pY_2_load_reg_6888 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_2761_p2 = ((ap_phi_mux_w_index132_phi_fu_870_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_6120_p2 = ((indvar_flatten133_reg_773 == 6'd35) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op1476 = (res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op43 = (data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign or_ln203_1_fu_2263_p2 = (shl_ln_fu_2192_p3 | 3'd2);

assign or_ln203_2_fu_2628_p3 = {{3'd4}, {i_ic2_0_i_i_i_i_2_reg_855}};

assign or_ln203_3_fu_2294_p2 = (shl_ln_fu_2192_p3 | 3'd3);

assign or_ln203_fu_2232_p2 = (shl_ln_fu_2192_p3 | 3'd1);

assign or_ln_fu_2753_p3 = {{3'd4}, {zext_ln43_fu_2738_p1}};

assign res_V_data_0_V_din = acc_0_V_reg_9162;

assign res_V_data_1_V_din = acc_1_V_reg_9168;

assign res_V_data_2_V_din = acc_2_V_reg_9174;

assign res_V_data_3_V_din = acc_3_V_reg_9180;

assign res_V_data_4_V_din = acc_4_V_reg_9186;

assign res_V_data_5_V_din = acc_5_V_reg_9192;

assign res_V_data_6_V_din = acc_6_V_reg_9198;

assign res_V_data_7_V_din = acc_7_V_reg_9204;

assign select_ln203_10_fu_2432_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_30 : kernel_data_V_1_34_load_reg_6790);

assign select_ln203_11_fu_2451_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_31 : kernel_data_V_1_35_load_reg_6795);

assign select_ln203_1_fu_2225_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_5 : kernel_data_V_1_9_load_reg_6745);

assign select_ln203_2_fu_2256_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_6 : kernel_data_V_1_10_load_reg_6750);

assign select_ln203_3_fu_2287_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_7 : kernel_data_V_1_11_load_reg_6755);

assign select_ln203_4_fu_2318_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_16 : kernel_data_V_1_20_load_reg_6760);

assign select_ln203_5_fu_2337_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_17 : kernel_data_V_1_21_load_reg_6765);

assign select_ln203_6_fu_2356_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_18 : kernel_data_V_1_22_load_reg_6770);

assign select_ln203_7_fu_2375_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_19 : kernel_data_V_1_23_load_reg_6775);

assign select_ln203_8_fu_2394_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_28 : kernel_data_V_1_32_load_reg_6780);

assign select_ln203_9_fu_2413_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_29 : kernel_data_V_1_33_load_reg_6785);

assign select_ln203_fu_2206_p3 = ((icmp_ln203_fu_2200_p2[0:0] === 1'b1) ? kernel_data_V_1_4 : kernel_data_V_1_8_load_reg_6740);

assign select_ln323_fu_6100_p3 = ((icmp_ln289_1_reg_6883[0:0] === 1'b1) ? 32'd2 : add_ln323_fu_6095_p2);

assign select_ln328_fu_6054_p3 = ((icmp_ln289_reg_6873[0:0] === 1'b1) ? 32'd2 : add_ln328_fu_6049_p2);

assign shl_ln_fu_2192_p3 = {{trunc_ln201_fu_2188_p1}, {2'd0}};

assign start_out = real_start;

assign tmp_72_fu_2704_p4 = {{pX_2[31:1]}};

assign tmp_92_fu_2498_p5 = i_ic2_0_i_i_i_i_0_reg_833[1:0];

assign tmp_94_fu_2564_p5 = i_ic2_0_i_i_i_i_1_reg_844[1:0];

assign tmp_95_fu_2618_p5 = i_ic2_0_i_i_i_i_2_reg_855[1:0];

assign tmp_fu_2684_p4 = {{pY_2[31:1]}};

assign trunc_ln201_fu_2188_p1 = i_iw_0_i_i_i_i_reg_822[0:0];

assign trunc_ln246_fu_2042_p1 = i_ic4_0_i_i_i_reg_785[1:0];

assign trunc_ln56_fu_2783_p1 = w5_V_q0[15:0];

assign w5_V_address0 = zext_ln56_fu_2748_p1;

assign w_index_fu_2742_p2 = (ap_phi_mux_w_index132_phi_fu_870_p4 + 2'd1);

assign zext_ln43_fu_2738_p1 = ap_phi_mux_w_index132_phi_fu_870_p4;

assign zext_ln56_fu_2748_p1 = ap_phi_mux_w_index132_phi_fu_870_p4;

always @ (posedge ap_clk) begin
    or_ln_reg_6914[5:2] <= 4'b1000;
end

endmodule //conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
