Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/ --output-directory=G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.html --report-file=sopcinfo:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.sopcinfo --report-file=cmp:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.cmp --report-file=qip:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/limbus.qip --report-file=svd --report-file=regmap:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/limbus.regmap --report-file=debuginfo:G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/limbus.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus.qsys --language=VERILOG
Progress: Loading limbus/limbus.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 13.1]
Progress: Parameterizing module clk_100
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sram_cntrlr [altera_generic_tristate_controller 13.1]
Progress: Parameterizing module sram_cntrlr
Progress: Adding sram_pin_sharer [altera_tristate_conduit_pin_sharer 13.1]
Progress: Parameterizing module sram_pin_sharer
Progress: Adding sram_bridge [altera_tristate_conduit_bridge 13.1]
Progress: Parameterizing module sram_bridge
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding cortex [cortex 1.0]
Progress: Parameterizing module cortex
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: limbus.sram_cntrlr: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: limbus.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: limbus.sysid: Time stamp will be automatically updated when this component is generated.
Info: limbus: Generating limbus "limbus" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 42 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 30 connections
Info: merlin_translator_transform: After transform: 17 modules, 66 connections
Info: merlin_domain_transform: After transform: 35 modules, 184 connections
Info: merlin_router_transform: After transform: 44 modules, 220 connections
Info: merlin_burst_transform: After transform: 45 modules, 224 connections
Info: merlin_network_to_switch_transform: After transform: 62 modules, 269 connections
Info: merlin_width_transform: After transform: 64 modules, 277 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 66 modules, 342 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 45 connections
Info: merlin_mm_transform: After transform: 11 modules, 45 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 49 connections
Info: reset_adaptation_transform: After transform: 14 modules, 52 connections
Warning: limbus: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: limbus: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: cpu: Starting RTL generation for module 'limbus_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=limbus_cpu --dir=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0001_cpu_gen//limbus_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2014.11.11 17:09:44 (*) Starting Nios II generation
Info: cpu: # 2014.11.11 17:09:44 (*)   Checking for plaintext license.
Info: cpu: # 2014.11.11 17:09:54 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2014.11.11 17:09:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2014.11.11 17:09:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2014.11.11 17:09:54 (*)   Plaintext license not found.
Info: cpu: # 2014.11.11 17:09:54 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2014.11.11 17:09:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2014.11.11 17:09:54 (*)   Creating all objects for CPU
Info: cpu: # 2014.11.11 17:09:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2014.11.11 17:09:57 (*)   Creating plain-text RTL
Info: cpu: # 2014.11.11 17:09:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'limbus_cpu'
Info: cpu: "limbus" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'limbus_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=limbus_jtag_uart --dir=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0002_jtag_uart_gen//limbus_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'limbus_jtag_uart'
Info: jtag_uart: "limbus" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 10 connections
Info: sram_cntrlr: "limbus" instantiated altera_generic_tristate_controller "sram_cntrlr"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: sram_pin_sharer: "limbus" instantiated altera_tristate_conduit_pin_sharer "sram_pin_sharer"
Info: sram_bridge: "limbus" instantiated altera_tristate_conduit_bridge "sram_bridge"
Info: timer_0: Starting RTL generation for module 'limbus_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=limbus_timer_0 --dir=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0004_timer_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0004_timer_0_gen//limbus_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'limbus_timer_0'
Info: timer_0: "limbus" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'limbus_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=limbus_uart_0 --dir=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0005_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gregory/AppData/Local/Temp/alt6385_844160938718904516.dir/0005_uart_0_gen//limbus_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'limbus_uart_0'
Info: uart_0: "limbus" instantiated altera_avalon_uart "uart_0"
Info: sysid: "limbus" instantiated altera_avalon_sysid_qsys "sysid"
Info: pipeline_bridge_swap_transform: After transform: 58 modules, 192 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 58 modules, 192 connections
Info: mm_interconnect_0: "limbus" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "limbus" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "limbus" instantiated altera_reset_controller "rst_controller"
Info: tdt: "sram_cntrlr" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "sram_cntrlr" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "sram_cntrlr" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "sram_pin_sharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "sram_pin_sharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file G:/WorK/github/synesthesia_moksha/wxp/dgn/syn/limbus/limbus/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: limbus: Done "limbus" with 35 modules, 50 files, 1121720 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
