<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 12.200.35.9</text>
<text>Microsemi Corporation - Microsemi Libero Software Release PolarFire v2.3 (Version 12.200.35.9)
Date: Thu Nov 08 16:39:13 2018 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>TOP</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        34165</cell>
 <cell>            2</cell>
 <cell>        34167</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>        11573</cell>
 <cell>           24</cell>
 <cell>        11597</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>          129</cell>
 <cell>           23</cell>
 <cell>          152</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        45867</cell>
 <cell>           49</cell>
 <cell>        45916</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        34165</cell>
 <cell>            2</cell>
 <cell>        34167</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>        11573</cell>
 <cell>           24</cell>
 <cell>        11597</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>          129</cell>
 <cell>           23</cell>
 <cell>          152</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        45867</cell>
 <cell>           49</cell>
 <cell>        45916</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            1</cell>
 <cell>           10</cell>
 <cell>           11</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            8</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            1</cell>
 <cell>           10</cell>
 <cell>           11</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
</list>
<text></text>
<text> - Min input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>INT_RESET_N</item>
 <item>SPI_CLK</item>
 <item>SPI_SS</item>
 <item>UART_TX</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>INT_RESET_N</item>
 <item>SPI_CLK</item>
 <item>SPI_SS</item>
 <item>UART_TX</item>
</list>
<text></text>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]:ALn</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>DQS[0]</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>DQS[1]</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT1</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        33499</cell>
 <cell>            2</cell>
 <cell>        33501</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>        11332</cell>
 <cell>            0</cell>
 <cell>        11332</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           43</cell>
 <cell>            7</cell>
 <cell>           50</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        44874</cell>
 <cell>            9</cell>
 <cell>        44883</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        33499</cell>
 <cell>            2</cell>
 <cell>        33501</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>        11332</cell>
 <cell>            0</cell>
 <cell>        11332</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           43</cell>
 <cell>            7</cell>
 <cell>           50</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        44874</cell>
 <cell>            9</cell>
 <cell>        44883</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>UART_RX</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>UART_RX</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>SPI_CLK</item>
 <item>SPI_SS</item>
 <item>UART_TX</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>SPI_CLK</item>
 <item>SPI_SS</item>
 <item>UART_TX</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q1:D</item>
 <item>IO_0/UART_0/UART_0/uUART/make_RX/samples[2]:D</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q1:D</item>
 <item>IO_0/UART_0/UART_0/uUART/make_RX/samples[2]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT2</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           30</cell>
 <cell>            0</cell>
 <cell>           30</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          100</cell>
 <cell>            0</cell>
 <cell>          100</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           43</cell>
 <cell>            0</cell>
 <cell>           43</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          173</cell>
 <cell>            0</cell>
 <cell>          173</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           30</cell>
 <cell>            0</cell>
 <cell>           30</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          100</cell>
 <cell>            0</cell>
 <cell>          100</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           43</cell>
 <cell>            0</cell>
 <cell>           43</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          173</cell>
 <cell>            0</cell>
 <cell>          173</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT3</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            6</cell>
 <cell>            0</cell>
 <cell>            6</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            4</cell>
 <cell>            0</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           10</cell>
 <cell>            0</cell>
 <cell>           10</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            6</cell>
 <cell>            0</cell>
 <cell>            6</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            4</cell>
 <cell>            0</cell>
 <cell>            4</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           10</cell>
 <cell>            0</cell>
 <cell>           10</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL:TX_DQS_270</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           26</cell>
 <cell>            0</cell>
 <cell>           26</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           25</cell>
 <cell>            0</cell>
 <cell>           25</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           51</cell>
 <cell>            0</cell>
 <cell>           51</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           26</cell>
 <cell>            0</cell>
 <cell>           26</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           25</cell>
 <cell>            0</cell>
 <cell>           25</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           51</cell>
 <cell>            0</cell>
 <cell>           51</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RX_DQS_90[0]</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           10</cell>
 <cell>            0</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            8</cell>
 <cell>            0</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           10</cell>
 <cell>            0</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            8</cell>
 <cell>            0</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS_270</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:RX_DQS_90[0]</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            9</cell>
 <cell>            0</cell>
 <cell>            9</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           10</cell>
 <cell>            0</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            8</cell>
 <cell>            0</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           10</cell>
 <cell>            0</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            8</cell>
 <cell>            0</cell>
 <cell>            8</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           18</cell>
 <cell>            0</cell>
 <cell>           18</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS_270</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>TCK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          609</cell>
 <cell>            0</cell>
 <cell>          609</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           61</cell>
 <cell>            0</cell>
 <cell>           61</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          670</cell>
 <cell>            1</cell>
 <cell>          671</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          609</cell>
 <cell>            0</cell>
 <cell>          609</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           61</cell>
 <cell>            0</cell>
 <cell>           61</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          670</cell>
 <cell>            1</cell>
 <cell>          671</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>TDI</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>TDI</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            4</cell>
 <cell>           22</cell>
 <cell>           26</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            6</cell>
 <cell>           29</cell>
 <cell>           35</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            4</cell>
 <cell>           22</cell>
 <cell>           26</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            6</cell>
 <cell>           29</cell>
 <cell>           35</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_LOAD</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_SEL</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[0]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[1]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[2]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[3]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[4]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[5]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[6]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[7]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_LOAD</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_SEL</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[0]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[1]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[2]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[3]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[4]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[5]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[6]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[7]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs:ALn</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs_0:ALn</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_LOAD</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_SEL</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[0]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[1]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[2]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[3]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[4]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[5]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[6]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DLL_CODE[7]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_LOAD</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_SEL</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[0]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[1]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[2]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[3]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[4]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[5]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[6]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DLL_CODE[7]</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs:ALn</item>
 <item>MEMORY_0/DDR3_0/DDRPHY_BLK_0_SYNC_SYS_RST_N_i_rs_0:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
