
---------- Begin Simulation Statistics ----------
final_tick                                39062415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738052                       # Number of bytes of host memory used
host_op_rate                                   103212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   615.67                       # Real time elapsed on the host
host_tick_rate                               63447326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63281045                       # Number of instructions simulated
sim_ops                                      63544006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039062                       # Number of seconds simulated
sim_ticks                                 39062415000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.360191                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10640059                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12612654                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2808937                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11782869                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            896984                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         904100                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7116                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14649893                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3893                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65825                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1506995                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8103901                       # Number of branches committed
system.cpu0.commit.bw_lim_events               297796                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197946                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       16944929                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52845563                       # Number of instructions committed
system.cpu0.commit.committedOps              52911362                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     73841909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.716549                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.135452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     44005763     59.59%     59.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15726959     21.30%     80.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8851990     11.99%     92.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3697464      5.01%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       615390      0.83%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       439397      0.60%     99.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       102932      0.14%     99.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       104218      0.14%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       297796      0.40%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     73841909                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603918                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50300798                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5137892                       # Number of loads committed
system.cpu0.commit.membars                     131670                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131679      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39924118     75.45%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5138159      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2066853      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52911362                       # Class of committed instruction
system.cpu0.commit.refs                       7270599                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52845563                       # Number of Instructions Simulated
system.cpu0.committedOps                     52911362                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.456012                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.456012                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             15652251                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1302208                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9516313                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              75871307                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15181218                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 43356954                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1507277                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2510941                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               767314                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14649893                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10531481                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     61193507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               102573                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      84775293                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           59                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5618456                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.190397                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12461982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11537043                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.101782                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          76465014                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.109544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.315863                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                29055998     38.00%     38.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                28039660     36.67%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                10420646     13.63%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4423803      5.79%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1573941      2.06%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1319039      1.73%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1628261      2.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     896      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2770      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            76465014                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10639326                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3284919                       # number of floating regfile writes
system.cpu0.idleCycles                         478761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1623462                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                10593444                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.858155                       # Inst execution rate
system.cpu0.iew.exec_refs                    10015858                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2649980                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               14161628                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7510869                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66481                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           448759                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3122524                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           69855936                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7365878                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1508613                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             66029651                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 37996                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                49206                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1507277                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               198593                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         4793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          149785                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1539                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2372977                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       989817                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           286                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72468                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1550994                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 50458653                       # num instructions consuming a value
system.cpu0.iew.wb_count                     65442898                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824759                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 41616249                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.850529                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      65489103                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76320689                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49837560                       # number of integer regfile writes
system.cpu0.ipc                              0.686808                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.686808                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131822      0.20%      0.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50945829     75.43%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6163      0.01%     75.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8248      0.01%     75.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1579811      2.34%     77.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2958687      4.38%     82.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             944423      1.40%     83.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            787022      1.17%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7455506     11.04%     95.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2655135      3.93%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65582      0.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              67538265                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6335574                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           12671136                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6243640                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           7076943                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     219186                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003245                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 167478     76.41%     76.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 20041      9.14%     85.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                   9199      4.20%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    6      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 20733      9.46%     99.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1723      0.79%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              61290055                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         199163794                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     59199258                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         79723747                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  69657648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 67538265                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198288                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       16944570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            74201                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           342                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4485209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     76465014                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.883257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.143504                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           36565821     47.82%     47.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           22677824     29.66%     77.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11909026     15.57%     93.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2303176      3.01%     96.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1445871      1.89%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1241483      1.62%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             158973      0.21%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             114596      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              48244      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       76465014                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.877761                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           496711                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          154477                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7510869                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3122524                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9331996                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        76943775                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1181057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               14967768                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43411120                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                516914                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                17833103                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 29189                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1768                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             96535658                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              73464851                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59281300                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 41324693                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                118282                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1507277                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               811223                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                15870175                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         11224114                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        85311544                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         20950                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               539                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1207122                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           537                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   143398766                       # The number of ROB reads
system.cpu0.rob.rob_writes                  142335920                       # The number of ROB writes
system.cpu0.timesIdled                           9695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  133                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.895406                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 989612                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1042845                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           183666                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1295812                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10892                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14768                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3876                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1590599                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1871                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65653                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           175631                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    927209                       # Number of branches committed
system.cpu1.commit.bw_lim_events                21962                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1423353                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3802285                       # Number of instructions committed
system.cpu1.commit.committedOps               3868002                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     18885068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.204818                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.718045                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     16858754     89.27%     89.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1068792      5.66%     94.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       392832      2.08%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       383387      2.03%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       121258      0.64%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28898      0.15%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6128      0.03%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3057      0.02%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        21962      0.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     18885068                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17150                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3587815                       # Number of committed integer instructions.
system.cpu1.commit.loads                       986117                       # Number of loads committed
system.cpu1.commit.membars                     131325                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131325      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2330606     60.25%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051764     27.19%     90.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353615      9.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3868002                       # Class of committed instruction
system.cpu1.commit.refs                       1405403                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3802285                       # Number of Instructions Simulated
system.cpu1.committedOps                      3868002                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.052951                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.052951                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             14585247                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8220                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              916541                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               5974477                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1002402                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3199119                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                175820                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14599                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               193673                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1590599                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   768377                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     18096978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55139                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6244128                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 367710                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.082789                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            875394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1000504                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.324999                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          19156261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.329405                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.725950                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                14791958     77.22%     77.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3075865     16.06%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  857072      4.47%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  283461      1.48%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   88863      0.46%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   43578      0.23%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13475      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     330      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1659      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            19156261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                          56500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              182037                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1095779                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.248205                       # Inst execution rate
system.cpu1.iew.exec_refs                     1684991                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    523768                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13175391                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1285265                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66055                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           167565                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              608745                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5290954                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1161223                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           221382                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4768703                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 43502                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                46741                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                175820                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               199989                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           38520                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1929                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           86                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       299148                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       189459                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           317                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86073                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95964                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2186105                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4666240                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783953                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1713804                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242872                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4671110                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6011000                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2996394                       # number of integer regfile writes
system.cpu1.ipc                              0.197904                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.197904                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131408      2.63%      2.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3092897     61.98%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 648      0.01%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1283809     25.73%     90.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             481251      9.64%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               4990085                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 95                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                44                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      32798                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006573                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11014     33.58%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20721     63.18%     96.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1056      3.22%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4891426                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          29180375                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4666210                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6714003                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5093503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  4990085                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197451                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1422951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            11241                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           236                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       707020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     19156261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.670273                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           15783837     82.40%     82.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2320275     12.11%     94.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             670547      3.50%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             254721      1.33%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              95333      0.50%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              12605      0.07%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              14296      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2756      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1891      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       19156261                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.259728                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           541922                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          173883                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1285265                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             608745                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu1.numCycles                        19212761                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    58906276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               13993648                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2464438                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                492768                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1175837                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 35011                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  496                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7330409                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5722203                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3576569                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3145792                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 59659                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                175820                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               657443                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1112131                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7330391                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7721                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               324                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1003485                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           320                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    24153967                       # The number of ROB reads
system.cpu1.rob.rob_writes                   10854158                       # The number of ROB writes
system.cpu1.timesIdled                           2245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.989230                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 834587                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              869459                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           153795                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1110657                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10092                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13022                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2930                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1342720                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1807                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65651                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           146791                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    797678                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19956                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1181453                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3404205                       # Number of instructions committed
system.cpu2.commit.committedOps               3469920                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     18073628                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.191988                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.698512                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     16261544     89.97%     89.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       954469      5.28%     95.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       351033      1.94%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       336823      1.86%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       115269      0.64%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27547      0.15%     99.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4452      0.02%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2535      0.01%     99.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19956      0.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     18073628                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16240                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3222025                       # Number of committed integer instructions.
system.cpu2.commit.loads                       890692                       # Number of loads committed
system.cpu2.commit.membars                     131329                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131329      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2068400     59.61%     63.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         956337     27.56%     90.97% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313162      9.03%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3469920                       # Class of committed instruction
system.cpu2.commit.refs                       1269523                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3404205                       # Number of Instructions Simulated
system.cpu2.committedOps                      3469920                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.391557                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.391557                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             14449833                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7172                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              776391                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5230554                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  844683                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2670703                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                146963                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13085                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               187066                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1342720                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   633138                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     17412754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42421                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                       5445451                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 307934                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.073157                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            732526                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            844679                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.296691                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          18299248                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.301184                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.716382                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                14561053     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2600045     14.21%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  747800      4.09%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  236934      1.29%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   81874      0.45%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   55652      0.30%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13723      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     430      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1737      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            18299248                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                          54717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152184                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  934194                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.230222                       # Inst execution rate
system.cpu2.iew.exec_refs                     1509270                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    466201                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               12995718                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1136572                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66008                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           137484                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              533470                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4650930                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1043069                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           180162                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4225483                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26281                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                41650                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                146963                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               163444                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         3142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33502                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1653                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       245880                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       154639                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           256                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71708                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80476                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2023340                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4135420                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.785052                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1588428                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.225315                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4138874                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5335042                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2682899                       # number of integer regfile writes
system.cpu2.ipc                              0.185475                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.185475                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131404      2.98%      2.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2700013     61.29%     64.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 649      0.01%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1154535     26.21%     90.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             418980      9.51%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4405645                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31872                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007234                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10701     33.57%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20000     62.75%     96.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1165      3.66%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4306073                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          27153078                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4135390                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5832029                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4453544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4405645                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197386                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1181009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10742                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           191                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       582414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     18299248                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.240756                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.654250                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           15354368     83.91%     83.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2005746     10.96%     94.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             592560      3.24%     98.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             225193      1.23%     99.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              92085      0.50%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11380      0.06%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13429      0.07%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2510      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1977      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       18299248                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.240038                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           501680                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          152475                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1136572                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             533470                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     75                       # number of misc regfile reads
system.cpu2.numCycles                        18353965                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    59764418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               13842821                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2235871                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                534809                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  993804                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 18440                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  290                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6431733                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5016368                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3173830                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2648497                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 47211                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                146963                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               658959                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  937959                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6431715                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8204                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               278                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   945198                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           273                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    22704642                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9528602                       # The number of ROB writes
system.cpu2.timesIdled                           2299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.547936                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 769414                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              822481                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           143399                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1026833                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10045                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14164                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4119                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1238620                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1790                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65666                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134859                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    745550                       # Number of branches committed
system.cpu3.commit.bw_lim_events                17079                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1082513                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3228992                       # Number of instructions committed
system.cpu3.commit.committedOps               3294722                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     17775450                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185352                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.683635                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     16046472     90.27%     90.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       913381      5.14%     95.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       337057      1.90%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       317620      1.79%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110160      0.62%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27356      0.15%     99.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3960      0.02%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2365      0.01%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        17079      0.10%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     17775450                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15641                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3057385                       # Number of committed integer instructions.
system.cpu3.commit.loads                       851508                       # Number of loads committed
system.cpu3.commit.membars                     131343                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131343      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1952910     59.27%     63.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         917168     27.84%     91.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292609      8.88%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3294722                       # Class of committed instruction
system.cpu3.commit.refs                       1209801                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3228992                       # Number of Instructions Simulated
system.cpu3.committedOps                      3294722                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.584961                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.584961                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             14423564                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8700                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              718541                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4912376                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  790224                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2449668                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                135031                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14748                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               184049                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1238620                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   589417                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     17150729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37748                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5106812                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 287142                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.068683                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            688216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            779459                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.283180                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          17982536                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.287662                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.705077                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                14491435     80.59%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2411252     13.41%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  711628      3.96%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  220947      1.23%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79419      0.44%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   52657      0.29%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13292      0.07%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     409      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1497      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            17982536                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                          51258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              140094                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  871339                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221510                       # Inst execution rate
system.cpu3.iew.exec_refs                     1431887                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437106                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               13052920                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1073517                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66058                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           126336                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              494774                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4376827                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               994781                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           165355                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3994659                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 44862                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                48979                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                135031                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               202718                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           30749                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1356                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       222009                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       136481                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           229                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65092                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         75002                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1927277                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3911617                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794722                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1531650                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216905                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3914270                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5034018                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2549939                       # number of integer regfile writes
system.cpu3.ipc                              0.179052                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179052                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131431      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2538483     61.02%     64.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 645      0.02%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1101892     26.49%     90.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             387498      9.31%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4160014                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 81                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                44                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31182                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007496                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10163     32.59%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19766     63.39%     95.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1245      3.99%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                4      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4059722                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          26344516                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3911587                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5458996                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4179382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4160014                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197445                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1082104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            10851                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           210                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       519208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     17982536                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.231336                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.644053                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           15207135     84.57%     84.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1887726     10.50%     95.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             559937      3.11%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             208704      1.16%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91389      0.51%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10794      0.06%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              12861      0.07%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2310      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1680      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       17982536                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.230679                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           482873                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          143353                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1073517                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             494774                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     88                       # number of misc regfile reads
system.cpu3.numCycles                        18033794                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    60085073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               13844309                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2133034                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                496250                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  929366                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 25633                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  300                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6025705                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4712069                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3004892                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2433800                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 53049                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                135031                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               631849                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  871858                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6025687                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8181                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               305                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   951964                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           305                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    22135112                       # The number of ROB reads
system.cpu3.rob.rob_writes                    8961765                       # The number of ROB writes
system.cpu3.timesIdled                           2250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       263145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        523139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2903                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       857053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        61088                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1701396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          63991                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              71811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       211002                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48695                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            207                       # Transaction distribution
system.membus.trans_dist::ReadExReq            191024                       # Transaction distribution
system.membus.trans_dist::ReadExResp           191003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         71811                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       785953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 785953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30324224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30324224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              584                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            263442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  263442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              263442                       # Request fanout histogram
system.membus.respLayer1.occupancy         1412434250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1446149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    673705363.636364                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   4352540624.938766                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28886164500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     9419379000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  29643036000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       629283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          629283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       629283                       # number of overall hits
system.cpu2.icache.overall_hits::total         629283                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3855                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3855                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3855                       # number of overall misses
system.cpu2.icache.overall_misses::total         3855                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     83721500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     83721500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     83721500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     83721500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       633138                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       633138                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       633138                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       633138                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006089                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006089                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006089                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006089                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21717.639429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21717.639429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21717.639429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21717.639429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          165                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3347                       # number of writebacks
system.cpu2.icache.writebacks::total             3347                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          476                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          476                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          476                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          476                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3379                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3379                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3379                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     71935000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     71935000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     71935000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     71935000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005337                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005337                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005337                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005337                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21288.842853                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21288.842853                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21288.842853                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21288.842853                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3347                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       629283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         629283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3855                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3855                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     83721500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     83721500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       633138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       633138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006089                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006089                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21717.639429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21717.639429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          476                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          476                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3379                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3379                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     71935000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     71935000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005337                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005337                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21288.842853                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21288.842853                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.060847                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             619571                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3347                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           185.112339                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        242433000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.060847                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.970651                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.970651                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1269655                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1269655                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1149615                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1149615                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1149615                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1149615                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       157650                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        157650                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       157650                       # number of overall misses
system.cpu2.dcache.overall_misses::total       157650                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  12775095574                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12775095574                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  12775095574                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12775095574                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1307265                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1307265                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1307265                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1307265                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.120595                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.120595                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.120595                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.120595                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 81034.542176                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81034.542176                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 81034.542176                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81034.542176                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       172187                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       115277                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2673                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            638                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.417134                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   180.684953                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        81263                       # number of writebacks
system.cpu2.dcache.writebacks::total            81263                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        80085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        80085                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80085                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77565                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   5142151363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5142151363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   5142151363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5142151363                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059334                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059334                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059334                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059334                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 66294.738129                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66294.738129                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 66294.738129                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66294.738129                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117416                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       888381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         888381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       105844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       105844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   8443395500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8443395500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       994225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       994225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.106459                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.106459                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79772.074940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79772.074940                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        63060                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63060                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42784                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42784                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   2246839500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2246839500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043033                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043033                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 52515.882105                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52515.882105                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51806                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51806                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4331700074                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4331700074                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.165493                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.165493                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 83613.868548                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83613.868548                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        17025                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        17025                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34781                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34781                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2895311863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2895311863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111107                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 83244.066099                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 83244.066099                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          125                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           54                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1227500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1227500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.301676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.301676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22731.481481                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22731.481481                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.100559                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.100559                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       442000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       442000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7245.901639                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7245.901639                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           61                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       383000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       383000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.469231                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.469231                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6278.688525                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6278.688525                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5263                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5263                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   2454113500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   2454113500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65651                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65651                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.919834                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.919834                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 40639.092204                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 40639.092204                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60387                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60387                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2393725500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2393725500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.919818                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.919818                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 39639.748621                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 39639.748621                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.248521                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1292632                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137852                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.376955                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        242444500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.248521                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.976516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976516                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2884329                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2884329                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 99                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           50                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean       596010050                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   4083314598.725616                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           50    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28886382000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             50                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     9261912500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  29800502500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       585403                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          585403                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       585403                       # number of overall hits
system.cpu3.icache.overall_hits::total         585403                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4014                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4014                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4014                       # number of overall misses
system.cpu3.icache.overall_misses::total         4014                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     85564999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     85564999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     85564999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     85564999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       589417                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       589417                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       589417                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       589417                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006810                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006810                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006810                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006810                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21316.641505                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21316.641505                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21316.641505                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21316.641505                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3399                       # number of writebacks
system.cpu3.icache.writebacks::total             3399                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          583                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          583                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          583                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          583                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3431                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3431                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3431                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3431                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     73435000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     73435000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     73435000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     73435000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005821                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005821                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005821                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005821                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21403.380939                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21403.380939                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21403.380939                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21403.380939                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3399                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       585403                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         585403                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4014                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4014                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     85564999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     85564999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       589417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       589417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006810                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006810                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21316.641505                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21316.641505                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          583                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          583                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3431                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3431                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     73435000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     73435000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005821                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005821                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21403.380939                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21403.380939                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.059151                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             575118                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3399                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           169.202118                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        245055000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.059151                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.970598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.970598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1182265                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1182265                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1088868                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1088868                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1088868                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1088868                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       152566                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152566                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       152566                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152566                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  12468142626                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12468142626                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  12468142626                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12468142626                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1241434                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1241434                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1241434                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1241434                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.122895                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.122895                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.122895                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.122895                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 81722.943683                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81722.943683                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 81722.943683                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81722.943683                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       163797                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       109598                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2513                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            622                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.179865                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   176.202572                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        80652                       # number of writebacks
system.cpu3.dcache.writebacks::total            80652                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        75520                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        75520                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        75520                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        75520                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77046                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77046                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77046                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77046                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   5101356897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5101356897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   5101356897                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5101356897                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062062                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062062                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062062                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062062                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 66211.833152                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66211.833152                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 66211.833152                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66211.833152                       # average overall mshr miss latency
system.cpu3.dcache.replacements                117126                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       847435                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         847435                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       101510                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       101510                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   8205240000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8205240000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       948945                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       948945                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.106971                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.106971                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 80831.839228                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 80831.839228                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        59275                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        59275                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42235                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   2209954000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2209954000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044507                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044507                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 52325.180537                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 52325.180537                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       241433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        241433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        51056                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51056                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4262902626                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4262902626                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.174557                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.174557                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 83494.645605                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83494.645605                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16245                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16245                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34811                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34811                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2891402897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2891402897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.119016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.119016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83060.035535                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83060.035535                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          118                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           61                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1076500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1076500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.340782                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.340782                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17647.540984                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17647.540984                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           25                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       171500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       171500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.139665                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.139665                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         6860                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6860                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           53                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       270000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       270000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.430894                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.430894                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5094.339623                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5094.339623                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           52                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       223000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       223000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.422764                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.422764                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4288.461538                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4288.461538                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        79500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        79500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60379                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60379                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   2447298500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   2447298500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65666                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65666                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919486                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919486                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 40532.279435                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 40532.279435                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60379                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60379                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2386919500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2386919500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919486                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919486                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 39532.279435                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 39532.279435                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.754122                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1231664                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137319                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.969363                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        245066500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.754122                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.929816                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.929816                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2752151                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2752151                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    73816562.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   197564246.929672                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        58000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    562566000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    38471882500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    590532500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10518168                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10518168                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10518168                       # number of overall hits
system.cpu0.icache.overall_hits::total       10518168                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13311                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13311                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13311                       # number of overall misses
system.cpu0.icache.overall_misses::total        13311                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    493259494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    493259494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    493259494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    493259494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10531479                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10531479                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10531479                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10531479                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001264                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001264                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001264                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001264                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37056.531741                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37056.531741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37056.531741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37056.531741                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2364                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.981818                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11918                       # number of writebacks
system.cpu0.icache.writebacks::total            11918                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1359                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1359                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11952                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11952                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11952                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11952                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    442871996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    442871996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    442871996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    442871996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001135                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001135                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001135                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001135                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 37054.216533                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37054.216533                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 37054.216533                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37054.216533                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11918                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10518168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10518168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13311                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13311                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    493259494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    493259494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10531479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10531479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001264                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37056.531741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37056.531741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1359                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1359                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11952                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11952                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    442871996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    442871996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 37054.216533                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37054.216533                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998425                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10524954                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11918                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           883.114113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998425                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999951                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21074908                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21074908                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8305885                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8305885                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8305885                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8305885                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       956691                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        956691                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       956691                       # number of overall misses
system.cpu0.dcache.overall_misses::total       956691                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23184147504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23184147504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23184147504                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23184147504                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9262576                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9262576                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9262576                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9262576                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103286                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103286                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24233.684130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24233.684130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24233.684130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24233.684130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       246156                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       113591                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4465                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            626                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.130123                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   181.455272                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       385298                       # number of writebacks
system.cpu0.dcache.writebacks::total           385298                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       563984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       563984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       563984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       563984                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392707                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392707                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392707                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   9831082278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9831082278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   9831082278                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9831082278                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042397                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042397                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042397                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042397                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 25034.140665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25034.140665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 25034.140665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25034.140665                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432722                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6328844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6328844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       867159                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       867159                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  16381753000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16381753000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7196003                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7196003                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.120506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.120506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18891.290986                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18891.290986                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       523481                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       523481                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343678                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5998514000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5998514000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17453.878340                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17453.878340                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   6802394504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6802394504                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066573                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066573                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043324                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043324                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75977.242818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75977.242818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40503                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40503                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49029                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49029                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3832568278                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3832568278                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023725                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023725                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78169.415611                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78169.415611                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           71                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1461500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1461500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.202857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.202857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20584.507042                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20584.507042                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           51                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           51                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       651500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       651500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        32575                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32575                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          238                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          238                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           70                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       401500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       401500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          308                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          308                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.227273                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.227273                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5735.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5735.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           70                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       333500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       333500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.227273                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.227273                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4764.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4764.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5537                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5537                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60288                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60288                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2469069000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2469069000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65825                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65825                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.915883                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.915883                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40954.568073                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40954.568073                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60288                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60288                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2408781000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2408781000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.915883                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.915883                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39954.568073                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39954.568073                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.519835                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8764706                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452825                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.355614                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.519835                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984995                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19110975                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19110975                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              358825                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               57733                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               56154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               56137                       # number of demand (read+write) hits
system.l2.demand_hits::total                   545895                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7946                       # number of overall hits
system.l2.overall_hits::.cpu0.data             358825                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2983                       # number of overall hits
system.l2.overall_hits::.cpu1.data              57733                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3041                       # number of overall hits
system.l2.overall_hits::.cpu2.data              56154                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3076                       # number of overall hits
system.l2.overall_hits::.cpu3.data              56137                       # number of overall hits
system.l2.overall_hits::total                  545895                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4005                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             73749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             62784                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             61202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             60599                       # number of demand (read+write) misses
system.l2.demand_misses::total                 263417                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4005                       # number of overall misses
system.l2.overall_misses::.cpu0.data            73749                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              385                       # number of overall misses
system.l2.overall_misses::.cpu1.data            62784                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              338                       # number of overall misses
system.l2.overall_misses::.cpu2.data            61202                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              355                       # number of overall misses
system.l2.overall_misses::.cpu3.data            60599                       # number of overall misses
system.l2.overall_misses::total                263417                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    337145500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   7678806000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     35856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6796195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     31476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   6655488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     32527000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   6607603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28175098000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    337145500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   7678806000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     35856500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6796195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     31476000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   6655488000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     32527000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   6607603500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28175098000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.335118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.170489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.114311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.520956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.100030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.521507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.103468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.519111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.325483                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.335118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.170489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.114311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.520956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.100030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.521507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.103468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.519111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.325483                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84181.148564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104120.815197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93133.766234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108247.252485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93124.260355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 108746.250123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91625.352113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 109038.160696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106960.059525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84181.148564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104120.815197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93133.766234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108247.252485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93124.260355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 108746.250123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91625.352113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 109038.160696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106960.059525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              211002                       # number of writebacks
system.l2.writebacks::total                    211002                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 601                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                601                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         3979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        73677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        62707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        61139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        60524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            262816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        73677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        62707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        61139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        60524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           262816                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    295450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   6937101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     26775500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   6164647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     20772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   6040122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     23222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   5997518500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25505610000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    295450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   6937101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     26775500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   6164647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     20772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   6040122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     23222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   5997518500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25505610000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.332943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.170322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.087589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.520317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.068363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.520970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.076945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.518469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.332943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.170322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.087589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.520317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.068363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.520970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.076945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.518469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324740                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74252.450364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94155.584511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90764.406780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98308.761382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89924.242424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 98793.282520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87962.121212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 99093.227480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97047.401985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74252.450364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94155.584511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90764.406780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98308.761382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89924.242424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 98793.282520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87962.121212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 99093.227480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97047.401985                       # average overall mshr miss latency
system.l2.replacements                         313836                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       630957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           630957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       630957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       630957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10519                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10519                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10519                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10519                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9776                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9776                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   65                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.058824                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.216867                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       322000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        22500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       364000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.058824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.216867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        22500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        65500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       246500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.214286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20541.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            33701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            30116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            29872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                123628                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          55616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          45364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          45080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          44944                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              191004                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5649439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4806061000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4771743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4759520000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19986763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75480                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.622681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.601007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.601452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.600190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101579.383631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105944.383211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105850.565661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105898.896404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104640.549413                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        55616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        45364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        45080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        44944                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         191004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5093279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4352421000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4320943500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4310080000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18076723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.622681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.601007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.601452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.600190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91579.383631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95944.383211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95850.565661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95898.896404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94640.549413                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    337145500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     35856500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     31476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     32527000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    437005000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.335118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.114311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.100030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.103468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.229699                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84181.148564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93133.766234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93124.260355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91625.352113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85973.834350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          295                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          231                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    295450500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     26775500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     20772500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     23222000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    366220500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.332943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.087589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.068363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.076945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.215509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74252.450364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90764.406780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89924.242424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87962.121212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76791.885091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       325124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        26282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        26198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            405221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        18133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        17420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        16122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        15655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2029367000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1990134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   1883744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   1848083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7751329500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        472551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.052826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.386793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.380200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.374047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111915.678597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114244.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 116843.102593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118050.686682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115124.454181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           72                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           77                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           75                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        18061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        17343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        16059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        15580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1843822000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1812226500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   1719179000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   1687438500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7062666000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.052617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.385083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.378714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.372255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102088.588672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104493.253762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107053.926147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108307.991014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105345.315693                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 9                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.400000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.590909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       116000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        56500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       248000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.590909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19076.923077                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.961042                       # Cycle average of tags in use
system.l2.tags.total_refs                     1537847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    313845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.900021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.765712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.647761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      183.777188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.189997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       16.493944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.265012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       13.082055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.265791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       12.473583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.108460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.717880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.064429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.051102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.048725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12735221                       # Number of tag accesses
system.l2.tags.data_accesses                 12735221                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        254592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4715264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4013248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       3912896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       3873536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16820096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       254592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        18880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        305152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13504128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13504128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          73676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          62707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          61139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          60524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       211002                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             211002                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6517569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        120711021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           483329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102739372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           378471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        100170356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           432539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         99162737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             430595395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6517569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       483329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       378471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       432539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7811908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      345706429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            345706429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      345706429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6517569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       120711021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          483329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102739372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          378471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       100170356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          432539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        99162737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            776301824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    210836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     70471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     59802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     58202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     57655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000779966750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12988                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12988                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              585205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             198421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262814                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     211002                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211002                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11916                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   166                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8212                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9986941500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1254490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14691279000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39804.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58554.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    94000                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  150705                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.168048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.956648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   160.070207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       132113     60.89%     60.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58785     27.09%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11891      5.48%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5294      2.44%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2695      1.24%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1474      0.68%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          964      0.44%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          567      0.26%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3203      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.315214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.702345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.597243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12986     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12988                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11635     89.58%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      1.11%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              902      6.94%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              215      1.66%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.49%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               21      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12988                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16057472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  762624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13491712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16820096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13504128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       411.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       345.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    430.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    345.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   39062325500                       # Total gap between requests
system.mem_ctrls.avgGap                      82441.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       254592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4510144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        18880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3827328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        14784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      3724928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      3689920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13491712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6517569.382230975665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115459937.640824303031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 483329.051724016492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 97979810.004066556692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 378471.223553382442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 95358364.299800708890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 432538.541203865607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 94462157.549654826522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 345388578.765547394753                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        73676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        62707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        61139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        60524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211002                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    131213750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3907694500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     14435500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3584389500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     11073000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   3524465000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     12177250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   3505830500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 939424335750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32984.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53038.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48933.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57160.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47935.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57646.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46125.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     57924.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4452205.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            789598320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            419654895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           874785660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          545093280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3083034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9228460740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7228632000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22169259135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.534269                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18621065500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1304160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19137189500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            759788820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            403806975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           916626060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          555324480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3083034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9626977380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6893039040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        22238596995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.309322                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17810237500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1304160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19948017500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    649260233.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   4305049431.517529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28886408500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     9845704500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  29216710500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       764455                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          764455                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       764455                       # number of overall hits
system.cpu1.icache.overall_hits::total         764455                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3922                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3922                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3922                       # number of overall misses
system.cpu1.icache.overall_misses::total         3922                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     88117499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     88117499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     88117499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     88117499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       768377                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       768377                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       768377                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       768377                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005104                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005104                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005104                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005104                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22467.490821                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22467.490821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22467.490821                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22467.490821                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   139.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3336                       # number of writebacks
system.cpu1.icache.writebacks::total             3336                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          554                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          554                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          554                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          554                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3368                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3368                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3368                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3368                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     75288000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     75288000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     75288000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     75288000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004383                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004383                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004383                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004383                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22353.919240                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22353.919240                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22353.919240                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22353.919240                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3336                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       764455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         764455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3922                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3922                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     88117499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     88117499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       768377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       768377                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22467.490821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22467.490821                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          554                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          554                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3368                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3368                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     75288000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     75288000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004383                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22353.919240                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22353.919240                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.062476                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             754050                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3336                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           226.034173                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        239361000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.062476                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.970702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1540122                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1540122                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1290534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1290534                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1290534                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1290534                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       169195                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169195                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       169195                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169195                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  13435179573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13435179573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  13435179573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13435179573                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1459729                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1459729                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1459729                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1459729                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.115909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.115909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.115909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.115909                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79406.481119                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79406.481119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79406.481119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79406.481119                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       183160                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       124532                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2615                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            670                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.042065                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   185.868657                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        83830                       # number of writebacks
system.cpu1.dcache.writebacks::total            83830                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        88668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        88668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        88668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        88668                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80527                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80527                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80527                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80527                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5289382887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5289382887                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5289382887                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5289382887                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055166                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055166                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055166                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65684.588858                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65684.588858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65684.588858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65684.588858                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120568                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       989823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       116427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       116427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   9038044500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9038044500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1106250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1106250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.105245                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.105245                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77628.423819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77628.423819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        71004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        71004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45423                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2371974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2371974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.041060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 52219.668450                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52219.668450                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300711                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52768                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52768                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4397135073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4397135073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.149282                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.149282                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83329.576126                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83329.576126                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17664                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17664                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35104                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35104                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2917408887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2917408887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83107.591357                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83107.591357                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           63                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       693000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326425                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326425                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        11000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        11000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           41                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       113000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.113990                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.113990                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5136.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5136.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       502500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       502500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.464286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.464286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7730.769231                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7730.769231                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       439500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       439500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.464286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.464286                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6761.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6761.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        23000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        23000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        21000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        21000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5369                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5369                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60284                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60284                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   2468701000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   2468701000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65653                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65653                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918222                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918222                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40951.181076                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40951.181076                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60284                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60284                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2408417000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2408417000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918222                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918222                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39951.181076                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39951.181076                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.786089                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1436637                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140720                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.209188                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        239372500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.786089                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930815                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930815                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3192180                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3192180                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39062415000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496274                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       841959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22000                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          259623                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             451                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            688                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394653                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       381995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       372822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2510854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1527552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     52342464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       429056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13076672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       430464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12710400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       437120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12631424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93585152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          396027                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18728320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1205486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.226316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.552154                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 989033     82.04%     82.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 179735     14.91%     96.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  19272      1.60%     98.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  15242      1.26%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2204      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1205486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1503669970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207464836                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5128846                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206664841                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5200854                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679911939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17957921                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211745392                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5103862                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                78706116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                   127241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1417.58                       # Real time elapsed on the host
host_tick_rate                               27965720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180086310                       # Number of instructions simulated
sim_ops                                     180375226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039644                       # Number of seconds simulated
sim_ticks                                 39643701500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.599565                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4772991                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4840783                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           177457                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          4984904                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29829                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36580                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6751                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5110907                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5248                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5557                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           170259                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4200851                       # Number of branches committed
system.cpu0.commit.bw_lim_events               524899                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2575099                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29830586                       # Number of instructions committed
system.cpu0.commit.committedOps              29836135                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     71868464                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.415149                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.551060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     65224124     90.75%     90.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2042127      2.84%     93.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       550926      0.77%     94.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       174226      0.24%     94.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       141401      0.20%     94.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       103961      0.14%     94.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       862723      1.20%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2244077      3.12%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       524899      0.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     71868464                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8849501                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               58673                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25328038                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8226641                       # Number of loads committed
system.cpu0.commit.membars                       9454                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         9937      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16348513     54.79%     54.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6578      0.02%     54.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3924462     13.15%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        425335      1.43%     69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       113786      0.38%     69.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       138515      0.46%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4435728     14.87%     85.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        185086      0.62%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3796470     12.72%     98.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       302962      1.02%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29836135                       # Class of committed instruction
system.cpu0.commit.refs                       8720246                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29830586                       # Number of Instructions Simulated
system.cpu0.committedOps                     29836135                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.628070                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.628070                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             60398685                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7248                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4406732                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              33707212                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3180485                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  6460973                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                175543                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11902                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2075572                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5110907                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   609522                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     69758183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                14780                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                      36327802                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                 365482                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.065193                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2350334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4802820                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.463383                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          72291258                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.502653                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901281                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                47629062     65.88%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19131007     26.46%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  673603      0.93%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4343769      6.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  138497      0.19%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19342      0.03%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  322721      0.45%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   25156      0.03%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8101      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            72291258                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9153931                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8638624                       # number of floating regfile writes
system.cpu0.idleCycles                        6105601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              173548                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4400860                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.583853                       # Inst execution rate
system.cpu0.iew.exec_refs                    23970137                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    499841                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19995260                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8960778                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13861                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           127634                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              516736                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32364655                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23470296                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           166046                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             45772208                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                286847                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18360727                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                175543                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18897706                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2100313                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9709                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3167                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       734137                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        23131                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3167                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        42935                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        130613                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25833749                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30647979                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.861803                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22263598                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.390934                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30669844                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                49381283                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17165591                       # number of integer regfile writes
system.cpu0.ipc                              0.380507                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.380507                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12435      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17063944     37.15%     37.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6811      0.01%     37.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  792      0.00%     37.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3950308      8.60%     45.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                482      0.00%     45.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             468111      1.02%     46.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            114452      0.25%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.32%     47.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            140978      0.31%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12058589     26.25%     73.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             189868      0.41%     74.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       11477973     24.99%     99.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        306005      0.67%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45938253                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               18520561                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           35139963                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8944810                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10276075                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4659641                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.101433                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 398400      8.55%      8.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    7      0.00%      8.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1676      0.04%      8.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   5      0.00%      8.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               678670     14.56%     23.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 351      0.01%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2338681     50.19%     73.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7813      0.17%     73.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1234022     26.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              32064898                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         133776265                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21703169                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         24620269                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32340668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45938253                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              23987                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2528523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            88822                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1816                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2271925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     72291258                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.445558                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           55440876     76.69%     76.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6173547      8.54%     85.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2787838      3.86%     89.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2341700      3.24%     92.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3157304      4.37%     96.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             980283      1.36%     98.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             637313      0.88%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             369755      0.51%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             402642      0.56%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       72291258                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.585971                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           133443                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           80718                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8960778                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             516736                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9180730                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4750069                       # number of misc regfile writes
system.cpu0.numCycles                        78396859                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      890650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               41123536                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25173111                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3164112                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4162687                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16788127                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                66587                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             46640763                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              32955789                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           27863804                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  7262437                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                188381                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                175543                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19249496                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 2690698                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10006431                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        36634332                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        317559                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8087                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12080011                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7883                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   103727096                       # The number of ROB reads
system.cpu0.rob.rob_writes                   65245404                       # The number of ROB writes
system.cpu0.timesIdled                          73830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2498                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.537179                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4746726                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4768797                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           172350                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4895921                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13149                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14418                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1269                       # Number of indirect misses.
system.cpu1.branchPred.lookups                4972844                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1208                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5386                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           168285                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4046493                       # Number of branches committed
system.cpu1.commit.bw_lim_events               538370                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21288                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2661918                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            29030611                       # Number of instructions committed
system.cpu1.commit.committedOps              29037404                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     69497024                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.417822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.564867                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     63215647     90.96%     90.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1836825      2.64%     93.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       496025      0.71%     94.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       133141      0.19%     94.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       124006      0.18%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102681      0.15%     94.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       859586      1.24%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2190743      3.15%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       538370      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     69497024                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8891915                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24934                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24494990                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8052961                       # Number of loads committed
system.cpu1.commit.membars                      11169                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11169      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15822589     54.49%     54.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            238      0.00%     54.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3932128     13.54%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        445616      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       122267      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       148864      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4275899     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35274      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3782448     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       313136      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         29037404                       # Class of committed instruction
system.cpu1.commit.refs                       8406757                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   29030611                       # Number of Instructions Simulated
system.cpu1.committedOps                     29037404                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.433621                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.433621                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             59618311                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4076                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4350125                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33035047                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1867963                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  6225165                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                172397                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10222                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2042319                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    4972844                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   506620                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     68803256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 5760                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      35783327                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 352924                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070388                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            946417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4759875                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.506491                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          69926155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.511960                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.904856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45598296     65.21%     65.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                18909947     27.04%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  588778      0.84%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4344702      6.21%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  122873      0.18%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4725      0.01%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  336166      0.48%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19686      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     982      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69926155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9231728                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8677461                       # number of floating regfile writes
system.cpu1.idleCycles                         723354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              171593                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4250481                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.637678                       # Inst execution rate
system.cpu1.iew.exec_refs                    23730769                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358933                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19853351                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8818366                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11431                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           124959                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              371977                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31651027                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             23371836                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           164049                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             45051628                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                282946                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             18052542                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                172397                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18586688                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2111161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4583                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2665                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       765405                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        18181                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2665                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        35806                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        135787                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25567013                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29848428                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859225                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21967822                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.422486                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29869707                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                48348515                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16597237                       # number of integer regfile writes
system.cpu1.ipc                              0.410910                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.410910                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            12926      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16537265     36.57%     36.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 242      0.00%     36.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     36.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3959956      8.76%     45.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             490413      1.08%     46.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            123002      0.27%     46.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.33%     47.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            151603      0.34%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11831309     26.17%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37401      0.08%     73.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       11607142     25.67%     99.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        316642      0.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45215677                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               18738732                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           35546738                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8993379                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10386589                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4674788                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.103389                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 394628      8.44%      8.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      8.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      8.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   38      0.00%      8.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      8.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1633      0.03%      8.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   4      0.00%      8.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      8.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               677562     14.49%     22.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 381      0.01%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2337600     50.00%     72.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   42      0.00%     72.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1262895     27.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              31138807                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         129576194                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20855049                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         23880726                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31627816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45215677                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              23211                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2613623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            90635                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          1923                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2389882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     69926155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.646620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.460009                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           53500456     76.51%     76.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5896908      8.43%     84.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2711237      3.88%     88.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2303395      3.29%     92.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3142032      4.49%     96.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             975948      1.40%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             631264      0.90%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             368662      0.53%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             396253      0.57%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69926155                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.640000                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           139244                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           83397                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8818366                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             371977                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9248431                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4796331                       # number of misc regfile writes
system.cpu1.numCycles                        70649509                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8537547                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               40591319                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24648176                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3116371                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2841470                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              16741060                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                70066                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             45758939                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32257768                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27443435                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  7000021                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 63276                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                172397                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19057054                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2795259                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10111053                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        35647886                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        263894                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5811                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11926982                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5798                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   100647420                       # The number of ROB reads
system.cpu1.rob.rob_writes                   63827915                       # The number of ROB writes
system.cpu1.timesIdled                          12879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.352370                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4758754                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4789774                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           176723                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4912218                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13082                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14915                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1833                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4991738                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1391                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5484                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           172702                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4040355                       # Number of branches committed
system.cpu2.commit.bw_lim_events               545928                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2738757                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28988198                       # Number of instructions committed
system.cpu2.commit.committedOps              28995041                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     69553740                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.416872                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.562248                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     63258949     90.95%     90.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1853295      2.66%     93.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       500701      0.72%     94.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       134796      0.19%     94.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       125626      0.18%     94.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       105496      0.15%     94.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       864095      1.24%     96.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      2164854      3.11%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       545928      0.78%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     69553740                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8891688                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               25327                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24447151                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8036943                       # Number of loads committed
system.cpu2.commit.membars                      11269                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11269      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15784190     54.44%     54.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            248      0.00%     54.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3927282     13.54%     68.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        452400      1.56%     69.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       124948      0.43%     70.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       152256      0.53%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4271609     14.73%     85.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35717      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3770818     13.01%     98.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       316528      1.09%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28995041                       # Class of committed instruction
system.cpu2.commit.refs                       8394672                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28988198                       # Number of Instructions Simulated
system.cpu2.committedOps                     28995041                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.441478                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.441478                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             59615461                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4032                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4353302                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33104818                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1894469                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6268170                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                177089                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                10164                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2040051                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4991738                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   521939                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     68840754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6356                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      35917389                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 362220                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070531                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            973346                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4771836                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.507494                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          69995240                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.513372                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.907669                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                45609499     65.16%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18945053     27.07%     92.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  593032      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4349892      6.21%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  125881      0.18%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    4833      0.01%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  345285      0.49%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   20707      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1058      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69995240                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9245166                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8677936                       # number of floating regfile writes
system.cpu2.idleCycles                         778795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              176120                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4251263                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.637722                       # Inst execution rate
system.cpu2.iew.exec_refs                    23822182                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    363213                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19785662                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8823633                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11738                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           130059                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              377096                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31685513                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             23458969                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           168722                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             45134144                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                282784                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             18021635                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                177089                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             18557426                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2121769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4775                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2859                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       786690                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        19367                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2859                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        37384                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        138736                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25560928                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29830268                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858003                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21931365                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.421486                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29852193                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                48407521                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16574658                       # number of integer regfile writes
system.cpu2.ipc                              0.409588                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.409588                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13100      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16519861     36.47%     36.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 252      0.00%     36.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     36.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3956697      8.73%     45.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     45.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             498911      1.10%     46.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            125686      0.28%     46.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     46.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.33%     46.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            155283      0.34%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11887232     26.24%     73.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37875      0.08%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       11639847     25.69%     99.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        320346      0.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45302866                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               18786650                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           35642932                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8997536                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10433970                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    4689415                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.103513                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 392450      8.37%      8.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      8.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   27      0.00%      8.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      8.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1343      0.03%      8.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   7      0.00%      8.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      8.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               671206     14.31%     22.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 380      0.01%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2354509     50.21%     72.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   32      0.00%     72.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1269453     27.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31192531                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         129739803                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20832732                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23944874                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31661706                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45302866                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23807                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2690472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            92348                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2180                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2459417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     69995240                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.647228                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.459406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           53521074     76.46%     76.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5921085      8.46%     84.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2720847      3.89%     88.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2304417      3.29%     92.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            3154366      4.51%     96.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             983043      1.40%     98.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             631028      0.90%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             367051      0.52%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             392329      0.56%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69995240                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.640106                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           141793                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           85682                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8823633                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             377096                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9259273                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4804342                       # number of misc regfile writes
system.cpu2.numCycles                        70774035                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     8413460                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               40524826                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24608347                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3155405                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2867833                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              16800644                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                75852                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             45829365                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32309052                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27483028                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7037823                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 63127                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                177089                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             19131861                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2874681                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10154270                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35675095                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        255808                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6095                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11940225                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6088                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   100730274                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63909250                       # The number of ROB writes
system.cpu2.timesIdled                          13426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.354788                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4744520                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4775331                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           173754                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4894019                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13339                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14933                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1594                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4972536                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1317                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5433                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           169631                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4036302                       # Number of branches committed
system.cpu3.commit.bw_lim_events               541265                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21490                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2698656                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28955870                       # Number of instructions committed
system.cpu3.commit.committedOps              28962640                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69555370                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.416397                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.561714                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     63275650     90.97%     90.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1844815      2.65%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       497318      0.71%     94.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       133956      0.19%     94.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       124514      0.18%     94.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       104061      0.15%     94.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       863697      1.24%     96.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      2170094      3.12%     99.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       541265      0.78%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69555370                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8874599                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25340                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24426274                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8029016                       # Number of loads committed
system.cpu3.commit.membars                      11151                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11151      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15774376     54.46%     54.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            272      0.00%     54.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3921360     13.54%     68.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        448688      1.55%     69.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       123415      0.43%     70.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       150400      0.52%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4265841     14.73%     85.78% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         36081      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3768608     13.01%     98.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       314672      1.09%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28962640                       # Class of committed instruction
system.cpu3.commit.refs                       8385202                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28955870                       # Number of Instructions Simulated
system.cpu3.committedOps                     28962640                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.442748                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.442748                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             59658872                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4145                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4344603                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33005553                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1890969                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6226837                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                173957                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                11000                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2039817                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4972536                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   512054                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     68852214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6546                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      35770750                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 356160                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.070301                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            960158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4757859                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.505723                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          69990452                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.511307                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.904817                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                45678745     65.26%     65.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                18894034     27.00%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  590540      0.84%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4339560      6.20%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  124283      0.18%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    5217      0.01%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  337948      0.48%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   19105      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1020      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69990452                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9220513                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8660855                       # number of floating regfile writes
system.cpu3.idleCycles                         741436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              172903                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4243591                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.637108                       # Inst execution rate
system.cpu3.iew.exec_refs                    23788100                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    361534                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19808499                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8806522                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11643                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           123046                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              374793                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31613833                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             23426566                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           165411                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45063855                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                283773                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             17968304                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                173957                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             18504948                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2120118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4735                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2792                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       777506                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        18607                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2792                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        35546                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        137357                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25505105                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29783408                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858726                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21901905                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.421075                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29804971                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                48343563                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16553842                       # number of integer regfile writes
system.cpu3.ipc                              0.409375                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.409375                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13001      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16495811     36.47%     36.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 278      0.00%     36.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     36.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3949744      8.73%     45.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     45.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             494685      1.09%     46.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            124191      0.27%     46.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     46.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.33%     46.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            153332      0.34%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11864638     26.23%     73.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38179      0.08%     73.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       11629256     25.71%     99.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        318375      0.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45229266                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               18761500                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           35589556                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8978535                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10387441                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    4689391                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.103680                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 393022      8.38%      8.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      8.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   24      0.00%      8.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1620      0.03%      8.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   5      0.00%      8.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      8.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               676892     14.43%     22.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 388      0.01%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               2351873     50.15%     73.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   35      0.00%     73.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1265520     26.99%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              12      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              31144156                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         129640107                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20804873                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23880377                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31590400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45229266                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              23433                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2651193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            91288                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          1943                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2426536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     69990452                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.646221                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.458769                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           53550120     76.51%     76.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5904924      8.44%     84.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2711993      3.87%     88.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2303130      3.29%     92.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            3151784      4.50%     96.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             979663      1.40%     98.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             629637      0.90%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             365915      0.52%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             393286      0.56%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69990452                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.639447                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           140652                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           85274                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8806522                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             374793                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9236381                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4791319                       # number of misc regfile writes
system.cpu3.numCycles                        70731888                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     8455654                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               40492972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24581612                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3141342                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2863414                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              16887137                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                73996                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             45704001                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32221999                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27410656                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6998235                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 61790                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                173957                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             19211750                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2829044                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10104018                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35599983                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        250124                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6044                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11933659                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6005                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   100664000                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63757811                       # The number of ROB writes
system.cpu3.timesIdled                          13078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3049631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6042289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4864470                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26084                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11070194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       379303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23896335                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         405387                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2964940                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       144591                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2848335                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4471                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72665                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2964942                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9078935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9078935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    203599168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               203599168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            12191                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3049363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3049363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3049363                       # Request fanout histogram
system.membus.respLayer1.occupancy        15896949750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7245045003                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1922                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          962                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4425327.442827                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   7560479.561967                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     53178500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            962                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35386536500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   4257165000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       504911                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          504911                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       504911                       # number of overall hits
system.cpu2.icache.overall_hits::total         504911                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17028                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17028                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17028                       # number of overall misses
system.cpu2.icache.overall_misses::total        17028                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    776896999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    776896999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    776896999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    776896999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       521939                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       521939                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       521939                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       521939                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032625                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032625                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032625                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032625                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 45624.676944                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45624.676944                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 45624.676944                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45624.676944                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          903                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.558824                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16381                       # number of writebacks
system.cpu2.icache.writebacks::total            16381                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          647                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          647                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16381                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16381                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16381                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16381                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    735206500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    735206500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    735206500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    735206500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.031385                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.031385                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.031385                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.031385                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 44881.661681                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44881.661681                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 44881.661681                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44881.661681                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16381                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       504911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         504911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17028                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17028                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    776896999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    776896999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       521939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       521939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032625                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032625                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 45624.676944                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45624.676944                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16381                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16381                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    735206500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    735206500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.031385                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.031385                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 44881.661681                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44881.661681                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             534383                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16413                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            32.558521                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1060259                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1060259                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2439709                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2439709                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2439709                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2439709                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6235301                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6235301                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6235301                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6235301                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 272708914297                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 272708914297                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 272708914297                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 272708914297                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8675010                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8675010                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8675010                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8675010                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.718766                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.718766                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.718766                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.718766                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 43736.287037                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43736.287037                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 43736.287037                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43736.287037                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     31070313                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        28326                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2203169                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            680                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    14.102555                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    41.655882                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        63527                       # number of writebacks
system.cpu2.dcache.writebacks::total            63527                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3274683                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3274683                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3274683                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3274683                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2960618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2960618                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2960618                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2960618                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  99562249388                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  99562249388                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  99562249388                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  99562249388                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.341281                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.341281                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.341281                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.341281                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 33628.873900                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33628.873900                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 33628.873900                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33628.873900                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2955661                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2231745                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2231745                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6094063                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6094063                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 262861795000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 262861795000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8325808                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8325808                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.731949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.731949                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 43134.079021                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43134.079021                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3156193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3156193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2937870                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2937870                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  98096814000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  98096814000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.352863                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.352863                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 33390.454309                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33390.454309                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       207964                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        207964                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       141238                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       141238                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9847119297                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9847119297                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       349202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       349202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.404459                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.404459                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 69720.042035                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69720.042035                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       118490                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       118490                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22748                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22748                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1465435388                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1465435388                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.065143                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065143                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 64420.405662                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64420.405662                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2849                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2849                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          944                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          944                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36530000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36530000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.248880                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.248880                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 38697.033898                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38697.033898                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          563                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          563                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          381                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          381                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.100448                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.100448                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4339.895013                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4339.895013                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1485                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1485                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1343                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1343                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8398500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8398500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2828                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2828                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.474894                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.474894                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6253.536858                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6253.536858                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1324                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1324                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7215500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7215500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.468175                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.468175                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5449.773414                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5449.773414                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2057000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2057000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1916000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1916000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1131                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1131                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4353                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4353                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    115778500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    115778500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5484                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5484                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.793764                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.793764                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 26597.404089                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 26597.404089                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data           12                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total           12                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4341                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4341                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    111413000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    111413000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791575                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791575                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 25665.284497                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 25665.284497                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.279327                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5414055                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2963477                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.826927                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.279327                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.977479                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.977479                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20337680                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20337680                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1950                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          976                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4383447.745902                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7507737.491984                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          976    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     52912500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            976                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35365456500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   4278245000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       495098                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          495098                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       495098                       # number of overall hits
system.cpu3.icache.overall_hits::total         495098                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16956                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16956                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16956                       # number of overall misses
system.cpu3.icache.overall_misses::total        16956                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    737309000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    737309000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    737309000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    737309000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       512054                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       512054                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       512054                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       512054                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.033114                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033114                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.033114                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033114                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 43483.663600                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43483.663600                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 43483.663600                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43483.663600                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16256                       # number of writebacks
system.cpu3.icache.writebacks::total            16256                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          700                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          700                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16256                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16256                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16256                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16256                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    695223500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    695223500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    695223500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    695223500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.031747                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031747                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.031747                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031747                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 42767.193652                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42767.193652                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 42767.193652                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42767.193652                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16256                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       495098                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         495098                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16956                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16956                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    737309000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    737309000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       512054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       512054                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.033114                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033114                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 43483.663600                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43483.663600                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          700                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          700                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16256                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16256                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    695223500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    695223500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.031747                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031747                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 42767.193652                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42767.193652                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             525070                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16288                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.236616                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1040364                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1040364                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2434442                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2434442                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2434442                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2434442                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6226262                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6226262                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6226262                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6226262                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 273061229187                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 273061229187                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 273061229187                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 273061229187                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8660704                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8660704                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8660704                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8660704                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.718909                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.718909                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.718909                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.718909                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 43856.366659                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43856.366659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 43856.366659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43856.366659                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     31235834                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        30576                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2200631                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            634                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    14.194035                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    48.227129                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        62698                       # number of writebacks
system.cpu3.dcache.writebacks::total            62698                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3270430                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3270430                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3270430                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3270430                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2955832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2955832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2955832                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2955832                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  99703097498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  99703097498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  99703097498                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  99703097498                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.341292                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.341292                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.341292                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.341292                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 33730.975745                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33730.975745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 33730.975745                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33730.975745                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2950457                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2227666                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2227666                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6085341                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6085341                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 263066909500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 263066909500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8313007                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8313007                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.732026                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.732026                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 43229.608579                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43229.608579                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3152470                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3152470                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2932871                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2932871                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  98216005000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  98216005000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.352805                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.352805                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 33488.007144                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33488.007144                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       206776                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        206776                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       140921                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       140921                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   9994319687                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9994319687                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       347697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       347697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.405298                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.405298                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 70921.436032                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70921.436032                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       117960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       117960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22961                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22961                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1487092498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1487092498                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 64766.016201                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64766.016201                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         2843                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2843                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          981                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          981                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     35293500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     35293500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.256538                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.256538                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35977.064220                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35977.064220                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          583                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          583                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          398                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          398                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1682000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.104079                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.104079                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4226.130653                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4226.130653                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1445                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1445                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1380                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1380                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      8175500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8175500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2825                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2825                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.488496                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.488496                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5924.275362                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5924.275362                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1366                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1366                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      6964500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6964500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.483540                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.483540                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5098.462665                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5098.462665                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2175000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2175000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2020000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2020000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1104                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1104                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4329                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4329                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    113134500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    113134500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5433                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5433                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.796797                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.796797                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 26134.095634                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 26134.095634                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            9                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4320                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    108805500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    108805500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.795141                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.795141                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 25186.458333                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 25186.458333                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.343273                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5403388                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2958313                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.826510                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.343273                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.979477                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979477                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20303857                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20303857                       # Number of data accesses
system.cpu0.numPwrStateTransitions                734                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1213919.618529                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1884453.398289                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      7278500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            367                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    39198193000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    445508500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       531839                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          531839                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       531839                       # number of overall hits
system.cpu0.icache.overall_hits::total         531839                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77683                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77683                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77683                       # number of overall misses
system.cpu0.icache.overall_misses::total        77683                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4643749000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4643749000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4643749000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4643749000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       609522                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       609522                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       609522                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       609522                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.127449                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.127449                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.127449                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.127449                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59778.188278                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59778.188278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59778.188278                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59778.188278                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          694                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.545455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73083                       # number of writebacks
system.cpu0.icache.writebacks::total            73083                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4600                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4600                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73083                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73083                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73083                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73083                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4326066000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4326066000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4326066000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4326066000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119902                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119902                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119902                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119902                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 59193.875457                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59193.875457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 59193.875457                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59193.875457                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73083                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       531839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         531839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77683                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4643749000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4643749000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       609522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       609522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.127449                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.127449                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59778.188278                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59778.188278                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73083                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73083                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4326066000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4326066000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 59193.875457                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59193.875457                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             610086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.344197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1292127                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1292127                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2625992                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2625992                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2625992                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2625992                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6352233                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6352233                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6352233                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6352233                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 281171745597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 281171745597                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 281171745597                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 281171745597                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8978225                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8978225                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8978225                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8978225                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.707515                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.707515                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.707515                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.707515                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 44263.449656                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44263.449656                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 44263.449656                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44263.449656                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     31713084                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        29901                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2180268                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            631                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.545498                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    47.386688                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        83080                       # number of writebacks
system.cpu0.dcache.writebacks::total            83080                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3395162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3395162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3395162                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3395162                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2957071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2957071                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2957071                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2957071                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 102083476990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 102083476990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 102083476990                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 102083476990                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.329360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.329360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.329360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.329360                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 34521.821421                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34521.821421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 34521.821421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34521.821421                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2953921                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2323173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2323173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6171183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6171183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 268384616000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 268384616000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8494356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8494356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.726504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.726504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 43489.978502                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43489.978502                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3251178                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3251178                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2920005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2920005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  99517656500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  99517656500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.343758                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.343758                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34081.330854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34081.330854                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       302819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        302819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  12787129597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12787129597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       483869                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       483869                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.374172                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.374172                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70627.614455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70627.614455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       143984                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       143984                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        37066                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        37066                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2565820490                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2565820490                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.076603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.076603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69223.020828                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69223.020828                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1432                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1432                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     29713000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     29713000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4864                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.294408                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.294408                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20749.301676                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20749.301676                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1149                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1149                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          283                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          283                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1307000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058183                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058183                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4618.374558                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4618.374558                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2462                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2462                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1640                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1640                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7021000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7021000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4102                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4102                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.399805                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.399805                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4281.097561                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4281.097561                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1572                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1572                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5485000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5485000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.383228                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.383228                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3489.185751                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3489.185751                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       235000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       235000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       199000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2125                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2125                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3432                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3432                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    102809500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    102809500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5557                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5557                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.617599                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.617599                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 29956.148019                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 29956.148019                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3432                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3432                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     99377500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     99377500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.617599                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.617599                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 28956.148019                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 28956.148019                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.929965                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5598366                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2958537                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.892275                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.929965                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997811                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997811                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20944001                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20944001                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24277                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2146714                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2177501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2184719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2176835                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8739322                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24277                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2146714                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9477                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2177501                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9814                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2184719                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9985                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2176835                       # number of overall hits
system.l2.overall_hits::total                 8739322                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            803272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            768456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            770522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              6271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            772482                       # number of demand (read+write) misses
system.l2.demand_misses::total                3182274                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48807                       # number of overall misses
system.l2.overall_misses::.cpu0.data           803272                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5897                       # number of overall misses
system.l2.overall_misses::.cpu1.data           768456                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6567                       # number of overall misses
system.l2.overall_misses::.cpu2.data           770522                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             6271                       # number of overall misses
system.l2.overall_misses::.cpu3.data           772482                       # number of overall misses
system.l2.overall_misses::total               3182274                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3939591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  72857841500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    529634000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  69811669998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    594327500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  69924975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    552701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  70165312000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     288376052998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3939591000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  72857841500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    529634000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  69811669998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    594327500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  69924975500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    552701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  70165312000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    288376052998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2949986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2945957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2955241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2949317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11921596                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2949986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2945957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2955241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2949317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11921596                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.667821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.272297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.383570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.260851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.400891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.260731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.385765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.261919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266934                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.667821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.272297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.383570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.260851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.400891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.260731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.385765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.261919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266934                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80717.745405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90701.333421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89814.142784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90846.671765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90502.131871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 90750.134973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88136.102695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 90830.999298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90619.491910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80717.745405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90701.333421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89814.142784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90846.671765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90502.131871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 90750.134973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88136.102695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 90830.999298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90619.491910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              144591                       # number of writebacks
system.l2.writebacks::total                    144591                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            391                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          35780                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          35040                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          34461                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1549                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          35326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              145618                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           391                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         35780                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         35040                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         34461                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1549                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         35326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             145618                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       767492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       733416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       736061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       737156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3036656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       767492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       733416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       736061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       737156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3036656                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3435271002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  63269958501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    369741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  60576476003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    431848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  60705996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    393364501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  60879024501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 250061681008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3435271002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  63269958501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    369741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  60576476003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    431848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  60705996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    393364501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  60879024501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 250061681008                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.662471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.260168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.282945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.248957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.307857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.249070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.290477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.249941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.254719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.662471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.260168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.282945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.248957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.307857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.249070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.290477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.249941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254719                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70953.217986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82437.287296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84998.045977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82594.974752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85633.254015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 82474.138013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83304.638077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 82586.351466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82347.714396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70953.217986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82437.287296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84998.045977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82594.974752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85633.254015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 82474.138013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83304.638077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 82586.351466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82347.714396                       # average overall mshr miss latency
system.l2.replacements                        3101090                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       271718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           271718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       271718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       271718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        70659                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70659                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        70659                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70659                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       294375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        294375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data             356                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             395                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             434                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             445                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1630                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                339                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4538500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       116000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       205000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       203000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5062500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          415                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          542                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.304688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.048193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.199262                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.110000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.172169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 29092.948718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         5800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1898.148148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3690.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14933.628319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           339                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3130000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       395000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2158000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1069500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6752500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.304688                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.048193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.199262                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.110000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.172169                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20064.102564                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19981.481481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19445.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19918.879056                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           216                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           195                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           176                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                614                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       453500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       668000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       730000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       516000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2367500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          270                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            790                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.220000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.217778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.222785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 25194.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12370.370370                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 13272.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 10530.612245                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13451.704545                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           55                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          176                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       365000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1093499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1112500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       984000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3554999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.220000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.217778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.222785                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20249.981481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20081.632653                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20198.857955                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8019                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34092                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          15031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          15097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2446312500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1447882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1399085500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1425360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6718640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        36260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23406                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            105807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.731026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.654940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.642186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.653097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.677791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92289.300939                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96013.395225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 93080.001331                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94413.459628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93685.282019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        26507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        15097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2181242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1297082000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1248775500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1274390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6001490000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.731026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.654940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.642186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.653097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.677791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82289.300939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 86013.395225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 83080.001331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84413.459628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83685.282019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24277                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              53553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         6567                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         6271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            67542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3939591000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    529634000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    594327500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    552701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5616254000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.667821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.383570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.400891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.385765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.557760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80717.745405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89814.142784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90502.131871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88136.102695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83152.023926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          391                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1547                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1524                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1549                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5011                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3435271002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    369741500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    431848500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    393364501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4630225503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.662471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.282945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.307857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.290477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.516380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70953.217986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84998.045977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85633.254015                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83304.638077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74046.880795                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2136961                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2169556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2176344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2168816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8651677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       776765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       753376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       755491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       757385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3043017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70411529000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  68363787998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  68525890000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  68739952000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 276041158998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2913726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2922932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2931835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2926201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11694694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.266588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.257747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.257685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.258829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.260205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90647.144246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90743.251707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 90703.780720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 90759.589905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90712.986157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        35780                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        35040                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        34461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        35326                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       140607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       740985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       718336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       721030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       722059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2902410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61088716001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59279394003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  59457221000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  59604634501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 239429965505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.254308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.245759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.245931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.246756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.248182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82442.581160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 82523.211983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 82461.507843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 82548.149806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82493.502126                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                    19457194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3101347                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.273788                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.959101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       11.402708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       63.857687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.721512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       57.357797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.810376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       57.490574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.755137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       57.645058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.249444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.224054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.224573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.225176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 162246003                       # Number of tag accesses
system.l2.tags.data_accesses                162246003                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3098624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      49119104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        278400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      46938560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        322752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      47107776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        302208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      47177984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194345408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3098624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       278400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       322752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       302208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4001984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9253824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9253824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         767486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         733415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         736059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         737156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3036647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       144591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             144591                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         78161824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1239014071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7022553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1184010529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8141318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1188278950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7623102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1190049925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4902302274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     78161824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7022553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8141318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7623102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100948798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233424823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233424823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233424823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        78161824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1239014071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7022553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1184010529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8141318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1188278950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7623102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1190049925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5135727097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    757001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    724049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5043.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    726412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    727901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000241559750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5459310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107582                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3036648                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144591                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3036648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   144591                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  38753                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             71288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             74114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             64042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            108063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            100225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            718848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            906603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            315228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            88903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           108358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           108044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68609701251                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14989475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            124820232501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22885.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41635.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2540698                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3036648                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               144591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  290676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  517957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  613662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  552466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  412403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  271212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  159847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   87820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   45181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       470028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    423.759606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.955158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.723543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       138572     29.48%     29.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107287     22.83%     52.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40920      8.71%     61.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21573      4.59%     65.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13022      2.77%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8913      1.90%     70.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7194      1.53%     71.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6164      1.31%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126383     26.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       470028                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     421.104228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    169.468793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    439.401032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2852     40.06%     40.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          945     13.27%     53.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          130      1.83%     55.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          103      1.45%     56.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.38%     56.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           23      0.32%     57.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           46      0.65%     57.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           19      0.27%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           50      0.70%     58.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          145      2.04%     60.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          255      3.58%     64.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          318      4.47%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          360      5.06%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          313      4.40%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          302      4.24%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          342      4.80%     87.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          296      4.16%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151          233      3.27%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215          164      2.30%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279          108      1.52%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           47      0.66%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           19      0.27%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           15      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.044100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.395851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6985     98.12%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.39%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50      0.70%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      0.42%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.17%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7119                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              191865280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2480192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7311872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194345472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9253824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4839.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4902.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   39643767500                       # Total gap between requests
system.mem_ctrls.avgGap                      12461.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3098688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     48448064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       278400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     46339136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       322752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     46490368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       302208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     46585664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7311872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 78163437.891893103719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1222087296.767684459686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7022553.128647685982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1168890246.033155918121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8141318.489142593928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1172705026.043039798737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7623102.499649281614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1175108837.907075881958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184439689.618791013956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       767486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       733415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       736059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       737156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       144591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1436671000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31623547250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    187774750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30328225501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    220627000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  30350912250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    195694500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30476780250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 988501411750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29672.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41204.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43166.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41352.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43749.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41234.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41443.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     41343.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6836534.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1151374980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            611993085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6418545840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105381360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3129746880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17851360890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190456800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29458859835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        743.090547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    340614750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1323920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37979166750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2204567820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1171763175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14986417320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          490993200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3129746880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17994344250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         70049760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40047882405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1010.195337                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     31803750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1323920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38287977750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1896                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          949                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4551550.052687                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7582489.830102                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          949    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     53070500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            949                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35324280500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4319421000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       490645                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          490645                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       490645                       # number of overall hits
system.cpu1.icache.overall_hits::total         490645                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15975                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15975                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15975                       # number of overall misses
system.cpu1.icache.overall_misses::total        15975                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    702681000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    702681000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    702681000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    702681000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       506620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       506620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       506620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       506620                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.031533                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.031533                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.031533                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.031533                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 43986.291080                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43986.291080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 43986.291080                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43986.291080                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15374                       # number of writebacks
system.cpu1.icache.writebacks::total            15374                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          601                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          601                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          601                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          601                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15374                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15374                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15374                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15374                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    664768000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    664768000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    664768000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    664768000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030346                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030346                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030346                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030346                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43239.755431                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43239.755431                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43239.755431                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43239.755431                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15374                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       490645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         490645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15975                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15975                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    702681000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    702681000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       506620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       506620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.031533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.031533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 43986.291080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43986.291080                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          601                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          601                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15374                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15374                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    664768000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    664768000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030346                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030346                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43239.755431                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43239.755431                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             519792                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15406                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.739582                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1028614                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1028614                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2425525                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2425525                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2425525                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2425525                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6252940                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6252940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6252940                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6252940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 274225487131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 274225487131                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 274225487131                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 274225487131                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8678465                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8678465                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8678465                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8678465                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.720512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.720512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.720512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.720512                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 43855.448338                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43855.448338                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 43855.448338                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43855.448338                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     30944484                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        24218                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2191961                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            578                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.117260                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    41.899654                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        62417                       # number of writebacks
system.cpu1.dcache.writebacks::total            62417                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3302000                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3302000                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3302000                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3302000                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2950940                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2950940                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2950940                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2950940                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  99349127611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  99349127611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  99349127611                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  99349127611                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.340030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.340030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.340030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.340030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 33666.942605                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33666.942605                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 33666.942605                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33666.942605                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2945997                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2220879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2220879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6112152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6112152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263935464500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263935464500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8333031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8333031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.733485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.733485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 43182.084559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43182.084559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3183482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3183482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2928670                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2928670                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97843633000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97843633000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.351453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.351453                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33408.896530                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33408.896530                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       204646                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        204646                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       140788                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       140788                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  10290022631                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10290022631                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       345434                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       345434                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.407568                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.407568                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73088.776252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73088.776252                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       118518                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       118518                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1505494611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1505494611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67601.913381                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67601.913381                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         2746                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2746                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          960                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          960                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39146000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39146000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.259039                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.259039                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40777.083333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40777.083333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          576                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          576                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          384                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1504000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103616                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103616                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1436                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1436                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1329                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1329                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8449000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8449000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.480651                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.480651                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6357.411588                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6357.411588                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1311                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1311                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7294000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7294000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.474141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.474141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5563.691838                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5563.691838                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2200000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2200000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2044000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2044000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1028                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1028                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4358                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4358                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    115971500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    115971500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5386                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5386                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.809135                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.809135                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 26611.174851                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 26611.174851                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4356                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    111613500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    111613500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.808763                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.808763                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 25622.933884                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 25622.933884                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.315129                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5389184                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2953897                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.824432                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.315129                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.978598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20334511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20334511                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39643701500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11841489                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       416309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       121094                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14490817                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8906                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5085                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13991                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          488                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           113218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          113218                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121095                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11720407                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8866855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8849666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        49143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8878417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8862463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35820684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9354624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    194116096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1967872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    192535936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2096768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    193201088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2080768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    192768832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              788121984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3145934                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11404992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15070294                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.623541                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10658988     70.73%     70.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3498317     23.21%     93.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 783855      5.20%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 123261      0.82%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5873      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15070294                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12341093771                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4564160625                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            11.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25475605                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4557523028                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            11.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25288138                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4557120959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110008025                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4549861985                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization            11.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23966680                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
