

================================================================
== Vitis HLS Report for 'viterbi'
================================================================
* Date:           Sat Apr  5 07:04:31 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.618 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   303421|   303421|  1.517 ms|  1.517 ms|  303422|  303422|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_viterbi_Pipeline_L_init_fu_91                    |viterbi_Pipeline_L_init                   |       72|       72|   0.360 us|   0.360 us|      72|      72|       no|
        |grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102  |viterbi_Pipeline_L_timestep_L_curr_state  |   284781|   284781|   1.424 ms|   1.424 ms|  284781|  284781|       no|
        |grp_viterbi_Pipeline_L_end_fu_113                    |viterbi_Pipeline_L_end                    |       68|       68|   0.340 us|   0.340 us|      68|      68|       no|
        |grp_viterbi_Pipeline_L_backtrack_fu_120              |viterbi_Pipeline_L_backtrack              |    18489|    18489|  92.445 us|  92.445 us|   18489|   18489|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.98>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_s_loc = alloca i64 1"   --->   Operation 13 'alloca' 'min_s_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.98ns)   --->   "%llike = alloca i64 1" [viterbi.c:5]   --->   Operation 14 'alloca' 'llike' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%obs_addr = getelementptr i8 %obs, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'obs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.62ns)   --->   "%obs_load = load i8 %obs_addr"   --->   Operation 16 'load' 'obs_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 17 [1/2] (0.62ns)   --->   "%obs_load = load i8 %obs_addr"   --->   Operation 17 'load' 'obs_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>
ST_2 : Operation 18 [2/2] (2.39ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_init, i64 %llike, i64 %init, i8 %obs_load, i64 %emission"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_init, i64 %llike, i64 %init, i8 %obs_load, i64 %emission"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i64 %llike, i8 %obs, i64 %transition, i64 %emission"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_timestep_L_curr_state, i64 %llike, i8 %obs, i64 %transition, i64 %emission"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%llike_addr_1 = getelementptr i64 %llike, i64 0, i64 8896" [viterbi.c:39]   --->   Operation 22 'getelementptr' 'llike_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [2/2] (2.98ns)   --->   "%min_p = load i14 %llike_addr_1" [viterbi.c:39]   --->   Operation 23 'load' 'min_p' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 24 [1/2] (2.98ns)   --->   "%min_p = load i14 %llike_addr_1" [viterbi.c:39]   --->   Operation 24 'load' 'min_p' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 8 <SV = 7> <Delay = 0.38>
ST_8 : Operation 25 [2/2] (0.38ns)   --->   "%call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i64 %llike, i8 %min_s_loc" [viterbi.c:39]   --->   Operation 25 'call' 'call_ln39' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln39 = call void @viterbi_Pipeline_L_end, i64 %min_p, i64 %llike, i8 %min_s_loc" [viterbi.c:39]   --->   Operation 26 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.62>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%min_s_loc_load = load i8 %min_s_loc"   --->   Operation 27 'load' 'min_s_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i8 %path, i64 0, i64 139" [viterbi.c:47]   --->   Operation 28 'getelementptr' 'path_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.62ns)   --->   "%store_ln47 = store i8 %min_s_loc_load, i8 %path_addr" [viterbi.c:47]   --->   Operation 29 'store' 'store_ln47' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 140> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_backtrack, i64 %llike, i8 %path, i64 %transition"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [viterbi.c:3]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %obs"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %init"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %transition"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %emission"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %path"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @viterbi_Pipeline_L_backtrack, i64 %llike, i8 %path, i64 %transition"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i32 0" [viterbi.c:63]   --->   Operation 44 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ obs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ init]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ transition]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ emission]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ path]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_s_loc         (alloca       ) [ 0011111111100]
llike             (alloca       ) [ 0011111111111]
obs_addr          (getelementptr) [ 0010000000000]
obs_load          (load         ) [ 0001000000000]
call_ln0          (call         ) [ 0000000000000]
call_ln0          (call         ) [ 0000000000000]
llike_addr_1      (getelementptr) [ 0000000100000]
min_p             (load         ) [ 0000000011000]
call_ln39         (call         ) [ 0000000000000]
min_s_loc_load    (load         ) [ 0000000000000]
path_addr         (getelementptr) [ 0000000000000]
store_ln47        (store        ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
spectopmodule_ln3 (spectopmodule) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
specinterface_ln0 (specinterface) [ 0000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000]
call_ln0          (call         ) [ 0000000000000]
ret_ln63          (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="obs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="init">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="transition">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transition"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="emission">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="emission"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="path">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="path"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_init"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_timestep_L_curr_state"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_end"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="viterbi_Pipeline_L_backtrack"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="min_s_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_s_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="llike_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="llike/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="obs_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obs_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obs_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="llike_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="15" slack="0"/>
<pin id="68" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llike_addr_1/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="14" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_p/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="path_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr/10 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln47_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/10 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_viterbi_Pipeline_L_init_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="64" slack="0"/>
<pin id="95" dir="0" index="3" bw="8" slack="0"/>
<pin id="96" dir="0" index="4" bw="64" slack="0"/>
<pin id="97" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="0" index="3" bw="64" slack="0"/>
<pin id="107" dir="0" index="4" bw="64" slack="0"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_viterbi_Pipeline_L_end_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="3" bw="8" slack="7"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_viterbi_Pipeline_L_backtrack_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="0" index="3" bw="64" slack="0"/>
<pin id="125" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="129" class="1004" name="min_s_loc_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="9"/>
<pin id="131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_s_loc_load/10 "/>
</bind>
</comp>

<comp id="133" class="1005" name="min_s_loc_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="7"/>
<pin id="135" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="min_s_loc "/>
</bind>
</comp>

<comp id="139" class="1005" name="obs_addr_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="obs_addr "/>
</bind>
</comp>

<comp id="144" class="1005" name="obs_load_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="obs_load "/>
</bind>
</comp>

<comp id="149" class="1005" name="llike_addr_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="1"/>
<pin id="151" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="llike_addr_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="min_p_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="min_p "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="90"><net_src comp="77" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="100"><net_src comp="58" pin="3"/><net_sink comp="91" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="136"><net_src comp="42" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="50" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="147"><net_src comp="58" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="91" pin=3"/></net>

<net id="152"><net_src comp="64" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="157"><net_src comp="71" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: path | {10 11 12 }
 - Input state : 
	Port: viterbi : obs | {1 2 4 5 }
	Port: viterbi : init | {2 3 }
	Port: viterbi : transition | {4 5 11 12 }
	Port: viterbi : emission | {2 3 4 5 }
	Port: viterbi : path | {11 12 }
  - Chain level:
	State 1
		obs_load : 1
	State 2
		call_ln0 : 1
	State 3
	State 4
	State 5
	State 6
		min_p : 1
	State 7
	State 8
	State 9
	State 10
		store_ln47 : 1
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |          grp_viterbi_Pipeline_L_init_fu_91          |    3    |  1.548  |   810   |   777   |
|   call   | grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102 |    15   | 20.7988 |  19634  |  15495  |
|          |          grp_viterbi_Pipeline_L_end_fu_113          |    0    |  0.774  |   246   |   212   |
|          |       grp_viterbi_Pipeline_L_backtrack_fu_120       |    6    | 7.42973 |  15121  |  13462  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    24   | 30.5505 |  35811  |  29946  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|llike|   58   |    0   |   20   |    0   |
+-----+--------+--------+--------+--------+
|Total|   58   |    0   |   20   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|llike_addr_1_reg_149|   14   |
|    min_p_reg_154   |   64   |
|  min_s_loc_reg_133 |    8   |
|  obs_addr_reg_139  |    8   |
|  obs_load_reg_144  |    8   |
+--------------------+--------+
|        Total       |   102  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_58         |  p0  |   2  |   8  |   16   ||    9    |
|          grp_access_fu_71         |  p0  |   2  |  14  |   28   ||    9    |
| grp_viterbi_Pipeline_L_init_fu_91 |  p3  |   2  |   8  |   16   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   60   ||  1.161  ||    27   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |   30   |  35811 |  29946 |    -   |
|   Memory  |   58   |    -   |    -   |    0   |   20   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   102  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   58   |   24   |   31   |  35913 |  29993 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
