--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/media/peter/stuff/ISE12/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml MIPSSystem.twx MIPSSystem.ncd -o MIPSSystem.twr
MIPSSystem.pcf

Design file:              MIPSSystem.ncd
Physical constraint file: MIPSSystem.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 
50%;

 19137 paths analyzed, 7039 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.112ns.
--------------------------------------------------------------------------------

Paths for end point MIPSProcInst/registers/data1_5 (SLICE_X24Y33.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          MIPSProcInst/registers/data1_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      11.032ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.434 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to MIPSProcInst/registers/data1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA21   Trcko_DOA             2.900   InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X15Y31.A1      net (fanout=256)      5.577   procIMemReadData<21>
    SLICE_X15Y31.A       Tilo                  0.341   MIPSProcInst/registers/mux57_8
                                                       MIPSProcInst/registers/mux27_8
    SLICE_X24Y33.C4      net (fanout=1)        1.514   MIPSProcInst/registers/mux27_8
    SLICE_X24Y33.CLK     Tas                   0.700   MIPSProcInst/registers/data1<5>
                                                       MIPSProcInst/registers/mux27_3
                                                       MIPSProcInst/registers/mux27_2_f7
                                                       MIPSProcInst/registers/data1_5
    -------------------------------------------------  ---------------------------
    Total                                     11.032ns (3.941ns logic, 7.091ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          MIPSProcInst/registers/data1_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      9.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.434 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to MIPSProcInst/registers/data1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA22   Trcko_DOA             2.900   InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X15Y31.A5      net (fanout=256)      4.303   procIMemReadData<22>
    SLICE_X15Y31.A       Tilo                  0.341   MIPSProcInst/registers/mux57_8
                                                       MIPSProcInst/registers/mux27_8
    SLICE_X24Y33.C4      net (fanout=1)        1.514   MIPSProcInst/registers/mux27_8
    SLICE_X24Y33.CLK     Tas                   0.700   MIPSProcInst/registers/data1<5>
                                                       MIPSProcInst/registers/mux27_3
                                                       MIPSProcInst/registers/mux27_2_f7
                                                       MIPSProcInst/registers/data1_5
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (3.941ns logic, 5.817ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPSProcInst/registers/registers_22_5 (FF)
  Destination:          MIPSProcInst/registers/data1_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.468ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.521 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPSProcInst/registers/registers_22_5 to MIPSProcInst/registers/data1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.CQ      Tcko                  0.548   MIPSProcInst/registers/registers_22<6>
                                                       MIPSProcInst/registers/registers_22_5
    SLICE_X15Y31.A2      net (fanout=3)        1.365   MIPSProcInst/registers/registers_22<5>
    SLICE_X15Y31.A       Tilo                  0.341   MIPSProcInst/registers/mux57_8
                                                       MIPSProcInst/registers/mux27_8
    SLICE_X24Y33.C4      net (fanout=1)        1.514   MIPSProcInst/registers/mux27_8
    SLICE_X24Y33.CLK     Tas                   0.700   MIPSProcInst/registers/data1<5>
                                                       MIPSProcInst/registers/mux27_3
                                                       MIPSProcInst/registers/mux27_2_f7
                                                       MIPSProcInst/registers/data1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.589ns logic, 2.879ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPSProcInst/registers/registers_11_6 (SLICE_X16Y28.D2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     30.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          MIPSProcInst/registers/registers_11_6 (FF)
  Requirement:          41.666ns
  Data Path Delay:      10.980ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to MIPSProcInst/registers/registers_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA14   Trcko_DOA             2.900   InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X15Y40.B2      net (fanout=61)       4.315   procIMemReadData<14>
    SLICE_X15Y40.B       Tilo                  0.341   MIPSProcInst/registers/registers_11<2>
                                                       MIPSProcInst/registers/_n0417_inv1_rstpot
    SLICE_X16Y28.D2      net (fanout=17)       2.853   MIPSProcInst/registers/_n0417_inv1_rstpot
    SLICE_X16Y28.CLK     Tas                   0.571   MIPSProcInst/registers/registers_11<6>
                                                       MIPSProcInst/registers/registers_11_6_dpot
                                                       MIPSProcInst/registers/registers_11_6
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (3.812ns logic, 7.168ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          MIPSProcInst/registers/registers_11_6 (FF)
  Requirement:          41.666ns
  Data Path Delay:      10.515ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to MIPSProcInst/registers/registers_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA11   Trcko_DOA             2.900   InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X15Y40.B5      net (fanout=57)       3.850   procIMemReadData<11>
    SLICE_X15Y40.B       Tilo                  0.341   MIPSProcInst/registers/registers_11<2>
                                                       MIPSProcInst/registers/_n0417_inv1_rstpot
    SLICE_X16Y28.D2      net (fanout=17)       2.853   MIPSProcInst/registers/_n0417_inv1_rstpot
    SLICE_X16Y28.CLK     Tas                   0.571   MIPSProcInst/registers/registers_11<6>
                                                       MIPSProcInst/registers/registers_11_6_dpot
                                                       MIPSProcInst/registers/registers_11_6
    -------------------------------------------------  ---------------------------
    Total                                     10.515ns (3.812ns logic, 6.703ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          MIPSProcInst/registers/registers_11_6 (FF)
  Requirement:          41.666ns
  Data Path Delay:      10.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.504 - 0.571)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to MIPSProcInst/registers/registers_11_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA15   Trcko_DOA             2.900   InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X15Y40.B3      net (fanout=60)       3.811   procIMemReadData<15>
    SLICE_X15Y40.B       Tilo                  0.341   MIPSProcInst/registers/registers_11<2>
                                                       MIPSProcInst/registers/_n0417_inv1_rstpot
    SLICE_X16Y28.D2      net (fanout=17)       2.853   MIPSProcInst/registers/_n0417_inv1_rstpot
    SLICE_X16Y28.CLK     Tas                   0.571   MIPSProcInst/registers/registers_11<6>
                                                       MIPSProcInst/registers/registers_11_6_dpot
                                                       MIPSProcInst/registers/registers_11_6
    -------------------------------------------------  ---------------------------
    Total                                     10.476ns (3.812ns logic, 6.664ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPSProcInst/registers/registers_9_4 (SLICE_X16Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          MIPSProcInst/registers/registers_9_4 (FF)
  Requirement:          41.666ns
  Data Path Delay:      10.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.507 - 0.571)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to MIPSProcInst/registers/registers_9_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA12   Trcko_DOA             2.900   InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X9Y46.D3       net (fanout=54)       4.014   procIMemReadData<12>
    SLICE_X9Y46.D        Tilo                  0.341   MIPSProcInst/registers/_n0403_inv1_cepot
                                                       MIPSProcInst/registers/_n0403_inv1_cepot_INV_0
    SLICE_X16Y31.CE      net (fanout=9)        3.197   MIPSProcInst/registers/_n0403_inv1_cepot
    SLICE_X16Y31.CLK     Tceck                 0.486   MIPSProcInst/registers/registers_9<6>
                                                       MIPSProcInst/registers/registers_9_4
    -------------------------------------------------  ---------------------------
    Total                                     10.938ns (3.727ns logic, 7.211ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y26.DIA23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPSProcInst/registers/data2_23 (FF)
  Destination:          DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.119 - 0.110)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPSProcInst/registers/data2_23 to DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.CQ      Tcko                  0.200   MIPSProcInst/registers/data2<23>
                                                       MIPSProcInst/registers/data2_23
    RAMB16_X1Y26.DIA23   net (fanout=2)        0.140   MIPSProcInst/registers/data2<23>
    RAMB16_X1Y26.CLKA    Trckd_DIA   (-Th)     0.053   DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.147ns logic, 0.140ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point HostCommInst/UARTHandlerInst/up/readDataS_5 (SLICE_X34Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HostCommInst/UARTHandlerInst/up/readDone (FF)
  Destination:          HostCommInst/UARTHandlerInst/up/readDataS_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.131 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: HostCommInst/UARTHandlerInst/up/readDone to HostCommInst/UARTHandlerInst/up/readDataS_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.DQ      Tcko                  0.200   HostCommInst/UARTHandlerInst/up/readDone
                                                       HostCommInst/UARTHandlerInst/up/readDone
    SLICE_X34Y46.CE      net (fanout=5)        0.290   HostCommInst/UARTHandlerInst/up/readDone
    SLICE_X34Y46.CLK     Tckce       (-Th)     0.104   HostCommInst/UARTHandlerInst/up/readDataS<5>
                                                       HostCommInst/UARTHandlerInst/up/readDataS_5
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.096ns logic, 0.290ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point HostCommInst/UARTHandlerInst/ut/ur/rxBusy (SLICE_X32Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HostCommInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Destination:          HostCommInst/UARTHandlerInst/ut/ur/rxBusy (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: HostCommInst/UARTHandlerInst/ut/ur/rxBusy to HostCommInst/UARTHandlerInst/ut/ur/rxBusy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.CQ      Tcko                  0.200   HostCommInst/UARTHandlerInst/ut/ur/rxBusy
                                                       HostCommInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X32Y34.CX      net (fanout=9)        0.110   HostCommInst/UARTHandlerInst/ut/ur/rxBusy
    SLICE_X32Y34.CLK     Tckdi       (-Th)    -0.106   HostCommInst/UARTHandlerInst/ut/ur/rxBusy
                                                       HostCommInst/UARTHandlerInst/ut/ur/rxBusy_rstpot
                                                       HostCommInst/UARTHandlerInst/ut/ur/rxBusy
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.306ns logic, 0.110ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKB(Fmax))
  Physical resource: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: InstrMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.821ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.845ns (260.078MHz) (Trper_CLKA(Fmax))
  Physical resource: DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: DataMem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.112|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19137 paths, 0 nets, and 9805 connections

Design statistics:
   Minimum period:  11.112ns{1}   (Maximum frequency:  89.993MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 14 15:03:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



