Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Sun Apr  7 12:59:45 2024
| Host         : Patrick running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Licenta_Design_wrapper_control_sets_placed.rpt
| Design       : Licenta_Design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   539 |
|    Minimum number of control sets                        |   538 |
|    Addition due to synthesis replication                 |     1 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1498 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   539 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    47 |
| >= 16              |   205 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             950 |          358 |
| No           | No                    | Yes                    |              45 |           15 |
| No           | Yes                   | No                     |            1089 |          445 |
| Yes          | No                    | No                     |            3172 |          837 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3750 |         1104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                             |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                             |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_last_r0                                                                                                                                                                     | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                           |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                           |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/reset                                                                                                                             |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg_1_sn_1                                                                        | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                           |                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                           |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                          |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                   |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/Axi_Str_TxC_AReset                                                                                                                                                                           |                2 |              3 |         1.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                            |                2 |              3 |         1.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                            |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                             |                2 |              3 |         1.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0]                                                    | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]                                                    | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                            |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                               | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                    |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                             | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                             | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[6].w_issuing_cnt_reg[48][0]                                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[40][0]                                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                          | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/FSM_onehot_WDT_Current_State[3]_i_1_n_0                                                                                                                                      | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                            |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                 | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                            | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                          | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                          | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                          | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                4 |              4 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                          | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                          | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              4 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                            | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                          | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                           | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                        | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1][0]                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                3 |              4 |         1.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                    | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                    | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                    | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                3 |              5 |         1.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                         |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                    |                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                          | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                     | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                    |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                      |                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/bus2ip_reset                                                                                                                                            |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                     | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              5 |         1.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                             | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                          |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                     |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                             | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                        |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                             | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | Licenta_Design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                        |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | Licenta_Design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                2 |              6 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/s_axi4_arready                                                                                                                                                                             | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                        |                3 |              6 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                               |                2 |              7 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                5 |              7 |         1.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                3 |              7 |         2.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              7 |         1.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              7 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg                                                                                                | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/aresetn_d_reg                                                                       |                2 |              7 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                           |                2 |              7 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/s_axi_arvalid_0_sn_1                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[6]_i_1_n_0                                                                                                                    |                1 |              7 |         7.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              7 |         2.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                       |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                5 |              8 |         1.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                      |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                                                                                 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                5 |              8 |         1.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg8_word_ff[7]_i_1_n_0                                                                                                                                                                      | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                  | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                               | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                        | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                        |                5 |              8 |         1.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                              | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[7][0]                                                                                                                                                          | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                        |                3 |              8 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                   | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                    | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                4 |              8 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |              9 |         1.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                               | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              9 |         2.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |              9 |         2.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                6 |             10 |         1.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                     |                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/slv_aw_valid_ff                                                                                                                                                                              | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                3 |             10 |         3.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                3 |             10 |         3.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                4 |             10 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                5 |             10 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                6 |             10 |         1.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                         |                6 |             10 |         1.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                       | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                |                4 |             10 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                               |                4 |             11 |         2.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                2 |             11 |         5.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                             | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                              | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg[0]                                                                                                               |                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                              | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                5 |             12 |         2.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                               | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |         2.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/awid_ff[11]_i_1_n_0                                                                                                                                                                          | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                4 |             12 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/arid_ff[11]_i_1_n_0                                                                                                                                                                          | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                3 |             12 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             13 |         2.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                            | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                3 |             13 |         4.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             13 |         2.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                5 |             13 |         2.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                             | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             14 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                5 |             14 |         2.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                   | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                4 |             14 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                             | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                5 |             14 |         2.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |                3 |             14 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             14 |         2.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |             15 |         7.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                6 |             15 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                5 |             15 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                5 |             15 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.axis1_tran_cnt[15]_i_1_n_0                                                                                                                                 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                6 |             15 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                  |                2 |             15 |         7.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                     | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                      | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |                4 |             15 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/SR[0]                                                                                                                 |                4 |             16 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.axis1_gen_out_nxt_data                                                                                   | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                3 |             16 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |               10 |             17 |         1.70 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                             | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aresetn_0[0]                                                                                                                                                                           |                4 |             17 |         4.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                      |                9 |             18 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             18 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |                8 |             18 |         2.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                               | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                6 |             19 |         3.17 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                4 |             19 |         4.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |                5 |             19 |         3.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.rx_str_wr_en                                                                                                                                                   | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_rxd_tlast_1                                                                                                                            |                3 |             19 |         6.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                         | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |                6 |             19 |         3.17 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             19 |         6.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                                        |                8 |             19 |         2.38 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                   | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                              |                5 |             20 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                                    |                7 |             21 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                     | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                4 |             21 |         5.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg0_ctrl_ff[23]_i_1_n_0                                                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                5 |             22 |         4.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |               11 |             22 |         2.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                5 |             23 |         4.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                7 |             23 |         3.29 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                  |                4 |             23 |         5.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |                8 |             24 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.axis1_beats_req[23]_i_1_n_0                                                                                                                                | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                4 |             24 |         6.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.axis1_beat_cnt[23]_i_1_n_0                                                                                                                                 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                6 |             24 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                9 |             24 |         2.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                         |               11 |             24 |         2.18 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             25 |         3.12 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               11 |             25 |         2.27 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                      |               10 |             25 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |               12 |             26 |         2.17 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                5 |             27 |         5.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                  |                6 |             27 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aresetn_0[0]                                                                                                                                                                           |               14 |             27 |         1.93 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                  |                7 |             27 |         3.86 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             27 |         3.86 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                6 |             28 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                  |                8 |             28 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                8 |             28 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                8 |             28 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                5 |             28 |         5.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                        | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                8 |             28 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             28 |         5.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                      |               12 |             29 |         2.42 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                |                6 |             29 |         4.83 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                6 |             29 |         4.83 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                9 |             29 |         3.22 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                9 |             30 |         3.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/sel                                                                                                                                                                                         | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                                          |                8 |             31 |         3.88 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |               15 |             31 |         2.07 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg4_word_ff[31]_i_1_n_0                                                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg7_word_ff[31]_i_1_n_0                                                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg5_word_ff[31]_i_1_n_0                                                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg6_word_ff[31]_i_1_n_0                                                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/slv_rstart                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/slv_w_valid_ff                                                                                                                                                                               | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                7 |             32 |         4.57 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                           | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                 |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                             | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                   |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                9 |             32 |         3.56 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                               |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/s_axi4_wvalid_0[0]                                                                                                                                                                          | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                                         |                9 |             32 |         3.56 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                          | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                        | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                9 |             32 |         3.56 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                             | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                5 |             32 |         6.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                       | Licenta_Design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                 |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | Licenta_Design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                               |               32 |             32 |         1.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/p_0_in                                                                                                                                                    | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_Reg_Reset                                                                                                                                      |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             32 |         6.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               14 |             32 |         2.29 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                              | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |               11 |             32 |         2.91 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                      |                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.axis1_out_last_sampled                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg2_word_ff[31]_i_1_n_0                                                                                                                                                                     | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |                8 |             32 |         4.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/reg1_config_ff[31]_i_1_n_0                                                                                                                                                                   | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |               13 |             32 |         2.46 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |               12 |             33 |         2.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                     | Licenta_Design_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |               14 |             33 |         2.36 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                  |               11 |             33 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             33 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                            |                7 |             34 |         4.86 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                 |               17 |             35 |         2.06 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                  |               14 |             35 |         2.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                7 |             35 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                              |               10 |             35 |         3.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                  |               10 |             36 |         3.60 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             36 |         2.77 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                7 |             37 |         5.29 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                8 |             37 |         4.62 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               12 |             37 |         3.08 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                8 |             37 |         4.62 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |                7 |             37 |         5.29 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                8 |             37 |         4.62 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                  |               11 |             38 |         3.45 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                  |               13 |             38 |         2.92 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                  |                5 |             39 |         7.80 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                  |                8 |             39 |         4.88 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                8 |             39 |         4.88 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |               14 |             40 |         2.86 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                            |               13 |             40 |         3.08 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                             |                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                         |                8 |             40 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             41 |         5.12 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                9 |             41 |         4.56 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                             |                                                                                                                                                                                                                                                  |               15 |             41 |         2.73 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             41 |         4.56 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             41 |         3.42 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             41 |         3.42 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                8 |             42 |         5.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             43 |         4.78 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             43 |         7.17 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |               10 |             45 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                8 |             45 |         5.62 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |               15 |             45 |         3.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                            |                                                                                                                                                                                                                                                  |               10 |             45 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                            |                                                                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |               12 |             45 |         3.75 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             45 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                  |                9 |             45 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |                9 |             45 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |                7 |             45 |         6.43 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                8 |             45 |         5.62 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             45 |         4.50 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                  |               14 |             45 |         3.21 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |               14 |             45 |         3.21 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                9 |             45 |         5.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |               13 |             46 |         3.54 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                  |               16 |             46 |         2.88 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                  |                9 |             46 |         5.11 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |               11 |             46 |         4.18 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |               11 |             46 |         4.18 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                  |                9 |             46 |         5.11 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                  |               11 |             46 |         4.18 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                  |                7 |             46 |         6.57 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               11 |             46 |         4.18 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                    |                9 |             47 |         5.22 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |               11 |             47 |         4.27 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | Licenta_Design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                         |                8 |             47 |         5.88 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |               15 |             47 |         3.13 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               11 |             48 |         4.36 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             48 |         3.69 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |               16 |             52 |         3.25 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | Licenta_Design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                   |               17 |             52 |         3.06 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                  |                7 |             56 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                  |                7 |             56 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                  |                7 |             56 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 | Licenta_Design_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                  |                7 |             56 |         8.00 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               26 |             63 |         2.42 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | Licenta_Design_i/axi_traffic_gen_0/inst/ATG_MODE_STREAMING.streaming_top/ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen/clear                                                                                                                 |               27 |             88 |         3.26 |
|  Licenta_Design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |              360 |            953 |         2.65 |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


