Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 14:32:54 2025
| Host         : The_Prospector running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 34
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| TIMING-20 | Warning  | Non-clocked latch              | 33     |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch Dlatch_init/Q_reg cannot be properly analyzed as its control pin Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[0].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[0].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[1].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[1].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[2].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[2].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[3].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[3].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[4].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[4].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[5].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[5].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[6].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[6].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch system_init/mem_init_A/genblk1[7].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_A/genblk1[7].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[0].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[0].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[1].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[1].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[2].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[2].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[3].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[3].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[4].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[4].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[5].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[5].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[6].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[6].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch system_init/mem_init_B/genblk1[7].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_B/genblk1[7].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[0].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[0].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[1].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[1].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[2].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[2].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[3].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[3].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[4].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[4].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[5].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[5].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[6].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[6].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch system_init/mem_init_C/genblk1[7].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_C/genblk1[7].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[0].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[0].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[1].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[1].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[2].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[2].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[3].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[3].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[4].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[4].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[5].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[5].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[6].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[6].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch system_init/mem_init_D/genblk1[7].Dlatch_init/Q_reg cannot be properly analyzed as its control pin system_init/mem_init_D/genblk1[7].Dlatch_init/Q_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 33 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


