# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project FSM
# reading /tools/mentor/questa_10.7b_1/questasim/linux/../modelsim.ini
# Loading project alu
# Compile of add.v was successful.
# Compile of cla.v was successful.
# Compile of fa.v was successful.
# Compile of ha.v was successful.
# Compile of multiply.v was successful.
# Compile of regne.v was successful.
# Compile of shiftlne.v was successful.
# Compile of shiftrne.v was successful.
# Compile of tb_add.v was successful.
# Compile of tb_cla.v was successful.
# Compile of tb_fa.v was successful.
# Compile of tb_multiply.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tb_add
# vsim -voptargs="+acc" work.tb_add 
# Start time: 16:32:04 on Dec 13,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_add(fast)
# Loading work.add(fast)
# Loading work.cla(fast)
add wave -position insertpoint sim:/tb_add/*
run
# ** Note: $finish    : /homes/user/stud/spring22/ma4107/csee4823/fir/qsim_rtl/alu/tb_add.v(57)
#    Time: 54500 ps  Iteration: 0  Instance: /tb_add
# 1
# Break in Module tb_add at /homes/user/stud/spring22/ma4107/csee4823/fir/qsim_rtl/alu/tb_add.v line 57
# End time: 16:32:43 on Dec 13,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
