/home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd {0 {vcom -work work -2002 -explicit -stats=none /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity TBOddParity
-- Compiling architecture tb of TBOddParity
** Warning: /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(14): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(15): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Error: (vcom-11) Could not find work.oddparity.
** Error (suppressible): /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(17): (vcom-1195) Cannot find expanded name "work.OddParity".
** Error: /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(17): Unknown expanded name.
** Error: /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(18): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
** Error: /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(18): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
** Note: /home/bppsauce/SFU/ENSC350/lab2/simulation/modelsim/TBOddParity.vhd(28): VHDL Compiler exiting

} {11.0 12.0 13.0 16.0} {}}
