[2025-09-17 04:58:48] START suite=qualcomm_srv trace=srv563_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv563_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2605796 heartbeat IPC: 3.838 cumulative IPC: 3.838 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5050900 heartbeat IPC: 4.09 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5050900 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5050900 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13999637 heartbeat IPC: 1.117 cumulative IPC: 1.117 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22896259 heartbeat IPC: 1.124 cumulative IPC: 1.121 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 31755793 heartbeat IPC: 1.129 cumulative IPC: 1.123 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 40609335 heartbeat IPC: 1.129 cumulative IPC: 1.125 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 49500854 heartbeat IPC: 1.125 cumulative IPC: 1.125 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 58344820 heartbeat IPC: 1.131 cumulative IPC: 1.126 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 67252354 heartbeat IPC: 1.123 cumulative IPC: 1.125 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 76125731 heartbeat IPC: 1.127 cumulative IPC: 1.126 (Simulation time: 00 hr 10 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv563_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 84998646 heartbeat IPC: 1.127 cumulative IPC: 1.126 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 88790568 cumulative IPC: 1.126 (Simulation time: 00 hr 12 min 22 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 88790568 cumulative IPC: 1.126 (Simulation time: 00 hr 12 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv563_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.126 instructions: 100000001 cycles: 88790568
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 15.95 Average ROB Occupancy at Mispredict: 26.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3822
BRANCH_INDIRECT: 0.4197
BRANCH_CONDITIONAL: 13
BRANCH_DIRECT_CALL: 0.9223
BRANCH_INDIRECT_CALL: 0.6043
BRANCH_RETURN: 0.619


====Backend Stall Breakdown====
ROB_STALL: 44668
LQ_STALL: 0
SQ_STALL: 522993


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 86.82692
REPLAY_LOAD: 68.609375
NON_REPLAY_LOAD: 8.821411

== Total ==
ADDR_TRANS: 4515
REPLAY_LOAD: 4391
NON_REPLAY_LOAD: 35762

== Counts ==
ADDR_TRANS: 52
REPLAY_LOAD: 64
NON_REPLAY_LOAD: 4054

cpu0->cpu0_STLB TOTAL        ACCESS:    1865649 HIT:    1861412 MISS:       4237 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1865649 HIT:    1861412 MISS:       4237 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 207.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8299203 HIT:    7375637 MISS:     923566 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6750903 HIT:    5996252 MISS:     754651 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     554815 HIT:     404589 MISS:     150226 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     985854 HIT:     974092 MISS:      11762 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7631 HIT:        704 MISS:       6927 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15023479 HIT:    8033885 MISS:    6989594 MSHR_MERGE:    1666598
cpu0->cpu0_L1I LOAD         ACCESS:   15023479 HIT:    8033885 MISS:    6989594 MSHR_MERGE:    1666598
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30446731 HIT:   26971055 MISS:    3475676 MSHR_MERGE:    1485319
cpu0->cpu0_L1D LOAD         ACCESS:   17097713 HIT:   15300792 MISS:    1796921 MSHR_MERGE:     369011
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13340410 HIT:   11669394 MISS:    1671016 MSHR_MERGE:    1116200
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8608 HIT:        869 MISS:       7739 MSHR_MERGE:        108
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12464633 HIT:   10554531 MISS:    1910102 MSHR_MERGE:     958457
cpu0->cpu0_ITLB LOAD         ACCESS:   12464633 HIT:   10554531 MISS:    1910102 MSHR_MERGE:     958457
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.073 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28859847 HIT:   27631456 MISS:    1228391 MSHR_MERGE:     314387
cpu0->cpu0_DTLB LOAD         ACCESS:   28859847 HIT:   27631456 MISS:    1228391 MSHR_MERGE:     314387
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.893 cycles
cpu0->LLC TOTAL        ACCESS:    1122334 HIT:    1075298 MISS:      47036 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     754651 HIT:     737521 MISS:      17130 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     150226 HIT:     124222 MISS:      26004 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210530 HIT:     210358 MISS:        172 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6927 HIT:       3197 MISS:       3730 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3013
  ROW_BUFFER_MISS:      43851
  AVG DBUS CONGESTED CYCLE: 3.43
Channel 0 WQ ROW_BUFFER_HIT:        719
  ROW_BUFFER_MISS:      18024
  FULL:          0
Channel 0 REFRESHES ISSUED:       7400

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       519389       438980        79177         2330
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          157          439          227
  STLB miss resolved @ L2C                0          112          159          348           72
  STLB miss resolved @ LLC                0          152          348         1566          594
  STLB miss resolved @ MEM                0            1          342         2095         2019

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             166279        48448      1289351       113696          287
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           83           80           22
  STLB miss resolved @ L2C                0           36           93           38            0
  STLB miss resolved @ LLC                0           72          271          459           44
  STLB miss resolved @ MEM                0            1           52          152           72
[2025-09-17 05:11:10] END   suite=qualcomm_srv trace=srv563_ap (rc=0)
