{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713354190043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713354190043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 13:43:09 2024 " "Processing started: Wed Apr 17 13:43:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713354190043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354190043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_test -c SPI_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_test -c SPI_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354190043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713354190333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713354190333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_test-test " "Found design unit 1: SPI_test-test" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713354197051 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_test " "Found entity 1: SPI_test" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713354197051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-beh " "Found design unit 1: spi_interface-beh" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713354197052 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713354197052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713354197059 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713354197059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_test " "Elaborating entity \"SPI_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713354197115 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_N SPI_test.vhd(15) " "VHDL Signal Declaration warning at SPI_test.vhd(15): used implicit default value for signal \"HEX4_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713354197137 "|SPI_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_N SPI_test.vhd(16) " "VHDL Signal Declaration warning at SPI_test.vhd(16): used implicit default value for signal \"HEX5_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713354197137 "|SPI_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR SPI_test.vhd(23) " "VHDL Signal Declaration warning at SPI_test.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713354197137 "|SPI_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_out_s SPI_test.vhd(83) " "Verilog HDL or VHDL warning at SPI_test.vhd(83): object \"internal_out_s\" assigned a value but never read" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713354197137 "|SPI_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface spi_interface:slave " "Elaborating entity \"spi_interface\" for hierarchy \"spi_interface:slave\"" {  } { { "SPI_test.vhd" "slave" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713354197241 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "for_out spi_interface.vhd(50) " "VHDL Process Statement warning at spi_interface.vhd(50): signal \"for_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713354197272 "|SPI_test|spi_interface:slave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out spi_interface.vhd(37) " "VHDL Process Statement warning at spi_interface.vhd(37): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[0\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[1\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[2\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[3\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[4\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[5\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[6\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] spi_interface.vhd(37) " "Inferred latch for \"data_out\[7\]\" at spi_interface.vhd(37)" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354197273 "|SPI_test|spi_interface:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:h0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:h0\"" {  } { { "SPI_test.vhd" "h0" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713354197287 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713354198390 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1713354198390 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713354198390 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713354198390 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[0\] spi_interface:slave\|internal\[0\]~_emulated spi_interface:slave\|internal\[0\]~1 " "Register \"spi_interface:slave\|internal\[0\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[0\]~_emulated\" and latch \"spi_interface:slave\|internal\[0\]~1\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[1\] spi_interface:slave\|internal\[1\]~_emulated spi_interface:slave\|internal\[0\]~1 " "Register \"spi_interface:slave\|internal\[1\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[1\]~_emulated\" and latch \"spi_interface:slave\|internal\[0\]~1\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[2\] spi_interface:slave\|internal\[2\]~_emulated spi_interface:slave\|internal\[0\]~1 " "Register \"spi_interface:slave\|internal\[2\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[2\]~_emulated\" and latch \"spi_interface:slave\|internal\[0\]~1\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[3\] spi_interface:slave\|internal\[3\]~_emulated spi_interface:slave\|internal\[0\]~1 " "Register \"spi_interface:slave\|internal\[3\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[3\]~_emulated\" and latch \"spi_interface:slave\|internal\[0\]~1\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[4\] spi_interface:slave\|internal\[4\]~_emulated spi_interface:slave\|internal\[4\]~11 " "Register \"spi_interface:slave\|internal\[4\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[4\]~_emulated\" and latch \"spi_interface:slave\|internal\[4\]~11\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[5\] spi_interface:slave\|internal\[5\]~_emulated spi_interface:slave\|internal\[4\]~11 " "Register \"spi_interface:slave\|internal\[5\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[5\]~_emulated\" and latch \"spi_interface:slave\|internal\[4\]~11\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[6\] spi_interface:slave\|internal\[6\]~_emulated spi_interface:slave\|internal\[4\]~11 " "Register \"spi_interface:slave\|internal\[6\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[6\]~_emulated\" and latch \"spi_interface:slave\|internal\[4\]~11\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "spi_interface:slave\|internal\[7\] spi_interface:slave\|internal\[7\]~_emulated spi_interface:slave\|internal\[4\]~11 " "Register \"spi_interface:slave\|internal\[7\]\" is converted into an equivalent circuit using register \"spi_interface:slave\|internal\[7\]~_emulated\" and latch \"spi_interface:slave\|internal\[4\]~11\"" {  } { { "spi_interface.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/spi_interface.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713354198392 "|SPI_test|spi_interface:slave|internal[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713354198392 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sel_s~synth " "Node \"sel_s~synth\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354198411 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713354198411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[0\] GND " "Pin \"HEX2_N\[0\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX2_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[4\] GND " "Pin \"HEX2_N\[4\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX2_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_N\[5\] GND " "Pin \"HEX2_N\[5\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX2_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[0\] GND " "Pin \"HEX3_N\[0\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX3_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[4\] GND " "Pin \"HEX3_N\[4\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX3_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_N\[5\] GND " "Pin \"HEX3_N\[5\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX3_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[0\] GND " "Pin \"HEX4_N\[0\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[1\] GND " "Pin \"HEX4_N\[1\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[2\] GND " "Pin \"HEX4_N\[2\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[3\] GND " "Pin \"HEX4_N\[3\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[4\] GND " "Pin \"HEX4_N\[4\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[5\] GND " "Pin \"HEX4_N\[5\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_N\[6\] GND " "Pin \"HEX4_N\[6\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX4_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[0\] GND " "Pin \"HEX5_N\[0\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[1\] GND " "Pin \"HEX5_N\[1\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[2\] GND " "Pin \"HEX5_N\[2\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[3\] GND " "Pin \"HEX5_N\[3\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[4\] GND " "Pin \"HEX5_N\[4\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[5\] GND " "Pin \"HEX5_N\[5\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[6\] GND " "Pin \"HEX5_N\[6\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|HEX5_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713354198411 "|SPI_test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713354198411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713354198509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713354199294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713354199294 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SPI_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SPI_test/SPI_test.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713354199761 "|SPI_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713354199761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713354199763 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713354199763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713354199763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713354199763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713354199763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713354199791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 13:43:19 2024 " "Processing ended: Wed Apr 17 13:43:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713354199791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713354199791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713354199791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713354199791 ""}
