
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_right_count[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
     4   12.28    0.01    0.10    0.10 v shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
                                         shift_right_count[1] (net)
                  0.01    0.00    0.10 v _136_/A2 (AOI22_X4)
     4    6.72    0.01    0.03    0.12 ^ _136_/ZN (AOI22_X4)
                                         _076_ (net)
                  0.01    0.00    0.12 ^ _206_/A2 (NOR2_X1)
     1    1.23    0.01    0.01    0.13 v _206_/ZN (NOR2_X1)
                                         _027_ (net)
                  0.01    0.00    0.13 v shift_right_count[1]$_SDFFE_PN0N_/D (DFF_X2)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: direction[1] (input port clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ direction[1] (in)
                                         direction[1] (net)
                  0.00    0.00    0.20 ^ input2/A (BUF_X1)
     2    6.44    0.02    0.03    0.23 ^ input2/Z (BUF_X1)
                                         net2 (net)
                  0.02    0.00    0.23 ^ _161_/A (INV_X1)
     1    3.61    0.01    0.01    0.24 v _161_/ZN (INV_X1)
                                         _109_ (net)
                  0.01    0.00    0.24 v _212_/B (HA_X1)
     3    5.88    0.01    0.04    0.28 v _212_/CO (HA_X1)
                                         _110_ (net)
                  0.01    0.00    0.28 v _131_/A1 (NAND2_X2)
     5   12.32    0.02    0.03    0.31 ^ _131_/ZN (NAND2_X2)
                                         _071_ (net)
                  0.02    0.00    0.31 ^ _132_/S (MUX2_X1)
     2    7.58    0.02    0.07    0.38 v _132_/Z (MUX2_X1)
                                         _072_ (net)
                  0.02    0.00    0.38 v _136_/B1 (AOI22_X4)
     4    6.72    0.02    0.04    0.42 ^ _136_/ZN (AOI22_X4)
                                         _076_ (net)
                  0.02    0.00    0.42 ^ _160_/A2 (OR2_X1)
     2    6.61    0.02    0.04    0.47 ^ _160_/ZN (OR2_X1)
                                         _116_ (net)
                  0.02    0.00    0.47 ^ _215_/A (HA_X1)
     2    3.62    0.03    0.06    0.53 ^ _215_/S (HA_X1)
                                         _119_ (net)
                  0.03    0.00    0.53 ^ _151_/A (INV_X1)
     2    2.07    0.01    0.01    0.54 v _151_/ZN (INV_X1)
                                         _087_ (net)
                  0.01    0.00    0.54 v _152_/B (MUX2_X1)
     1    1.34    0.01    0.06    0.59 v _152_/Z (MUX2_X1)
                                         _001_ (net)
                  0.01    0.00    0.59 v _219_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ _219_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: direction[1] (input port clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.25    0.00    0.00    0.20 ^ direction[1] (in)
                                         direction[1] (net)
                  0.00    0.00    0.20 ^ input2/A (BUF_X1)
     2    6.44    0.02    0.03    0.23 ^ input2/Z (BUF_X1)
                                         net2 (net)
                  0.02    0.00    0.23 ^ _161_/A (INV_X1)
     1    3.61    0.01    0.01    0.24 v _161_/ZN (INV_X1)
                                         _109_ (net)
                  0.01    0.00    0.24 v _212_/B (HA_X1)
     3    5.88    0.01    0.04    0.28 v _212_/CO (HA_X1)
                                         _110_ (net)
                  0.01    0.00    0.28 v _131_/A1 (NAND2_X2)
     5   12.32    0.02    0.03    0.31 ^ _131_/ZN (NAND2_X2)
                                         _071_ (net)
                  0.02    0.00    0.31 ^ _132_/S (MUX2_X1)
     2    7.58    0.02    0.07    0.38 v _132_/Z (MUX2_X1)
                                         _072_ (net)
                  0.02    0.00    0.38 v _136_/B1 (AOI22_X4)
     4    6.72    0.02    0.04    0.42 ^ _136_/ZN (AOI22_X4)
                                         _076_ (net)
                  0.02    0.00    0.42 ^ _160_/A2 (OR2_X1)
     2    6.61    0.02    0.04    0.47 ^ _160_/ZN (OR2_X1)
                                         _116_ (net)
                  0.02    0.00    0.47 ^ _215_/A (HA_X1)
     2    3.62    0.03    0.06    0.53 ^ _215_/S (HA_X1)
                                         _119_ (net)
                  0.03    0.00    0.53 ^ _151_/A (INV_X1)
     2    2.07    0.01    0.01    0.54 v _151_/ZN (INV_X1)
                                         _087_ (net)
                  0.01    0.00    0.54 v _152_/B (MUX2_X1)
     1    1.34    0.01    0.06    0.59 v _152_/Z (MUX2_X1)
                                         _001_ (net)
                  0.01    0.00    0.59 v _219_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ _219_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.13106119632720947

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6601

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.033370018005371

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8714

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.12    0.12 ^ shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.04    0.16 ^ _213_/CO (HA_X1)
   0.05    0.21 ^ _214_/CO (HA_X1)
   0.01    0.22 v _130_/ZN (INV_X2)
   0.03    0.25 ^ _131_/ZN (NAND2_X2)
   0.07    0.32 v _132_/Z (MUX2_X1)
   0.04    0.36 ^ _136_/ZN (AOI22_X4)
   0.04    0.41 ^ _160_/ZN (OR2_X1)
   0.06    0.47 ^ _215_/S (HA_X1)
   0.01    0.48 v _151_/ZN (INV_X1)
   0.06    0.53 v _152_/Z (MUX2_X1)
   0.00    0.53 v _219_/D (DFF_X1)
           0.53   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ _219_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.53   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_right_count[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.10    0.10 v shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X2)
   0.03    0.12 ^ _136_/ZN (AOI22_X4)
   0.01    0.13 v _206_/ZN (NOR2_X1)
   0.00    0.13 v shift_right_count[1]$_SDFFE_PN0N_/D (DFF_X2)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.5929

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3665

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
61.814809

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.32e-04   3.78e-06   1.54e-06   1.37e-04  70.8%
Combinational          3.10e-05   2.21e-05   3.54e-06   5.66e-05  29.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.63e-04   2.58e-05   5.08e-06   1.94e-04 100.0%
                          84.0%      13.3%       2.6%
