
NCR_HW_TestCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d734  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c14  0800d878  0800d878  0001d878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e48c  0800e48c  0001e48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e494  0800e494  0001e494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800e498  0800e498  0001e498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  20000008  0800e49c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000003c4  200001ec  0800e680  000201ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200005b0  0800e680  000205b0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c8b8  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003209  00000000  00000000  0003cad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ba0  00000000  00000000  0003fce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001a78  00000000  00000000  00041880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00023cdc  00000000  00000000  000432f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017f92  00000000  00000000  00066fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000de885  00000000  00000000  0007ef66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0015d7eb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c6c  00000000  00000000  0015d83c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001ec 	.word	0x200001ec
 800015c:	00000000 	.word	0x00000000
 8000160:	0800d85c 	.word	0x0800d85c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f0 	.word	0x200001f0
 800017c:	0800d85c 	.word	0x0800d85c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9aa 	b.w	8000fa4 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	; (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	4604      	mov	r4, r0
 8000cdc:	468e      	mov	lr, r1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d14d      	bne.n	8000d7e <__udivmoddi4+0xaa>
 8000ce2:	428a      	cmp	r2, r1
 8000ce4:	4694      	mov	ip, r2
 8000ce6:	d969      	bls.n	8000dbc <__udivmoddi4+0xe8>
 8000ce8:	fab2 f282 	clz	r2, r2
 8000cec:	b152      	cbz	r2, 8000d04 <__udivmoddi4+0x30>
 8000cee:	fa01 f302 	lsl.w	r3, r1, r2
 8000cf2:	f1c2 0120 	rsb	r1, r2, #32
 8000cf6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cfa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cfe:	ea41 0e03 	orr.w	lr, r1, r3
 8000d02:	4094      	lsls	r4, r2
 8000d04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d08:	0c21      	lsrs	r1, r4, #16
 8000d0a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d0e:	fa1f f78c 	uxth.w	r7, ip
 8000d12:	fb08 e316 	mls	r3, r8, r6, lr
 8000d16:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d1a:	fb06 f107 	mul.w	r1, r6, r7
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x64>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2a:	f080 811f 	bcs.w	8000f6c <__udivmoddi4+0x298>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 811c 	bls.w	8000f6c <__udivmoddi4+0x298>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	4463      	add	r3, ip
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d40:	fb08 3310 	mls	r3, r8, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 f707 	mul.w	r7, r0, r7
 8000d4c:	42a7      	cmp	r7, r4
 8000d4e:	d90a      	bls.n	8000d66 <__udivmoddi4+0x92>
 8000d50:	eb1c 0404 	adds.w	r4, ip, r4
 8000d54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d58:	f080 810a 	bcs.w	8000f70 <__udivmoddi4+0x29c>
 8000d5c:	42a7      	cmp	r7, r4
 8000d5e:	f240 8107 	bls.w	8000f70 <__udivmoddi4+0x29c>
 8000d62:	4464      	add	r4, ip
 8000d64:	3802      	subs	r0, #2
 8000d66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d6a:	1be4      	subs	r4, r4, r7
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	b11d      	cbz	r5, 8000d78 <__udivmoddi4+0xa4>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c5 4300 	strd	r4, r3, [r5]
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xc2>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	f000 80ef 	beq.w	8000f66 <__udivmoddi4+0x292>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f683 	clz	r6, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d14a      	bne.n	8000e34 <__udivmoddi4+0x160>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd4>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80f9 	bhi.w	8000f9a <__udivmoddi4+0x2c6>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	469e      	mov	lr, r3
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa4>
 8000db6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa4>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xec>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 8092 	bne.w	8000eee <__udivmoddi4+0x21a>
 8000dca:	eba1 010c 	sub.w	r1, r1, ip
 8000dce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd2:	fa1f fe8c 	uxth.w	lr, ip
 8000dd6:	2601      	movs	r6, #1
 8000dd8:	0c20      	lsrs	r0, r4, #16
 8000dda:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dde:	fb07 1113 	mls	r1, r7, r3, r1
 8000de2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000de6:	fb0e f003 	mul.w	r0, lr, r3
 8000dea:	4288      	cmp	r0, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x12c>
 8000dee:	eb1c 0101 	adds.w	r1, ip, r1
 8000df2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x12a>
 8000df8:	4288      	cmp	r0, r1
 8000dfa:	f200 80cb 	bhi.w	8000f94 <__udivmoddi4+0x2c0>
 8000dfe:	4643      	mov	r3, r8
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1110 	mls	r1, r7, r0, r1
 8000e0c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e10:	fb0e fe00 	mul.w	lr, lr, r0
 8000e14:	45a6      	cmp	lr, r4
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x156>
 8000e18:	eb1c 0404 	adds.w	r4, ip, r4
 8000e1c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e20:	d202      	bcs.n	8000e28 <__udivmoddi4+0x154>
 8000e22:	45a6      	cmp	lr, r4
 8000e24:	f200 80bb 	bhi.w	8000f9e <__udivmoddi4+0x2ca>
 8000e28:	4608      	mov	r0, r1
 8000e2a:	eba4 040e 	sub.w	r4, r4, lr
 8000e2e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e32:	e79c      	b.n	8000d6e <__udivmoddi4+0x9a>
 8000e34:	f1c6 0720 	rsb	r7, r6, #32
 8000e38:	40b3      	lsls	r3, r6
 8000e3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e42:	fa20 f407 	lsr.w	r4, r0, r7
 8000e46:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4a:	431c      	orrs	r4, r3
 8000e4c:	40f9      	lsrs	r1, r7
 8000e4e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e52:	fa00 f306 	lsl.w	r3, r0, r6
 8000e56:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e5a:	0c20      	lsrs	r0, r4, #16
 8000e5c:	fa1f fe8c 	uxth.w	lr, ip
 8000e60:	fb09 1118 	mls	r1, r9, r8, r1
 8000e64:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e68:	fb08 f00e 	mul.w	r0, r8, lr
 8000e6c:	4288      	cmp	r0, r1
 8000e6e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e72:	d90b      	bls.n	8000e8c <__udivmoddi4+0x1b8>
 8000e74:	eb1c 0101 	adds.w	r1, ip, r1
 8000e78:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e7c:	f080 8088 	bcs.w	8000f90 <__udivmoddi4+0x2bc>
 8000e80:	4288      	cmp	r0, r1
 8000e82:	f240 8085 	bls.w	8000f90 <__udivmoddi4+0x2bc>
 8000e86:	f1a8 0802 	sub.w	r8, r8, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	1a09      	subs	r1, r1, r0
 8000e8e:	b2a4      	uxth	r4, r4
 8000e90:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e94:	fb09 1110 	mls	r1, r9, r0, r1
 8000e98:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e9c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ea0:	458e      	cmp	lr, r1
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1e2>
 8000ea4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eac:	d26c      	bcs.n	8000f88 <__udivmoddi4+0x2b4>
 8000eae:	458e      	cmp	lr, r1
 8000eb0:	d96a      	bls.n	8000f88 <__udivmoddi4+0x2b4>
 8000eb2:	3802      	subs	r0, #2
 8000eb4:	4461      	add	r1, ip
 8000eb6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eba:	fba0 9402 	umull	r9, r4, r0, r2
 8000ebe:	eba1 010e 	sub.w	r1, r1, lr
 8000ec2:	42a1      	cmp	r1, r4
 8000ec4:	46c8      	mov	r8, r9
 8000ec6:	46a6      	mov	lr, r4
 8000ec8:	d356      	bcc.n	8000f78 <__udivmoddi4+0x2a4>
 8000eca:	d053      	beq.n	8000f74 <__udivmoddi4+0x2a0>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x212>
 8000ece:	ebb3 0208 	subs.w	r2, r3, r8
 8000ed2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ed6:	fa01 f707 	lsl.w	r7, r1, r7
 8000eda:	fa22 f306 	lsr.w	r3, r2, r6
 8000ede:	40f1      	lsrs	r1, r6
 8000ee0:	431f      	orrs	r7, r3
 8000ee2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ee6:	2600      	movs	r6, #0
 8000ee8:	4631      	mov	r1, r6
 8000eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eee:	f1c2 0320 	rsb	r3, r2, #32
 8000ef2:	40d8      	lsrs	r0, r3
 8000ef4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef8:	fa21 f303 	lsr.w	r3, r1, r3
 8000efc:	4091      	lsls	r1, r2
 8000efe:	4301      	orrs	r1, r0
 8000f00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f04:	fa1f fe8c 	uxth.w	lr, ip
 8000f08:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f0c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f10:	0c0b      	lsrs	r3, r1, #16
 8000f12:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f16:	fb00 f60e 	mul.w	r6, r0, lr
 8000f1a:	429e      	cmp	r6, r3
 8000f1c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x260>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f2a:	d22f      	bcs.n	8000f8c <__udivmoddi4+0x2b8>
 8000f2c:	429e      	cmp	r6, r3
 8000f2e:	d92d      	bls.n	8000f8c <__udivmoddi4+0x2b8>
 8000f30:	3802      	subs	r0, #2
 8000f32:	4463      	add	r3, ip
 8000f34:	1b9b      	subs	r3, r3, r6
 8000f36:	b289      	uxth	r1, r1
 8000f38:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f3c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f44:	fb06 f30e 	mul.w	r3, r6, lr
 8000f48:	428b      	cmp	r3, r1
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x28a>
 8000f4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f50:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f54:	d216      	bcs.n	8000f84 <__udivmoddi4+0x2b0>
 8000f56:	428b      	cmp	r3, r1
 8000f58:	d914      	bls.n	8000f84 <__udivmoddi4+0x2b0>
 8000f5a:	3e02      	subs	r6, #2
 8000f5c:	4461      	add	r1, ip
 8000f5e:	1ac9      	subs	r1, r1, r3
 8000f60:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f64:	e738      	b.n	8000dd8 <__udivmoddi4+0x104>
 8000f66:	462e      	mov	r6, r5
 8000f68:	4628      	mov	r0, r5
 8000f6a:	e705      	b.n	8000d78 <__udivmoddi4+0xa4>
 8000f6c:	4606      	mov	r6, r0
 8000f6e:	e6e3      	b.n	8000d38 <__udivmoddi4+0x64>
 8000f70:	4618      	mov	r0, r3
 8000f72:	e6f8      	b.n	8000d66 <__udivmoddi4+0x92>
 8000f74:	454b      	cmp	r3, r9
 8000f76:	d2a9      	bcs.n	8000ecc <__udivmoddi4+0x1f8>
 8000f78:	ebb9 0802 	subs.w	r8, r9, r2
 8000f7c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f80:	3801      	subs	r0, #1
 8000f82:	e7a3      	b.n	8000ecc <__udivmoddi4+0x1f8>
 8000f84:	4646      	mov	r6, r8
 8000f86:	e7ea      	b.n	8000f5e <__udivmoddi4+0x28a>
 8000f88:	4620      	mov	r0, r4
 8000f8a:	e794      	b.n	8000eb6 <__udivmoddi4+0x1e2>
 8000f8c:	4640      	mov	r0, r8
 8000f8e:	e7d1      	b.n	8000f34 <__udivmoddi4+0x260>
 8000f90:	46d0      	mov	r8, sl
 8000f92:	e77b      	b.n	8000e8c <__udivmoddi4+0x1b8>
 8000f94:	3b02      	subs	r3, #2
 8000f96:	4461      	add	r1, ip
 8000f98:	e732      	b.n	8000e00 <__udivmoddi4+0x12c>
 8000f9a:	4630      	mov	r0, r6
 8000f9c:	e709      	b.n	8000db2 <__udivmoddi4+0xde>
 8000f9e:	4464      	add	r4, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e742      	b.n	8000e2a <__udivmoddi4+0x156>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b087      	sub	sp, #28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	72fb      	strb	r3, [r7, #11]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d102      	bne.n	8000fc8 <lis2dw12_read_reg+0x20>
  {
    return -1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc6:	e009      	b.n	8000fdc <lis2dw12_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	685c      	ldr	r4, [r3, #4]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	68d8      	ldr	r0, [r3, #12]
 8000fd0:	893b      	ldrh	r3, [r7, #8]
 8000fd2:	7af9      	ldrb	r1, [r7, #11]
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	47a0      	blx	r4
 8000fd8:	6178      	str	r0, [r7, #20]

  return ret;
 8000fda:	697b      	ldr	r3, [r7, #20]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	371c      	adds	r7, #28
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd90      	pop	{r4, r7, pc}

08000fe4 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	607a      	str	r2, [r7, #4]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	72fb      	strb	r3, [r7, #11]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <lis2dw12_write_reg+0x20>
  {
    return -1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	e009      	b.n	8001018 <lis2dw12_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681c      	ldr	r4, [r3, #0]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	68d8      	ldr	r0, [r3, #12]
 800100c:	893b      	ldrh	r3, [r7, #8]
 800100e:	7af9      	ldrb	r1, [r7, #11]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	47a0      	blx	r4
 8001014:	6178      	str	r0, [r7, #20]

  return ret;
 8001016:	697b      	ldr	r3, [r7, #20]
}
 8001018:	4618      	mov	r0, r3
 800101a:	371c      	adds	r7, #28
 800101c:	46bd      	mov	sp, r7
 800101e:	bd90      	pop	{r4, r7, pc}

08001020 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(const stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800102c:	f107 0210 	add.w	r2, r7, #16
 8001030:	2301      	movs	r3, #1
 8001032:	2120      	movs	r1, #32
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ffb7 	bl	8000fa8 <lis2dw12_read_reg>
 800103a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d118      	bne.n	8001074 <lis2dw12_power_mode_set+0x54>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8001042:	78fb      	ldrb	r3, [r7, #3]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	b2da      	uxtb	r2, r3
 800104c:	7c3b      	ldrb	r3, [r7, #16]
 800104e:	f362 0383 	bfi	r3, r2, #2, #2
 8001052:	743b      	strb	r3, [r7, #16]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8001054:	78fb      	ldrb	r3, [r7, #3]
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	b2da      	uxtb	r2, r3
 800105c:	7c3b      	ldrb	r3, [r7, #16]
 800105e:	f362 0301 	bfi	r3, r2, #0, #2
 8001062:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8001064:	f107 0210 	add.w	r2, r7, #16
 8001068:	2301      	movs	r3, #1
 800106a:	2120      	movs	r1, #32
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ffb9 	bl	8000fe4 <lis2dw12_write_reg>
 8001072:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d107      	bne.n	800108a <lis2dw12_power_mode_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 800107a:	f107 020c 	add.w	r2, r7, #12
 800107e:	2301      	movs	r3, #1
 8001080:	2125      	movs	r1, #37	; 0x25
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff ff90 	bl	8000fa8 <lis2dw12_read_reg>
 8001088:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d110      	bne.n	80010b2 <lis2dw12_power_mode_set+0x92>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8001090:	78fb      	ldrb	r3, [r7, #3]
 8001092:	091b      	lsrs	r3, r3, #4
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	b2da      	uxtb	r2, r3
 800109a:	7b3b      	ldrb	r3, [r7, #12]
 800109c:	f362 0382 	bfi	r3, r2, #2, #1
 80010a0:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80010a2:	f107 020c 	add.w	r2, r7, #12
 80010a6:	2301      	movs	r3, #1
 80010a8:	2125      	movs	r1, #37	; 0x25
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ff9a 	bl	8000fe4 <lis2dw12_write_reg>
 80010b0:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80010b2:	697b      	ldr	r3, [r7, #20]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(const stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80010c8:	f107 0210 	add.w	r2, r7, #16
 80010cc:	2301      	movs	r3, #1
 80010ce:	2120      	movs	r1, #32
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff69 	bl	8000fa8 <lis2dw12_read_reg>
 80010d6:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10f      	bne.n	80010fe <lis2dw12_data_rate_set+0x42>
  {
    ctrl1.odr = (uint8_t) val;
 80010de:	78fb      	ldrb	r3, [r7, #3]
 80010e0:	f003 030f 	and.w	r3, r3, #15
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	7c3b      	ldrb	r3, [r7, #16]
 80010e8:	f362 1307 	bfi	r3, r2, #4, #4
 80010ec:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80010ee:	f107 0210 	add.w	r2, r7, #16
 80010f2:	2301      	movs	r3, #1
 80010f4:	2120      	movs	r1, #32
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff74 	bl	8000fe4 <lis2dw12_write_reg>
 80010fc:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d107      	bne.n	8001114 <lis2dw12_data_rate_set+0x58>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8001104:	f107 020c 	add.w	r2, r7, #12
 8001108:	2301      	movs	r3, #1
 800110a:	2122      	movs	r1, #34	; 0x22
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ff4b 	bl	8000fa8 <lis2dw12_read_reg>
 8001112:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d110      	bne.n	800113c <lis2dw12_data_rate_set+0x80>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 800111a:	78fb      	ldrb	r3, [r7, #3]
 800111c:	091b      	lsrs	r3, r3, #4
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	b2da      	uxtb	r2, r3
 8001124:	7b3b      	ldrb	r3, [r7, #12]
 8001126:	f362 0301 	bfi	r3, r2, #0, #2
 800112a:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 800112c:	f107 020c 	add.w	r2, r7, #12
 8001130:	2301      	movs	r3, #1
 8001132:	2122      	movs	r1, #34	; 0x22
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff55 	bl	8000fe4 <lis2dw12_write_reg>
 800113a:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800113c:	697b      	ldr	r3, [r7, #20]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(const stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b084      	sub	sp, #16
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8001152:	f107 0208 	add.w	r2, r7, #8
 8001156:	2301      	movs	r3, #1
 8001158:	2125      	movs	r1, #37	; 0x25
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff24 	bl	8000fa8 <lis2dw12_read_reg>
 8001160:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d10f      	bne.n	8001188 <lis2dw12_full_scale_set+0x42>
  {
    reg.fs = (uint8_t) val;
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	f003 0303 	and.w	r3, r3, #3
 800116e:	b2da      	uxtb	r2, r3
 8001170:	7a3b      	ldrb	r3, [r7, #8]
 8001172:	f362 1305 	bfi	r3, r2, #4, #2
 8001176:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8001178:	f107 0208 	add.w	r2, r7, #8
 800117c:	2301      	movs	r3, #1
 800117e:	2125      	movs	r1, #37	; 0x25
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff ff2f 	bl	8000fe4 <lis2dw12_write_reg>
 8001186:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001188:	68fb      	ldr	r3, [r7, #12]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <lis2dw12_all_sources_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_all_sources_get(const stmdev_ctx_t *ctx,
                                 lis2dw12_all_sources_t *val)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b084      	sub	sp, #16
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_STATUS_DUP, (uint8_t *) val, 5);
 800119c:	2305      	movs	r3, #5
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	2137      	movs	r1, #55	; 0x37
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ff00 	bl	8000fa8 <lis2dw12_read_reg>
 80011a8:	60f8      	str	r0, [r7, #12]

  return ret;
 80011aa:	68fb      	ldr	r3, [r7, #12]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 80011be:	2301      	movs	r3, #1
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	210f      	movs	r1, #15
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff feef 	bl	8000fa8 <lis2dw12_read_reg>
 80011ca:	60f8      	str	r0, [r7, #12]

  return ret;
 80011cc:	68fb      	ldr	r3, [r7, #12]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b084      	sub	sp, #16
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
 80011de:	460b      	mov	r3, r1
 80011e0:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80011e2:	f107 0208 	add.w	r2, r7, #8
 80011e6:	2301      	movs	r3, #1
 80011e8:	2121      	movs	r1, #33	; 0x21
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff fedc 	bl	8000fa8 <lis2dw12_read_reg>
 80011f0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d10f      	bne.n	8001218 <lis2dw12_reset_set+0x42>
  {
    reg.soft_reset = val;
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	7a3b      	ldrb	r3, [r7, #8]
 8001202:	f362 1386 	bfi	r3, r2, #6, #1
 8001206:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8001208:	f107 0208 	add.w	r2, r7, #8
 800120c:	2301      	movs	r3, #1
 800120e:	2121      	movs	r1, #33	; 0x21
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fee7 	bl	8000fe4 <lis2dw12_write_reg>
 8001216:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001218:	68fb      	ldr	r3, [r7, #12]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}

08001222 <lis2dw12_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800122c:	f107 0208 	add.w	r2, r7, #8
 8001230:	2301      	movs	r3, #1
 8001232:	2121      	movs	r1, #33	; 0x21
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff feb7 	bl	8000fa8 <lis2dw12_read_reg>
 800123a:	60f8      	str	r0, [r7, #12]
  *val = reg.soft_reset;
 800123c:	7a3b      	ldrb	r3, [r7, #8]
 800123e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	701a      	strb	r2, [r3, #0]

  return ret;
 800124a:	68fb      	ldr	r3, [r7, #12]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(const stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8001260:	f107 0210 	add.w	r2, r7, #16
 8001264:	2301      	movs	r3, #1
 8001266:	2125      	movs	r1, #37	; 0x25
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff fe9d 	bl	8000fa8 <lis2dw12_read_reg>
 800126e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d110      	bne.n	8001298 <lis2dw12_filter_path_set+0x44>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8001276:	78fb      	ldrb	r3, [r7, #3]
 8001278:	091b      	lsrs	r3, r3, #4
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	7c3b      	ldrb	r3, [r7, #16]
 8001282:	f362 03c3 	bfi	r3, r2, #3, #1
 8001286:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8001288:	f107 0210 	add.w	r2, r7, #16
 800128c:	2301      	movs	r3, #1
 800128e:	2125      	movs	r1, #37	; 0x25
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f7ff fea7 	bl	8000fe4 <lis2dw12_write_reg>
 8001296:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d107      	bne.n	80012ae <lis2dw12_filter_path_set+0x5a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 800129e:	f107 020c 	add.w	r2, r7, #12
 80012a2:	2301      	movs	r3, #1
 80012a4:	213f      	movs	r1, #63	; 0x3f
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff fe7e 	bl	8000fa8 <lis2dw12_read_reg>
 80012ac:	6178      	str	r0, [r7, #20]
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d10f      	bne.n	80012d4 <lis2dw12_filter_path_set+0x80>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 80012b4:	78fb      	ldrb	r3, [r7, #3]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	7b3b      	ldrb	r3, [r7, #12]
 80012be:	f362 1304 	bfi	r3, r2, #4, #1
 80012c2:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 80012c4:	f107 020c 	add.w	r2, r7, #12
 80012c8:	2301      	movs	r3, #1
 80012ca:	213f      	movs	r1, #63	; 0x3f
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fe89 	bl	8000fe4 <lis2dw12_write_reg>
 80012d2:	6178      	str	r0, [r7, #20]
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
 80012d4:	697b      	ldr	r3, [r7, #20]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <lis2dw12_filter_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_bandwidth_set(const stmdev_ctx_t *ctx,
                                      lis2dw12_bw_filt_t val)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b084      	sub	sp, #16
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	460b      	mov	r3, r1
 80012e8:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80012ea:	f107 0208 	add.w	r2, r7, #8
 80012ee:	2301      	movs	r3, #1
 80012f0:	2125      	movs	r1, #37	; 0x25
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fe58 	bl	8000fa8 <lis2dw12_read_reg>
 80012f8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d10f      	bne.n	8001320 <lis2dw12_filter_bandwidth_set+0x42>
  {
    reg.bw_filt = (uint8_t) val;
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	b2da      	uxtb	r2, r3
 8001308:	7a3b      	ldrb	r3, [r7, #8]
 800130a:	f362 1387 	bfi	r3, r2, #6, #2
 800130e:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8001310:	f107 0208 	add.w	r2, r7, #8
 8001314:	2301      	movs	r3, #1
 8001316:	2125      	movs	r1, #37	; 0x25
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff fe63 	bl	8000fe4 <lis2dw12_write_reg>
 800131e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001320:	68fb      	ldr	r3, [r7, #12]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <lis2dw12_pin_int1_route_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b086      	sub	sp, #24
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
 8001332:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
  lis2dw12_ctrl_reg7_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL5_INT2_PAD_CTRL,
 8001334:	f107 0210 	add.w	r2, r7, #16
 8001338:	2301      	movs	r3, #1
 800133a:	2124      	movs	r1, #36	; 0x24
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fe33 	bl	8000fa8 <lis2dw12_read_reg>
 8001342:	6178      	str	r0, [r7, #20]
                          (uint8_t *)&ctrl5_int2_pad_ctrl, 1);

  if (ret == 0)
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d107      	bne.n	800135a <lis2dw12_pin_int1_route_set+0x30>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 800134a:	f107 020c 	add.w	r2, r7, #12
 800134e:	2301      	movs	r3, #1
 8001350:	213f      	movs	r1, #63	; 0x3f
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff fe28 	bl	8000fa8 <lis2dw12_read_reg>
 8001358:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d13e      	bne.n	80013de <lis2dw12_pin_int1_route_set+0xb4>
  {
    if ((val->int1_tap |
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001368:	b2da      	uxtb	r2, r3
         val->int1_ff |
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001372:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 8001374:	4313      	orrs	r3, r2
 8001376:	b2da      	uxtb	r2, r3
         val->int1_wu |
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001380:	b2db      	uxtb	r3, r3
         val->int1_ff |
 8001382:	4313      	orrs	r3, r2
 8001384:	b2da      	uxtb	r2, r3
         val->int1_single_tap |
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800138e:	b2db      	uxtb	r3, r3
         val->int1_wu |
 8001390:	4313      	orrs	r3, r2
 8001392:	b2da      	uxtb	r2, r3
         val->int1_6d |
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800139c:	b2db      	uxtb	r3, r3
         val->int1_single_tap |
 800139e:	4313      	orrs	r3, r2
 80013a0:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 80013a2:	7c3b      	ldrb	r3, [r7, #16]
 80013a4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013a8:	b2db      	uxtb	r3, r3
         val->int1_6d |
 80013aa:	4313      	orrs	r3, r2
 80013ac:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_chg) != PROPERTY_DISABLE)
 80013ae:	7c3b      	ldrb	r3, [r7, #16]
 80013b0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80013b4:	b2db      	uxtb	r3, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d004      	beq.n	80013c8 <lis2dw12_pin_int1_route_set+0x9e>
    {
      reg.interrupts_enable = PROPERTY_ENABLE;
 80013be:	7b3b      	ldrb	r3, [r7, #12]
 80013c0:	f043 0320 	orr.w	r3, r3, #32
 80013c4:	733b      	strb	r3, [r7, #12]
 80013c6:	e003      	b.n	80013d0 <lis2dw12_pin_int1_route_set+0xa6>
    }

    else
    {
      reg.interrupts_enable = PROPERTY_DISABLE;
 80013c8:	7b3b      	ldrb	r3, [r7, #12]
 80013ca:	f36f 1345 	bfc	r3, #5, #1
 80013ce:	733b      	strb	r3, [r7, #12]
    }

    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 80013d0:	2301      	movs	r3, #1
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	2123      	movs	r1, #35	; 0x23
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff fe04 	bl	8000fe4 <lis2dw12_write_reg>
 80013dc:	6178      	str	r0, [r7, #20]
                             (uint8_t *) val, 1);
  }

  if (ret == 0)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d107      	bne.n	80013f4 <lis2dw12_pin_int1_route_set+0xca>
  {
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80013e4:	f107 020c 	add.w	r2, r7, #12
 80013e8:	2301      	movs	r3, #1
 80013ea:	213f      	movs	r1, #63	; 0x3f
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff fdf9 	bl	8000fe4 <lis2dw12_write_reg>
 80013f2:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80013f4:	697b      	ldr	r3, [r7, #20]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <lis2dw12_pin_int1_route_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 8001408:	2301      	movs	r3, #1
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	2123      	movs	r1, #35	; 0x23
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff fdca 	bl	8000fa8 <lis2dw12_read_reg>
 8001414:	60f8      	str	r0, [r7, #12]
                          (uint8_t *) val, 1);

  return ret;
 8001416:	68fb      	ldr	r3, [r7, #12]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}

08001420 <lis2dw12_wkup_threshold_set>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_threshold_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_ths_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 800142c:	f107 0208 	add.w	r2, r7, #8
 8001430:	2301      	movs	r3, #1
 8001432:	2134      	movs	r1, #52	; 0x34
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff fdb7 	bl	8000fa8 <lis2dw12_read_reg>
 800143a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10f      	bne.n	8001462 <lis2dw12_wkup_threshold_set+0x42>
  {
    reg.wk_ths = val;
 8001442:	78fb      	ldrb	r3, [r7, #3]
 8001444:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001448:	b2da      	uxtb	r2, r3
 800144a:	7a3b      	ldrb	r3, [r7, #8]
 800144c:	f362 0305 	bfi	r3, r2, #0, #6
 8001450:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8001452:	f107 0208 	add.w	r2, r7, #8
 8001456:	2301      	movs	r3, #1
 8001458:	2134      	movs	r1, #52	; 0x34
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fdc2 	bl	8000fe4 <lis2dw12_write_reg>
 8001460:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <lis2dw12_wkup_dur_set>:
  * @param  val      change the values of wake_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_dur_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_dur_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8001478:	f107 0208 	add.w	r2, r7, #8
 800147c:	2301      	movs	r3, #1
 800147e:	2135      	movs	r1, #53	; 0x35
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff fd91 	bl	8000fa8 <lis2dw12_read_reg>
 8001486:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10f      	bne.n	80014ae <lis2dw12_wkup_dur_set+0x42>
  {
    reg.wake_dur = val;
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	b2da      	uxtb	r2, r3
 8001496:	7a3b      	ldrb	r3, [r7, #8]
 8001498:	f362 1346 	bfi	r3, r2, #5, #2
 800149c:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 800149e:	f107 0208 	add.w	r2, r7, #8
 80014a2:	2301      	movs	r3, #1
 80014a4:	2135      	movs	r1, #53	; 0x35
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fd9c 	bl	8000fe4 <lis2dw12_write_reg>
 80014ac:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <lis2dw12_wkup_feed_data_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_feed_data_set(const stmdev_ctx_t *ctx,
                                    lis2dw12_usr_off_on_wu_t val)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	70fb      	strb	r3, [r7, #3]
  lis2dw12_ctrl_reg7_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80014c4:	f107 0208 	add.w	r2, r7, #8
 80014c8:	2301      	movs	r3, #1
 80014ca:	213f      	movs	r1, #63	; 0x3f
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fd6b 	bl	8000fa8 <lis2dw12_read_reg>
 80014d2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10f      	bne.n	80014fa <lis2dw12_wkup_feed_data_set+0x42>
  {
    reg.usr_off_on_wu = (uint8_t) val;
 80014da:	78fb      	ldrb	r3, [r7, #3]
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	7a3b      	ldrb	r3, [r7, #8]
 80014e4:	f362 03c3 	bfi	r3, r2, #3, #1
 80014e8:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 80014ea:	f107 0208 	add.w	r2, r7, #8
 80014ee:	2301      	movs	r3, #1
 80014f0:	213f      	movs	r1, #63	; 0x3f
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff fd76 	bl	8000fe4 <lis2dw12_write_reg>
 80014f8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80014fa:	68fb      	ldr	r3, [r7, #12]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3710      	adds	r7, #16
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <lis2dw12_act_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_act_mode_set(const stmdev_ctx_t *ctx,
                              lis2dw12_sleep_on_t val)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_ths_t wake_up_ths;
  lis2dw12_wake_up_dur_t wake_up_dur;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_THS,
 8001510:	f107 0210 	add.w	r2, r7, #16
 8001514:	2301      	movs	r3, #1
 8001516:	2134      	movs	r1, #52	; 0x34
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff fd45 	bl	8000fa8 <lis2dw12_read_reg>
 800151e:	6178      	str	r0, [r7, #20]
                          (uint8_t *) &wake_up_ths, 1);

  if (ret == 0)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d107      	bne.n	8001536 <lis2dw12_act_mode_set+0x32>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR,
 8001526:	f107 020c 	add.w	r2, r7, #12
 800152a:	2301      	movs	r3, #1
 800152c:	2135      	movs	r1, #53	; 0x35
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fd3a 	bl	8000fa8 <lis2dw12_read_reg>
 8001534:	6178      	str	r0, [r7, #20]
                            (uint8_t *) &wake_up_dur, 1);
  }

  if (ret == 0)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10f      	bne.n	800155c <lis2dw12_act_mode_set+0x58>
  {
    wake_up_ths.sleep_on = (uint8_t) val & 0x01U;
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	b2da      	uxtb	r2, r3
 8001544:	7c3b      	ldrb	r3, [r7, #16]
 8001546:	f362 1386 	bfi	r3, r2, #6, #1
 800154a:	743b      	strb	r3, [r7, #16]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_THS,
 800154c:	f107 0210 	add.w	r2, r7, #16
 8001550:	2301      	movs	r3, #1
 8001552:	2134      	movs	r1, #52	; 0x34
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7ff fd45 	bl	8000fe4 <lis2dw12_write_reg>
 800155a:	6178      	str	r0, [r7, #20]
                             (uint8_t *) &wake_up_ths, 1);
  }

  if (ret == 0)
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d110      	bne.n	8001584 <lis2dw12_act_mode_set+0x80>
  {
    wake_up_dur.stationary = ((uint8_t)val & 0x02U) >> 1;
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	085b      	lsrs	r3, r3, #1
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	b2da      	uxtb	r2, r3
 800156c:	7b3b      	ldrb	r3, [r7, #12]
 800156e:	f362 1304 	bfi	r3, r2, #4, #1
 8001572:	733b      	strb	r3, [r7, #12]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR,
 8001574:	f107 020c 	add.w	r2, r7, #12
 8001578:	2301      	movs	r3, #1
 800157a:	2135      	movs	r1, #53	; 0x35
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff fd31 	bl	8000fe4 <lis2dw12_write_reg>
 8001582:	6178      	str	r0, [r7, #20]
                             (uint8_t *) &wake_up_dur, 1);
  }

  return ret;
 8001584:	697b      	ldr	r3, [r7, #20]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <lis2dw12_act_sleep_dur_set>:
  * @param  val      change the values of sleep_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_act_sleep_dur_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b084      	sub	sp, #16
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	460b      	mov	r3, r1
 8001598:	70fb      	strb	r3, [r7, #3]
  lis2dw12_wake_up_dur_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 800159a:	f107 0208 	add.w	r2, r7, #8
 800159e:	2301      	movs	r3, #1
 80015a0:	2135      	movs	r1, #53	; 0x35
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff fd00 	bl	8000fa8 <lis2dw12_read_reg>
 80015a8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d10f      	bne.n	80015d0 <lis2dw12_act_sleep_dur_set+0x42>
  {
    reg.sleep_dur = val;
 80015b0:	78fb      	ldrb	r3, [r7, #3]
 80015b2:	f003 030f 	and.w	r3, r3, #15
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	7a3b      	ldrb	r3, [r7, #8]
 80015ba:	f362 0303 	bfi	r3, r2, #0, #4
 80015be:	723b      	strb	r3, [r7, #8]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 80015c0:	f107 0208 	add.w	r2, r7, #8
 80015c4:	2301      	movs	r3, #1
 80015c6:	2135      	movs	r1, #53	; 0x35
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff fd0b 	bl	8000fe4 <lis2dw12_write_reg>
 80015ce:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80015d0:	68fb      	ldr	r3, [r7, #12]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <initModbus>:
 *
 * @param serialPort Pointer to the UART handle for Modbus communication.
 * @param EN_GPIOPort GPIO port for MODBUS_EN pin.
 * @param EN_GPIOPin GPIO pin for MODBUS_EN.
 */
void initModbus(UART_HandleTypeDef *serialPort, GPIO_TypeDef * EN_GPIOPort, uint16_t EN_GPIOPin){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	4613      	mov	r3, r2
 80015e8:	80fb      	strh	r3, [r7, #6]

	modbusSerial = *serialPort;
 80015ea:	4a09      	ldr	r2, [pc, #36]	; (8001610 <initModbus+0x34>)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	2394      	movs	r3, #148	; 0x94
 80015f4:	461a      	mov	r2, r3
 80015f6:	f007 fbd3 	bl	8008da0 <memcpy>
	MODBUS_EN.port = EN_GPIOPort;
 80015fa:	4a06      	ldr	r2, [pc, #24]	; (8001614 <initModbus+0x38>)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	6013      	str	r3, [r2, #0]
	MODBUS_EN.pin = EN_GPIOPin;
 8001600:	88fb      	ldrh	r3, [r7, #6]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	4b03      	ldr	r3, [pc, #12]	; (8001614 <initModbus+0x38>)
 8001606:	711a      	strb	r2, [r3, #4]

}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000210 	.word	0x20000210
 8001614:	20000208 	.word	0x20000208

08001618 <Modbus_RxCallback>:
 * `buffer` of the `_ModbusResponse` structure, updates the `rxIndex`, and continues to receive the next character.
 * If the buffer overflows, the `rxIndex` is reset to prevent data loss.
 *
 * @param _ModbusResponse Pointer to the ModBus response structure.
 */
void Modbus_RxCallback(ModBus_t *_ModbusResponse) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    if (_ModbusResponse->rxIndex < sizeof(_ModbusResponse->buffer)) {
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	881b      	ldrh	r3, [r3, #0]
 8001624:	2b95      	cmp	r3, #149	; 0x95
 8001626:	d810      	bhi.n	800164a <Modbus_RxCallback+0x32>
        _ModbusResponse->buffer[_ModbusResponse->rxIndex] = modbusSerial.Instance->RDR;  // Store the received character
 8001628:	4b10      	ldr	r3, [pc, #64]	; (800166c <Modbus_RxCallback+0x54>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	4619      	mov	r1, r3
 8001634:	b2d2      	uxtb	r2, r2
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	440b      	add	r3, r1
 800163a:	709a      	strb	r2, [r3, #2]
        _ModbusResponse->rxIndex++;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	3301      	adds	r3, #1
 8001642:	b29a      	uxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	801a      	strh	r2, [r3, #0]
 8001648:	e002      	b.n	8001650 <Modbus_RxCallback+0x38>


    } else {
        // Buffer overflow, reset the index
        _ModbusResponse->rxIndex = 0;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2200      	movs	r2, #0
 800164e:	801a      	strh	r2, [r3, #0]
    }

    // Continue to receive the next character
    HAL_UART_Receive_IT(&modbusSerial, (uint8_t *)(_ModbusResponse->buffer + _ModbusResponse->rxIndex), 1);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	3302      	adds	r3, #2
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	8812      	ldrh	r2, [r2, #0]
 8001658:	4413      	add	r3, r2
 800165a:	2201      	movs	r2, #1
 800165c:	4619      	mov	r1, r3
 800165e:	4803      	ldr	r0, [pc, #12]	; (800166c <Modbus_RxCallback+0x54>)
 8001660:	f005 fbf0 	bl	8006e44 <HAL_UART_Receive_IT>
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000210 	.word	0x20000210

08001670 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001678:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800167c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800167e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4313      	orrs	r3, r2
 8001686:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001688:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800168c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4013      	ands	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001694:	68fb      	ldr	r3, [r7, #12]
}
 8001696:	bf00      	nop
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
	...

080016a4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80016ac:	1d39      	adds	r1, r7, #4
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	2201      	movs	r2, #1
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <__io_putchar+0x20>)
 80016b6:	f005 fb37 	bl	8006d28 <HAL_UART_Transmit>
  return ch;
 80016ba:	687b      	ldr	r3, [r7, #4]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200002f8 	.word	0x200002f8

080016c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ca:	b0af      	sub	sp, #188	; 0xbc
 80016cc:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ce:	f001 ff53 	bl	8003578 <HAL_Init>

  /* USER CODE BEGIN Init */
  // Initialize MCP23008
  MCP23008_Init();
 80016d2:	f000 fb55 	bl	8001d80 <MCP23008_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d6:	f000 f9b9 	bl	8001a4c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80016da:	f000 fa0f 	bl	8001afc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016de:	f000 fb03 	bl	8001ce8 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80016e2:	f000 fa69 	bl	8001bb8 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 80016e6:	f000 fa27 	bl	8001b38 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80016ea:	f000 fab1 	bl	8001c50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize MCP23008
  MCP23008_Init();
 80016ee:	f000 fb47 	bl	8001d80 <MCP23008_Init>

  // Configure interrupts on MCP23008
  MCP23008_ConfigureInterrupts();
 80016f2:	f000 fc05 	bl	8001f00 <MCP23008_ConfigureInterrupts>

  // Initialize SHT20 Sensor
  uint32_t sht40_serial;
  if( SHT40_ReadSerial(&hi2c1, &sht40_serial) != HAL_ERROR ) {
 80016f6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016fa:	4619      	mov	r1, r3
 80016fc:	48b2      	ldr	r0, [pc, #712]	; (80019c8 <main+0x300>)
 80016fe:	f001 fddf 	bl	80032c0 <SHT40_ReadSerial>
 8001702:	4603      	mov	r3, r0
 8001704:	2b01      	cmp	r3, #1
 8001706:	d006      	beq.n	8001716 <main+0x4e>
		printf("I2C connection established to SHT40 with serial %" PRIu32 "\r\n", sht40_serial);
 8001708:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800170c:	4619      	mov	r1, r3
 800170e:	48af      	ldr	r0, [pc, #700]	; (80019cc <main+0x304>)
 8001710:	f008 fab6 	bl	8009c80 <iprintf>
 8001714:	e002      	b.n	800171c <main+0x54>
  } else {
		printf("Failed to read serial from SHT40; check connections and reset MCU\r\n");
 8001716:	48ae      	ldr	r0, [pc, #696]	; (80019d0 <main+0x308>)
 8001718:	f008 fb38 	bl	8009d8c <puts>
  }

  if(initAccelerometer()){
 800171c:	f001 f998 	bl	8002a50 <initAccelerometer>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <main+0x66>
	  printf("Accelerometer Initialized \r\n ");
 8001726:	48ab      	ldr	r0, [pc, #684]	; (80019d4 <main+0x30c>)
 8001728:	f008 faaa 	bl	8009c80 <iprintf>
 800172c:	e002      	b.n	8001734 <main+0x6c>
  }
  else{
	  printf("Error Accelerometer Initialization \r\n ");
 800172e:	48aa      	ldr	r0, [pc, #680]	; (80019d8 <main+0x310>)
 8001730:	f008 faa6 	bl	8009c80 <iprintf>
  }


  // Initialize Modbus
  initModbus(&huart1, MODBUS_EN_GPIO_Port, MODBUS_EN_Pin);
 8001734:	2210      	movs	r2, #16
 8001736:	49a9      	ldr	r1, [pc, #676]	; (80019dc <main+0x314>)
 8001738:	48a9      	ldr	r0, [pc, #676]	; (80019e0 <main+0x318>)
 800173a:	f7ff ff4f 	bl	80015dc <initModbus>
  HAL_UART_Receive_IT(&huart1, (uint8_t *)(ModbusResp.buffer + ModbusResp.rxIndex), 1);
 800173e:	4ba9      	ldr	r3, [pc, #676]	; (80019e4 <main+0x31c>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	461a      	mov	r2, r3
 8001744:	4ba8      	ldr	r3, [pc, #672]	; (80019e8 <main+0x320>)
 8001746:	4413      	add	r3, r2
 8001748:	2201      	movs	r2, #1
 800174a:	4619      	mov	r1, r3
 800174c:	48a4      	ldr	r0, [pc, #656]	; (80019e0 <main+0x318>)
 800174e:	f005 fb79 	bl	8006e44 <HAL_UART_Receive_IT>
  uint8_t rxBuffer;
  HAL_UART_Receive_IT(&hlpuart1, &rxBuffer, 1);
 8001752:	f107 037f 	add.w	r3, r7, #127	; 0x7f
 8001756:	2201      	movs	r2, #1
 8001758:	4619      	mov	r1, r3
 800175a:	48a4      	ldr	r0, [pc, #656]	; (80019ec <main+0x324>)
 800175c:	f005 fb72 	bl	8006e44 <HAL_UART_Receive_IT>
  // Initialize timers;
  shtReadMillis = HAL_GetTick();
 8001760:	f001 ff78 	bl	8003654 <HAL_GetTick>
 8001764:	4603      	mov	r3, r0
 8001766:	4aa2      	ldr	r2, [pc, #648]	; (80019f0 <main+0x328>)
 8001768:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf(" # # # # # # # # # # -> %s\r\n ", FirmwareName);
 800176a:	49a2      	ldr	r1, [pc, #648]	; (80019f4 <main+0x32c>)
 800176c:	48a2      	ldr	r0, [pc, #648]	; (80019f8 <main+0x330>)
 800176e:	f008 fa87 	bl	8009c80 <iprintf>
  printf("# # # # # # # # # # -> Firmware Version %d.%d.%d\r\n ", VERSION_MAJOR, VERSION_MID, VERSION_MINOR);
 8001772:	2304      	movs	r3, #4
 8001774:	2201      	movs	r2, #1
 8001776:	2101      	movs	r1, #1
 8001778:	48a0      	ldr	r0, [pc, #640]	; (80019fc <main+0x334>)
 800177a:	f008 fa81 	bl	8009c80 <iprintf>

#ifdef SCAN_I2C_DEVICES
  scanI2CDevices();
 800177e:	f000 fdc3 	bl	8002308 <scanI2CDevices>
#endif

  WDTReset();
 8001782:	f000 fdab 	bl	80022dc <WDTReset>


  printf("Setting LoRa Credentials \r\n");
 8001786:	489e      	ldr	r0, [pc, #632]	; (8001a00 <main+0x338>)
 8001788:	f008 fb00 	bl	8009d8c <puts>
  if(!setLoraCredentials()){
 800178c:	f000 ff8a 	bl	80026a4 <setLoraCredentials>
 8001790:	4603      	mov	r3, r0
 8001792:	f083 0301 	eor.w	r3, r3, #1
 8001796:	b2db      	uxtb	r3, r3
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <main+0xdc>
	  printf("Error setting LoRa credentials \r\n");
 800179c:	4899      	ldr	r0, [pc, #612]	; (8001a04 <main+0x33c>)
 800179e:	f008 faf5 	bl	8009d8c <puts>
 80017a2:	e002      	b.n	80017aa <main+0xe2>
  }else{
	  printf("Success setting LoRa credentials \r\n");
 80017a4:	4898      	ldr	r0, [pc, #608]	; (8001a08 <main+0x340>)
 80017a6:	f008 faf1 	bl	8009d8c <puts>
  }

  printf("Joining to Network \r\n");
 80017aa:	4898      	ldr	r0, [pc, #608]	; (8001a0c <main+0x344>)
 80017ac:	f008 faee 	bl	8009d8c <puts>

//  while(hasJoinedNetwork == false){
////	  joinNetwork();
////	  printf("Retrying Joining Lora\r\n");
//  }
  printf("Success Joining Lora \r\n");
 80017b0:	4897      	ldr	r0, [pc, #604]	; (8001a10 <main+0x348>)
 80017b2:	f008 faeb 	bl	8009d8c <puts>

  TxPayload initPayload;
  initPayload.buffer[0] = 0x00;
 80017b6:	2300      	movs	r3, #0
 80017b8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  initPayload.buffer[1] = 0x01;
 80017bc:	2301      	movs	r3, #1
 80017be:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  initPayload.buffer[2] = 0x02;
 80017c2:	2302      	movs	r3, #2
 80017c4:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  initPayload.length = 3;
 80017c8:	2303      	movs	r3, #3
 80017ca:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
  initPayload.msgType = DIAGNOSTICS;
 80017ce:	2302      	movs	r3, #2
 80017d0:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

  //printf("Sending Test Lora Payload\r\n");
  sendToLora(TEST_UPLINK_PORT, CONFIRMED_UPLINK, initPayload);
 80017d4:	466d      	mov	r5, sp
 80017d6:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80017da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80017e6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80017ea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017ee:	cb0c      	ldmia	r3, {r2, r3}
 80017f0:	2101      	movs	r1, #1
 80017f2:	2004      	movs	r0, #4
 80017f4:	f000 ffdc 	bl	80027b0 <sendToLora>



  while (1)
  {
	  if(HAL_GetTick() - wdtResetMillis > WDT_RESET_INTERVAL){
 80017f8:	f001 ff2c 	bl	8003654 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	4b85      	ldr	r3, [pc, #532]	; (8001a14 <main+0x34c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	f241 3288 	movw	r2, #5000	; 0x1388
 8001808:	4293      	cmp	r3, r2
 800180a:	d906      	bls.n	800181a <main+0x152>
		  WDTReset();
 800180c:	f000 fd66 	bl	80022dc <WDTReset>
		  wdtResetMillis = HAL_GetTick();
 8001810:	f001 ff20 	bl	8003654 <HAL_GetTick>
 8001814:	4603      	mov	r3, r0
 8001816:	4a7f      	ldr	r2, [pc, #508]	; (8001a14 <main+0x34c>)
 8001818:	6013      	str	r3, [r2, #0]
	  }

	  readAccelerometer(&sensors.accel);
 800181a:	487f      	ldr	r0, [pc, #508]	; (8001a18 <main+0x350>)
 800181c:	f001 f990 	bl	8002b40 <readAccelerometer>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Check for Unscheduled Transmission Requests
	  handleInterruptTriggers(TxTriggers);
 8001820:	4b7e      	ldr	r3, [pc, #504]	; (8001a1c <main+0x354>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f000 fee1 	bl	80025ec <handleInterruptTriggers>

  	  // Check Temperature Reading Every X Interval
  	  if(HAL_GetTick() - shtReadMillis > SHT_READ_INTERVAL){
 800182a:	f001 ff13 	bl	8003654 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	4b6f      	ldr	r3, [pc, #444]	; (80019f0 <main+0x328>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800183a:	d907      	bls.n	800184c <main+0x184>

  		readSHT40(&sensors.sht40);
 800183c:	4878      	ldr	r0, [pc, #480]	; (8001a20 <main+0x358>)
 800183e:	f001 f893 	bl	8002968 <readSHT40>
  		printf("SHT20 Reading ->Temperature: %.02f \t Humidity: %.02f\r\n", sensors.sht40.temperature, sensors.sht40.humidity);
  		printLineMarker('*');
#endif
  		/// @TODO: Insert Threshold Control here for Unscheduled TX

  		shtReadMillis = HAL_GetTick();
 8001842:	f001 ff07 	bl	8003654 <HAL_GetTick>
 8001846:	4603      	mov	r3, r0
 8001848:	4a69      	ldr	r2, [pc, #420]	; (80019f0 <main+0x328>)
 800184a:	6013      	str	r3, [r2, #0]
  	  }

  	  // Read All Sensors every Y Interval
  	  if(HAL_GetTick() - sensorsReadMillis > DEVICE_HEARTBEAT){
 800184c:	f001 ff02 	bl	8003654 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	4b74      	ldr	r3, [pc, #464]	; (8001a24 <main+0x35c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	f242 7210 	movw	r2, #10000	; 0x2710
 800185c:	4293      	cmp	r3, r2
 800185e:	d9cb      	bls.n	80017f8 <main+0x130>

  		// Read SHT20
  		readSHT40(&sensors.sht40);
 8001860:	486f      	ldr	r0, [pc, #444]	; (8001a20 <main+0x358>)
 8001862:	f001 f881 	bl	8002968 <readSHT40>

	    // Read Smoke Sensor
	    sensors.smoke = ReadSmokeStatus();
 8001866:	4c6e      	ldr	r4, [pc, #440]	; (8001a20 <main+0x358>)
 8001868:	463b      	mov	r3, r7
 800186a:	4618      	mov	r0, r3
 800186c:	f000 fbce 	bl	800200c <ReadSmokeStatus>
 8001870:	f104 0308 	add.w	r3, r4, #8
 8001874:	463a      	mov	r2, r7
 8001876:	ca07      	ldmia	r2, {r0, r1, r2}
 8001878:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	    // Read DryContacts
	    sensors.dryContact = MCP23008_ReadInputs();
 800187c:	4c68      	ldr	r4, [pc, #416]	; (8001a20 <main+0x358>)
 800187e:	463b      	mov	r3, r7
 8001880:	4618      	mov	r0, r3
 8001882:	f000 fa93 	bl	8001dac <MCP23008_ReadInputs>
 8001886:	f104 0314 	add.w	r3, r4, #20
 800188a:	463a      	mov	r2, r7
 800188c:	6810      	ldr	r0, [r2, #0]
 800188e:	6851      	ldr	r1, [r2, #4]
 8001890:	c303      	stmia	r3!, {r0, r1}
 8001892:	7a12      	ldrb	r2, [r2, #8]
 8001894:	701a      	strb	r2, [r3, #0]

	    // PLaceholder for LTC4015
	    sensors.ltc4015.VIN = 24.123;
 8001896:	4b62      	ldr	r3, [pc, #392]	; (8001a20 <main+0x358>)
 8001898:	4a63      	ldr	r2, [pc, #396]	; (8001a28 <main+0x360>)
 800189a:	621a      	str	r2, [r3, #32]
	    sensors.ltc4015.VBAT = 12.456;
 800189c:	4b60      	ldr	r3, [pc, #384]	; (8001a20 <main+0x358>)
 800189e:	4a63      	ldr	r2, [pc, #396]	; (8001a2c <main+0x364>)
 80018a0:	625a      	str	r2, [r3, #36]	; 0x24
	    sensors.ltc4015.VSYS = 5.789;
 80018a2:	4b5f      	ldr	r3, [pc, #380]	; (8001a20 <main+0x358>)
 80018a4:	4a62      	ldr	r2, [pc, #392]	; (8001a30 <main+0x368>)
 80018a6:	631a      	str	r2, [r3, #48]	; 0x30
	    // Read ModBus Device
	    //sendRaw(getMeterDataCmd, GetMeterData_LEN, &ModbusResp);
	    //HAL_Delay(2000); // Give time to receive response

#ifdef SCAN_I2C_DEVICES
  		scanI2CDevices();
 80018a8:	f000 fd2e 	bl	8002308 <scanI2CDevices>
#endif

#ifdef SERIAL_DEBUG_SENSORS
	    printLineMarker('-');
 80018ac:	202d      	movs	r0, #45	; 0x2d
 80018ae:	f000 fd55 	bl	800235c <printLineMarker>
	    printf("SHT20 Reading ->Temperature: %.02f \t Humidity: %.02f\r\n", sensors.sht40.temperature, sensors.sht40.humidity);
 80018b2:	4b5b      	ldr	r3, [pc, #364]	; (8001a20 <main+0x358>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7fe fe1e 	bl	80004f8 <__aeabi_f2d>
 80018bc:	4604      	mov	r4, r0
 80018be:	460d      	mov	r5, r1
 80018c0:	4b57      	ldr	r3, [pc, #348]	; (8001a20 <main+0x358>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7fe fe17 	bl	80004f8 <__aeabi_f2d>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	e9cd 2300 	strd	r2, r3, [sp]
 80018d2:	4622      	mov	r2, r4
 80018d4:	462b      	mov	r3, r5
 80018d6:	4857      	ldr	r0, [pc, #348]	; (8001a34 <main+0x36c>)
 80018d8:	f008 f9d2 	bl	8009c80 <iprintf>
	    printf("Smoke Level -> Level %d \r\n", sensors.smoke.level);
 80018dc:	4b50      	ldr	r3, [pc, #320]	; (8001a20 <main+0x358>)
 80018de:	7c1b      	ldrb	r3, [r3, #16]
 80018e0:	4619      	mov	r1, r3
 80018e2:	4855      	ldr	r0, [pc, #340]	; (8001a38 <main+0x370>)
 80018e4:	f008 f9cc 	bl	8009c80 <iprintf>
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
				sensors.dryContact.DC1, sensors.dryContact.DC2,
 80018e8:	4b4d      	ldr	r3, [pc, #308]	; (8001a20 <main+0x358>)
 80018ea:	7d5b      	ldrb	r3, [r3, #21]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 80018ec:	461d      	mov	r5, r3
				sensors.dryContact.DC1, sensors.dryContact.DC2,
 80018ee:	4b4c      	ldr	r3, [pc, #304]	; (8001a20 <main+0x358>)
 80018f0:	7d9b      	ldrb	r3, [r3, #22]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 80018f2:	461e      	mov	r6, r3
				sensors.dryContact.DC3, sensors.dryContact.DC4,
 80018f4:	4b4a      	ldr	r3, [pc, #296]	; (8001a20 <main+0x358>)
 80018f6:	7ddb      	ldrb	r3, [r3, #23]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 80018f8:	469c      	mov	ip, r3
				sensors.dryContact.DC3, sensors.dryContact.DC4,
 80018fa:	4b49      	ldr	r3, [pc, #292]	; (8001a20 <main+0x358>)
 80018fc:	7e1b      	ldrb	r3, [r3, #24]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 80018fe:	461a      	mov	r2, r3
				sensors.dryContact.DC5, sensors.dryContact.DC6,
 8001900:	4b47      	ldr	r3, [pc, #284]	; (8001a20 <main+0x358>)
 8001902:	7e5b      	ldrb	r3, [r3, #25]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 8001904:	4619      	mov	r1, r3
				sensors.dryContact.DC5, sensors.dryContact.DC6,
 8001906:	4b46      	ldr	r3, [pc, #280]	; (8001a20 <main+0x358>)
 8001908:	7e9b      	ldrb	r3, [r3, #26]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 800190a:	4618      	mov	r0, r3
				sensors.dryContact.DC7, sensors.dryContact.DC8);
 800190c:	4b44      	ldr	r3, [pc, #272]	; (8001a20 <main+0x358>)
 800190e:	7edb      	ldrb	r3, [r3, #27]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 8001910:	461c      	mov	r4, r3
				sensors.dryContact.DC7, sensors.dryContact.DC8);
 8001912:	4b43      	ldr	r3, [pc, #268]	; (8001a20 <main+0x358>)
 8001914:	7f1b      	ldrb	r3, [r3, #28]
	    printf("Dry Contact States: %d %d %d %d %d %d %d %d \r\n",
 8001916:	9304      	str	r3, [sp, #16]
 8001918:	9403      	str	r4, [sp, #12]
 800191a:	9002      	str	r0, [sp, #8]
 800191c:	9101      	str	r1, [sp, #4]
 800191e:	9200      	str	r2, [sp, #0]
 8001920:	4663      	mov	r3, ip
 8001922:	4632      	mov	r2, r6
 8001924:	4629      	mov	r1, r5
 8001926:	4845      	ldr	r0, [pc, #276]	; (8001a3c <main+0x374>)
 8001928:	f008 f9aa 	bl	8009c80 <iprintf>
	    printf("MODBUS RESPONSE (Hex): ");
 800192c:	4844      	ldr	r0, [pc, #272]	; (8001a40 <main+0x378>)
 800192e:	f008 f9a7 	bl	8009c80 <iprintf>
	    for (int x = 0; x < ModbusResp.rxIndex; x++) {
 8001932:	2300      	movs	r3, #0
 8001934:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001938:	e00e      	b.n	8001958 <main+0x290>
	        printf("%02X ", ModbusResp.buffer[x]);
 800193a:	4a2a      	ldr	r2, [pc, #168]	; (80019e4 <main+0x31c>)
 800193c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001940:	4413      	add	r3, r2
 8001942:	3302      	adds	r3, #2
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	4619      	mov	r1, r3
 8001948:	483e      	ldr	r0, [pc, #248]	; (8001a44 <main+0x37c>)
 800194a:	f008 f999 	bl	8009c80 <iprintf>
	    for (int x = 0; x < ModbusResp.rxIndex; x++) {
 800194e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001952:	3301      	adds	r3, #1
 8001954:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001958:	4b22      	ldr	r3, [pc, #136]	; (80019e4 <main+0x31c>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	461a      	mov	r2, r3
 800195e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001962:	4293      	cmp	r3, r2
 8001964:	dbe9      	blt.n	800193a <main+0x272>
	    }
	    printf(" \r\n");
 8001966:	4838      	ldr	r0, [pc, #224]	; (8001a48 <main+0x380>)
 8001968:	f008 fa10 	bl	8009d8c <puts>
	    printLineMarker('-');
 800196c:	202d      	movs	r0, #45	; 0x2d
 800196e:	f000 fcf5 	bl	800235c <printLineMarker>
#endif

	    // Generate HEARTBEAT Payload
	    TxPayload _heartBeatPayload;
	    generateHeartbeatTxPayload(sensors, &_heartBeatPayload);
 8001972:	4e2b      	ldr	r6, [pc, #172]	; (8001a20 <main+0x358>)
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	930a      	str	r3, [sp, #40]	; 0x28
 800197a:	466d      	mov	r5, sp
 800197c:	f106 0410 	add.w	r4, r6, #16
 8001980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001984:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001986:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001988:	e894 0003 	ldmia.w	r4, {r0, r1}
 800198c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001990:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001994:	f000 fde6 	bl	8002564 <generateHeartbeatTxPayload>

	    sendToLora(HEARTBEAT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);
 8001998:	466d      	mov	r5, sp
 800199a:	f107 041c 	add.w	r4, r7, #28
 800199e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019a6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80019aa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	cb0c      	ldmia	r3, {r2, r3}
 80019b4:	2101      	movs	r1, #1
 80019b6:	2002      	movs	r0, #2
 80019b8:	f000 fefa 	bl	80027b0 <sendToLora>

  		sensorsReadMillis = HAL_GetTick();
 80019bc:	f001 fe4a 	bl	8003654 <HAL_GetTick>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4a18      	ldr	r2, [pc, #96]	; (8001a24 <main+0x35c>)
 80019c4:	6013      	str	r3, [r2, #0]
	  if(HAL_GetTick() - wdtResetMillis > WDT_RESET_INTERVAL){
 80019c6:	e717      	b.n	80017f8 <main+0x130>
 80019c8:	200002a4 	.word	0x200002a4
 80019cc:	0800d8ac 	.word	0x0800d8ac
 80019d0:	0800d8e4 	.word	0x0800d8e4
 80019d4:	0800d928 	.word	0x0800d928
 80019d8:	0800d948 	.word	0x0800d948
 80019dc:	48000400 	.word	0x48000400
 80019e0:	2000038c 	.word	0x2000038c
 80019e4:	20000424 	.word	0x20000424
 80019e8:	20000426 	.word	0x20000426
 80019ec:	200002f8 	.word	0x200002f8
 80019f0:	200004f8 	.word	0x200004f8
 80019f4:	0800d970 	.word	0x0800d970
 80019f8:	0800d98c 	.word	0x0800d98c
 80019fc:	0800d9ac 	.word	0x0800d9ac
 8001a00:	0800d9e0 	.word	0x0800d9e0
 8001a04:	0800d9fc 	.word	0x0800d9fc
 8001a08:	0800da20 	.word	0x0800da20
 8001a0c:	0800da44 	.word	0x0800da44
 8001a10:	0800da5c 	.word	0x0800da5c
 8001a14:	20000500 	.word	0x20000500
 8001a18:	200004f0 	.word	0x200004f0
 8001a1c:	20000420 	.word	0x20000420
 8001a20:	200004bc 	.word	0x200004bc
 8001a24:	200004fc 	.word	0x200004fc
 8001a28:	41c0fbe7 	.word	0x41c0fbe7
 8001a2c:	41474bc7 	.word	0x41474bc7
 8001a30:	40b93f7d 	.word	0x40b93f7d
 8001a34:	0800da74 	.word	0x0800da74
 8001a38:	0800daac 	.word	0x0800daac
 8001a3c:	0800dac8 	.word	0x0800dac8
 8001a40:	0800daf8 	.word	0x0800daf8
 8001a44:	0800db10 	.word	0x0800db10
 8001a48:	0800db18 	.word	0x0800db18

08001a4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b09a      	sub	sp, #104	; 0x68
 8001a50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a52:	f107 0320 	add.w	r3, r7, #32
 8001a56:	2248      	movs	r2, #72	; 0x48
 8001a58:	2100      	movs	r1, #0
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f007 f9ae 	bl	8008dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]
 8001a6e:	615a      	str	r2, [r3, #20]
 8001a70:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a72:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <SystemClock_Config+0xac>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a7a:	4a1f      	ldr	r2, [pc, #124]	; (8001af8 <SystemClock_Config+0xac>)
 8001a7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	4b1d      	ldr	r3, [pc, #116]	; (8001af8 <SystemClock_Config+0xac>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a8a:	603b      	str	r3, [r7, #0]
 8001a8c:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8001a8e:	2322      	movs	r3, #34	; 0x22
 8001a90:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a9c:	2340      	movs	r3, #64	; 0x40
 8001a9e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001aa4:	23a0      	movs	r3, #160	; 0xa0
 8001aa6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aac:	f107 0320 	add.w	r3, r7, #32
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f003 fe8f 	bl	80057d4 <HAL_RCC_OscConfig>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001abc:	f001 f906 	bl	8002ccc <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001ac0:	236f      	movs	r3, #111	; 0x6f
 8001ac2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	2101      	movs	r1, #1
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f004 f9eb 	bl	8005ebc <HAL_RCC_ClockConfig>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001aec:	f001 f8ee 	bl	8002ccc <Error_Handler>
  }
}
 8001af0:	bf00      	nop
 8001af2:	3768      	adds	r7, #104	; 0x68
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	58000400 	.word	0x58000400

08001afc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b094      	sub	sp, #80	; 0x50
 8001b00:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b02:	463b      	mov	r3, r7
 8001b04:	2250      	movs	r2, #80	; 0x50
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f007 f957 	bl	8008dbc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001b0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b12:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001b14:	2300      	movs	r3, #0
 8001b16:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001b18:	2310      	movs	r3, #16
 8001b1a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f004 fe0b 	bl	800673a <HAL_RCCEx_PeriphCLKConfig>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8001b2a:	f001 f8cf 	bl	8002ccc <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001b2e:	bf00      	nop
 8001b30:	3750      	adds	r7, #80	; 0x50
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b3c:	4b1b      	ldr	r3, [pc, #108]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b3e:	4a1c      	ldr	r2, [pc, #112]	; (8001bb0 <MX_I2C1_Init+0x78>)
 8001b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001b42:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b44:	4a1b      	ldr	r2, [pc, #108]	; (8001bb4 <MX_I2C1_Init+0x7c>)
 8001b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001b48:	4b18      	ldr	r3, [pc, #96]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b4e:	4b17      	ldr	r3, [pc, #92]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b54:	4b15      	ldr	r3, [pc, #84]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001b5a:	4b14      	ldr	r3, [pc, #80]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b66:	4b11      	ldr	r3, [pc, #68]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b72:	480e      	ldr	r0, [pc, #56]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b74:	f002 f918 	bl	8003da8 <HAL_I2C_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b7e:	f001 f8a5 	bl	8002ccc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b82:	2100      	movs	r1, #0
 8001b84:	4809      	ldr	r0, [pc, #36]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b86:	f003 f9f9 	bl	8004f7c <HAL_I2CEx_ConfigAnalogFilter>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b90:	f001 f89c 	bl	8002ccc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b94:	2100      	movs	r1, #0
 8001b96:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_I2C1_Init+0x74>)
 8001b98:	f003 fa3b 	bl	8005012 <HAL_I2CEx_ConfigDigitalFilter>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001ba2:	f001 f893 	bl	8002ccc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	200002a4 	.word	0x200002a4
 8001bb0:	40005400 	.word	0x40005400
 8001bb4:	00707cbb 	.word	0x00707cbb

08001bb8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bbe:	4a23      	ldr	r2, [pc, #140]	; (8001c4c <MX_LPUART1_UART_Init+0x94>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001bc8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bca:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001bd6:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001bdc:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bde:	220c      	movs	r2, #12
 8001be0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001be2:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001be8:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bee:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bf4:	4b14      	ldr	r3, [pc, #80]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001bfa:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001c00:	4811      	ldr	r0, [pc, #68]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001c02:	f005 f841 	bl	8006c88 <HAL_UART_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001c0c:	f001 f85e 	bl	8002ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c10:	2100      	movs	r1, #0
 8001c12:	480d      	ldr	r0, [pc, #52]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001c14:	f006 ffbf 	bl	8008b96 <HAL_UARTEx_SetTxFifoThreshold>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001c1e:	f001 f855 	bl	8002ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c22:	2100      	movs	r1, #0
 8001c24:	4808      	ldr	r0, [pc, #32]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001c26:	f006 fff4 	bl	8008c12 <HAL_UARTEx_SetRxFifoThreshold>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001c30:	f001 f84c 	bl	8002ccc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001c34:	4804      	ldr	r0, [pc, #16]	; (8001c48 <MX_LPUART1_UART_Init+0x90>)
 8001c36:	f006 ff75 	bl	8008b24 <HAL_UARTEx_DisableFifoMode>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001c40:	f001 f844 	bl	8002ccc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	200002f8 	.word	0x200002f8
 8001c4c:	40008000 	.word	0x40008000

08001c50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c54:	4b22      	ldr	r3, [pc, #136]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c56:	4a23      	ldr	r2, [pc, #140]	; (8001ce4 <MX_USART1_UART_Init+0x94>)
 8001c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c5a:	4b21      	ldr	r3, [pc, #132]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c62:	4b1f      	ldr	r3, [pc, #124]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c68:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c6e:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c74:	4b1a      	ldr	r3, [pc, #104]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c76:	220c      	movs	r2, #12
 8001c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7a:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c80:	4b17      	ldr	r3, [pc, #92]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c86:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c8c:	4b14      	ldr	r3, [pc, #80]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c92:	4b13      	ldr	r3, [pc, #76]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c98:	4811      	ldr	r0, [pc, #68]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001c9a:	f004 fff5 	bl	8006c88 <HAL_UART_Init>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ca4:	f001 f812 	bl	8002ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ca8:	2100      	movs	r1, #0
 8001caa:	480d      	ldr	r0, [pc, #52]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001cac:	f006 ff73 	bl	8008b96 <HAL_UARTEx_SetTxFifoThreshold>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001cb6:	f001 f809 	bl	8002ccc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4808      	ldr	r0, [pc, #32]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001cbe:	f006 ffa8 	bl	8008c12 <HAL_UARTEx_SetRxFifoThreshold>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001cc8:	f001 f800 	bl	8002ccc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001ccc:	4804      	ldr	r0, [pc, #16]	; (8001ce0 <MX_USART1_UART_Init+0x90>)
 8001cce:	f006 ff29 	bl	8008b24 <HAL_UARTEx_DisableFifoMode>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001cd8:	f000 fff8 	bl	8002ccc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	2000038c 	.word	0x2000038c
 8001ce4:	40013800 	.word	0x40013800

08001ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cee:	1d3b      	adds	r3, r7, #4
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cfc:	2002      	movs	r0, #2
 8001cfe:	f7ff fcb7 	bl	8001670 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d02:	2004      	movs	r0, #4
 8001d04:	f7ff fcb4 	bl	8001670 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, WDT_DONE_Pin|MODBUS_EN_Pin, GPIO_PIN_RESET);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f244 0110 	movw	r1, #16400	; 0x4010
 8001d0e:	481b      	ldr	r0, [pc, #108]	; (8001d7c <MX_GPIO_Init+0x94>)
 8001d10:	f002 f832 	bl	8003d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SMOKE_B_Pin SMOKE_A_Pin */
  GPIO_InitStruct.Pin = SMOKE_B_Pin|SMOKE_A_Pin;
 8001d14:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d1a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001d1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	4619      	mov	r1, r3
 8001d28:	4814      	ldr	r0, [pc, #80]	; (8001d7c <MX_GPIO_Init+0x94>)
 8001d2a:	f001 fe9d 	bl	8003a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : WDT_DONE_Pin MODBUS_EN_Pin */
  GPIO_InitStruct.Pin = WDT_DONE_Pin|MODBUS_EN_Pin;
 8001d2e:	f244 0310 	movw	r3, #16400	; 0x4010
 8001d32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d40:	1d3b      	adds	r3, r7, #4
 8001d42:	4619      	mov	r1, r3
 8001d44:	480d      	ldr	r0, [pc, #52]	; (8001d7c <MX_GPIO_Init+0x94>)
 8001d46:	f001 fe8f 	bl	8003a68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d50:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001d54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4807      	ldr	r0, [pc, #28]	; (8001d7c <MX_GPIO_Init+0x94>)
 8001d60:	f001 fe82 	bl	8003a68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2100      	movs	r1, #0
 8001d68:	2028      	movs	r0, #40	; 0x28
 8001d6a:	f001 fd8a 	bl	8003882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d6e:	2028      	movs	r0, #40	; 0x28
 8001d70:	f001 fda1 	bl	80038b6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d74:	bf00      	nop
 8001d76:	3718      	adds	r7, #24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	48000400 	.word	0x48000400

08001d80 <MCP23008_Init>:

/* USER CODE BEGIN 4 */
void MCP23008_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af02      	add	r7, sp, #8
    uint8_t data[2];

    // Set all GPIO pins as inputs
    data[0] = MCP23008_IODIR;
 8001d86:	2300      	movs	r3, #0
 8001d88:	713b      	strb	r3, [r7, #4]
    data[1] = 0xFF;  // Set all pins as input
 8001d8a:	23ff      	movs	r3, #255	; 0xff
 8001d8c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001d8e:	1d3a      	adds	r2, r7, #4
 8001d90:	f04f 33ff 	mov.w	r3, #4294967295
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	2302      	movs	r3, #2
 8001d98:	2142      	movs	r1, #66	; 0x42
 8001d9a:	4803      	ldr	r0, [pc, #12]	; (8001da8 <MCP23008_Init+0x28>)
 8001d9c:	f002 f894 	bl	8003ec8 <HAL_I2C_Master_Transmit>
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	200002a4 	.word	0x200002a4

08001dac <MCP23008_ReadInputs>:

DryContactStatus MCP23008_ReadInputs(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b088      	sub	sp, #32
 8001db0:	af02      	add	r7, sp, #8
 8001db2:	6078      	str	r0, [r7, #4]
    uint8_t data[1];
    uint8_t gpioState;

    // Request to read GPIO register
    data[0] = MCP23008_GPIO;
 8001db4:	2309      	movs	r3, #9
 8001db6:	753b      	strb	r3, [r7, #20]

    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 1, HAL_MAX_DELAY);
 8001db8:	f107 0214 	add.w	r2, r7, #20
 8001dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc0:	9300      	str	r3, [sp, #0]
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	2142      	movs	r1, #66	; 0x42
 8001dc6:	4836      	ldr	r0, [pc, #216]	; (8001ea0 <MCP23008_ReadInputs+0xf4>)
 8001dc8:	f002 f87e 	bl	8003ec8 <HAL_I2C_Master_Transmit>
    //HAL_Delay(50);
    // Read GPIO register
    HAL_I2C_Master_Receive(&hi2c1, MCP23008_ADDR << 1, &gpioState, 1, HAL_MAX_DELAY);
 8001dcc:	f107 0213 	add.w	r2, r7, #19
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd4:	9300      	str	r3, [sp, #0]
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	2142      	movs	r1, #66	; 0x42
 8001dda:	4831      	ldr	r0, [pc, #196]	; (8001ea0 <MCP23008_ReadInputs+0xf4>)
 8001ddc:	f002 f968 	bl	80040b0 <HAL_I2C_Master_Receive>

    DryContactStatus dryContact;
    dryContact.value = gpioState;
 8001de0:	7cfb      	ldrb	r3, [r7, #19]
 8001de2:	723b      	strb	r3, [r7, #8]
	dryContact.DC1 = (gpioState & (1 << 0)) ? true : false;
 8001de4:	7cfb      	ldrb	r3, [r7, #19]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	bf14      	ite	ne
 8001dee:	2301      	movne	r3, #1
 8001df0:	2300      	moveq	r3, #0
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	727b      	strb	r3, [r7, #9]
	dryContact.DC2 = (gpioState & (1 << 1)) ? true : false;
 8001df6:	7cfb      	ldrb	r3, [r7, #19]
 8001df8:	105b      	asrs	r3, r3, #1
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	bf14      	ite	ne
 8001e02:	2301      	movne	r3, #1
 8001e04:	2300      	moveq	r3, #0
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	72bb      	strb	r3, [r7, #10]
	dryContact.DC3 = (gpioState & (1 << 2)) ? true : false;
 8001e0a:	7cfb      	ldrb	r3, [r7, #19]
 8001e0c:	109b      	asrs	r3, r3, #2
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	bf14      	ite	ne
 8001e16:	2301      	movne	r3, #1
 8001e18:	2300      	moveq	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	72fb      	strb	r3, [r7, #11]
	dryContact.DC4 = (gpioState & (1 << 3)) ? true : false;
 8001e1e:	7cfb      	ldrb	r3, [r7, #19]
 8001e20:	10db      	asrs	r3, r3, #3
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	bf14      	ite	ne
 8001e2a:	2301      	movne	r3, #1
 8001e2c:	2300      	moveq	r3, #0
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	733b      	strb	r3, [r7, #12]
	dryContact.DC5 = (gpioState & (1 << 4)) ? true : false;
 8001e32:	7cfb      	ldrb	r3, [r7, #19]
 8001e34:	111b      	asrs	r3, r3, #4
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	bf14      	ite	ne
 8001e3e:	2301      	movne	r3, #1
 8001e40:	2300      	moveq	r3, #0
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	737b      	strb	r3, [r7, #13]
	dryContact.DC6 = (gpioState & (1 << 5)) ? true : false;
 8001e46:	7cfb      	ldrb	r3, [r7, #19]
 8001e48:	115b      	asrs	r3, r3, #5
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	bf14      	ite	ne
 8001e52:	2301      	movne	r3, #1
 8001e54:	2300      	moveq	r3, #0
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	73bb      	strb	r3, [r7, #14]
	dryContact.DC7 = (gpioState & (1 << 6)) ? true : false;
 8001e5a:	7cfb      	ldrb	r3, [r7, #19]
 8001e5c:	119b      	asrs	r3, r3, #6
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	bf14      	ite	ne
 8001e66:	2301      	movne	r3, #1
 8001e68:	2300      	moveq	r3, #0
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	73fb      	strb	r3, [r7, #15]
	dryContact.DC8 = (gpioState & (1 << 7)) ? true : false;
 8001e6e:	7cfb      	ldrb	r3, [r7, #19]
 8001e70:	b25b      	sxtb	r3, r3
 8001e72:	11db      	asrs	r3, r3, #7
 8001e74:	b25b      	sxtb	r3, r3
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	bf14      	ite	ne
 8001e7e:	2301      	movne	r3, #1
 8001e80:	2300      	moveq	r3, #0
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	743b      	strb	r3, [r7, #16]

	return dryContact;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	f107 0308 	add.w	r3, r7, #8
 8001e8e:	cb03      	ldmia	r3!, {r0, r1}
 8001e90:	6010      	str	r0, [r2, #0]
 8001e92:	6051      	str	r1, [r2, #4]
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	7213      	strb	r3, [r2, #8]
}
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	200002a4 	.word	0x200002a4

08001ea4 <MCP23008_ReadCapturedINT>:

DryContactStatus MCP23008_ReadCapturedINT(void){
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af02      	add	r7, sp, #8
 8001eaa:	6078      	str	r0, [r7, #4]
    uint8_t data[1];
    uint8_t gpioState;

    // Request to read GPIO register
    data[0] = MCP23008_INTCAP;
 8001eac:	2308      	movs	r3, #8
 8001eae:	733b      	strb	r3, [r7, #12]

    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 1, HAL_MAX_DELAY);
 8001eb0:	f107 020c 	add.w	r2, r7, #12
 8001eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	2301      	movs	r3, #1
 8001ebc:	2142      	movs	r1, #66	; 0x42
 8001ebe:	480e      	ldr	r0, [pc, #56]	; (8001ef8 <MCP23008_ReadCapturedINT+0x54>)
 8001ec0:	f002 f802 	bl	8003ec8 <HAL_I2C_Master_Transmit>
    //HAL_Delay(10);
    // Read GPIO register
    HAL_I2C_Master_Receive(&hi2c1, MCP23008_ADDR << 1, &gpioState, 1, HAL_MAX_DELAY);
 8001ec4:	f107 020b 	add.w	r2, r7, #11
 8001ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2301      	movs	r3, #1
 8001ed0:	2142      	movs	r1, #66	; 0x42
 8001ed2:	4809      	ldr	r0, [pc, #36]	; (8001ef8 <MCP23008_ReadCapturedINT+0x54>)
 8001ed4:	f002 f8ec 	bl	80040b0 <HAL_I2C_Master_Receive>

//    DryContactStatus dryContact;
    dryContact.value = gpioState;
 8001ed8:	7afa      	ldrb	r2, [r7, #11]
 8001eda:	4b08      	ldr	r3, [pc, #32]	; (8001efc <MCP23008_ReadCapturedINT+0x58>)
 8001edc:	701a      	strb	r2, [r3, #0]
//	dryContact.DC5 = (gpioState & (1 << 4)) ? true : false;
//	dryContact.DC6 = (gpioState & (1 << 5)) ? true : false;
//	dryContact.DC7 = (gpioState & (1 << 6)) ? true : false;
//	dryContact.DC8 = (gpioState & (1 << 7)) ? true : false;

	return dryContact;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4906      	ldr	r1, [pc, #24]	; (8001efc <MCP23008_ReadCapturedINT+0x58>)
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	cb03      	ldmia	r3!, {r0, r1}
 8001ee8:	6010      	str	r0, [r2, #0]
 8001eea:	6051      	str	r1, [r2, #4]
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	7213      	strb	r3, [r2, #8]
}
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	200002a4 	.word	0x200002a4
 8001efc:	2000050c 	.word	0x2000050c

08001f00 <MCP23008_ConfigureInterrupts>:

void MCP23008_ConfigureInterrupts(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af02      	add	r7, sp, #8
    uint8_t data[2];

    // Enable interrupts for all GPIO pins
    data[0] = MCP23008_GPINTEN;
 8001f06:	2302      	movs	r3, #2
 8001f08:	713b      	strb	r3, [r7, #4]
    data[1] = 0xFF; // Enable interrupts on all pins
 8001f0a:	23ff      	movs	r3, #255	; 0xff
 8001f0c:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001f0e:	1d3a      	adds	r2, r7, #4
 8001f10:	f04f 33ff 	mov.w	r3, #4294967295
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	2302      	movs	r3, #2
 8001f18:	2142      	movs	r1, #66	; 0x42
 8001f1a:	4821      	ldr	r0, [pc, #132]	; (8001fa0 <MCP23008_ConfigureInterrupts+0xa0>)
 8001f1c:	f001 ffd4 	bl	8003ec8 <HAL_I2C_Master_Transmit>

    // Configure interrupt on change (default value) for all pins
    data[0] = MCP23008_INTCON;
 8001f20:	2304      	movs	r3, #4
 8001f22:	713b      	strb	r3, [r7, #4]
    data[1] = 0x00; // Compare register is used for all pins
 8001f24:	2300      	movs	r3, #0
 8001f26:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001f28:	1d3a      	adds	r2, r7, #4
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	2302      	movs	r3, #2
 8001f32:	2142      	movs	r1, #66	; 0x42
 8001f34:	481a      	ldr	r0, [pc, #104]	; (8001fa0 <MCP23008_ConfigureInterrupts+0xa0>)
 8001f36:	f001 ffc7 	bl	8003ec8 <HAL_I2C_Master_Transmit>

    // Set default values for comparison (not strictly necessary)
    data[0] = MCP23008_DEFVAL;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	713b      	strb	r3, [r7, #4]
    data[1] = 0x00; // No specific default value comparison
 8001f3e:	2300      	movs	r3, #0
 8001f40:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001f42:	1d3a      	adds	r2, r7, #4
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	2142      	movs	r1, #66	; 0x42
 8001f4e:	4814      	ldr	r0, [pc, #80]	; (8001fa0 <MCP23008_ConfigureInterrupts+0xa0>)
 8001f50:	f001 ffba 	bl	8003ec8 <HAL_I2C_Master_Transmit>

    // Configure interrupt control to generate an interrupt on change
    // Assuming here the default configuration is sufficient

    // Read the current value of the IOCON register
	data[0] = MCP23008_IOCON;
 8001f54:	2305      	movs	r3, #5
 8001f56:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Master_Receive(&hi2c1, MCP23008_ADDR << 1, &data[1], 1, HAL_MAX_DELAY);
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2301      	movs	r3, #1
 8001f64:	2142      	movs	r1, #66	; 0x42
 8001f66:	480e      	ldr	r0, [pc, #56]	; (8001fa0 <MCP23008_ConfigureInterrupts+0xa0>)
 8001f68:	f002 f8a2 	bl	80040b0 <HAL_I2C_Master_Receive>

	// Modify Bit 1 and Bit 2
	// Bit 1 (INTPOL) = 1 (Active High)
	// Bit 2 (Driver Output) = 0 (Keep as 0)
	data[1] = (data[1] & ~(1 << 2)) | (1 << 1);
 8001f6c:	797b      	ldrb	r3, [r7, #5]
 8001f6e:	b25b      	sxtb	r3, r3
 8001f70:	f023 0306 	bic.w	r3, r3, #6
 8001f74:	b25b      	sxtb	r3, r3
 8001f76:	f043 0302 	orr.w	r3, r3, #2
 8001f7a:	b25b      	sxtb	r3, r3
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	717b      	strb	r3, [r7, #5]

	// Write the updated value back to the IOCON register
	data[0] = MCP23008_IOCON;
 8001f80:	2305      	movs	r3, #5
 8001f82:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c1, MCP23008_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8001f84:	1d3a      	adds	r2, r7, #4
 8001f86:	f04f 33ff 	mov.w	r3, #4294967295
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	2142      	movs	r1, #66	; 0x42
 8001f90:	4803      	ldr	r0, [pc, #12]	; (8001fa0 <MCP23008_ConfigureInterrupts+0xa0>)
 8001f92:	f001 ff99 	bl	8003ec8 <HAL_I2C_Master_Transmit>

}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200002a4 	.word	0x200002a4

08001fa4 <HAL_GPIO_EXTI_IRQHandler>:

void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	82fb      	strh	r3, [r7, #22]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fae:	4b15      	ldr	r3, [pc, #84]	; (8002004 <HAL_GPIO_EXTI_IRQHandler+0x60>)
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	8afb      	ldrh	r3, [r7, #22]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d01c      	beq.n	8001ff4 <HAL_GPIO_EXTI_IRQHandler+0x50>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fba:	4a12      	ldr	r2, [pc, #72]	; (8002004 <HAL_GPIO_EXTI_IRQHandler+0x60>)
 8001fbc:	8afb      	ldrh	r3, [r7, #22]
 8001fbe:	60d3      	str	r3, [r2, #12]

    switch(GPIO_Pin)
 8001fc0:	8afb      	ldrh	r3, [r7, #22]
 8001fc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fc6:	d009      	beq.n	8001fdc <HAL_GPIO_EXTI_IRQHandler+0x38>
 8001fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fcc:	dc14      	bgt.n	8001ff8 <HAL_GPIO_EXTI_IRQHandler+0x54>
 8001fce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001fd2:	d00b      	beq.n	8001fec <HAL_GPIO_EXTI_IRQHandler+0x48>
 8001fd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fd8:	d008      	beq.n	8001fec <HAL_GPIO_EXTI_IRQHandler+0x48>
      case SMOKE_A_Pin:
      case SMOKE_B_Pin:
    	  TxTriggers = SMOKE_SENSOR;
          break;
      default:
        break;
 8001fda:	e00d      	b.n	8001ff8 <HAL_GPIO_EXTI_IRQHandler+0x54>
    	  MCP23008_ReadCapturedINT();
 8001fdc:	463b      	mov	r3, r7
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff ff60 	bl	8001ea4 <MCP23008_ReadCapturedINT>
    	  TxTriggers = DRY_CONTACT;
 8001fe4:	4b08      	ldr	r3, [pc, #32]	; (8002008 <HAL_GPIO_EXTI_IRQHandler+0x64>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	701a      	strb	r2, [r3, #0]
          break;
 8001fea:	e006      	b.n	8001ffa <HAL_GPIO_EXTI_IRQHandler+0x56>
    	  TxTriggers = SMOKE_SENSOR;
 8001fec:	4b06      	ldr	r3, [pc, #24]	; (8002008 <HAL_GPIO_EXTI_IRQHandler+0x64>)
 8001fee:	2202      	movs	r2, #2
 8001ff0:	701a      	strb	r2, [r3, #0]
          break;
 8001ff2:	e002      	b.n	8001ffa <HAL_GPIO_EXTI_IRQHandler+0x56>
    }

  }
 8001ff4:	bf00      	nop
 8001ff6:	e000      	b.n	8001ffa <HAL_GPIO_EXTI_IRQHandler+0x56>
        break;
 8001ff8:	bf00      	nop
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	58000800 	.word	0x58000800
 8002008:	20000420 	.word	0x20000420

0800200c <ReadSmokeStatus>:

SmokeStatus ReadSmokeStatus(void)
{
 800200c:	b590      	push	{r4, r7, lr}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    SmokeStatus smokeStatus;
    smokeStatus.pinA = HAL_GPIO_ReadPin(GPIOB, SMOKE_A_Pin);
 8002014:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002018:	482e      	ldr	r0, [pc, #184]	; (80020d4 <ReadSmokeStatus+0xc8>)
 800201a:	f001 fe95 	bl	8003d48 <HAL_GPIO_ReadPin>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	bf14      	ite	ne
 8002024:	2301      	movne	r3, #1
 8002026:	2300      	moveq	r3, #0
 8002028:	b2db      	uxtb	r3, r3
 800202a:	733b      	strb	r3, [r7, #12]
    smokeStatus.pinB = HAL_GPIO_ReadPin(GPIOB, SMOKE_B_Pin);
 800202c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002030:	4828      	ldr	r0, [pc, #160]	; (80020d4 <ReadSmokeStatus+0xc8>)
 8002032:	f001 fe89 	bl	8003d48 <HAL_GPIO_ReadPin>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	bf14      	ite	ne
 800203c:	2301      	movne	r3, #1
 800203e:	2300      	moveq	r3, #0
 8002040:	b2db      	uxtb	r3, r3
 8002042:	737b      	strb	r3, [r7, #13]

    if (!smokeStatus.pinA && !smokeStatus.pinB) {
 8002044:	7b3b      	ldrb	r3, [r7, #12]
 8002046:	f083 0301 	eor.w	r3, r3, #1
 800204a:	b2db      	uxtb	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00a      	beq.n	8002066 <ReadSmokeStatus+0x5a>
 8002050:	7b7b      	ldrb	r3, [r7, #13]
 8002052:	f083 0301 	eor.w	r3, r3, #1
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <ReadSmokeStatus+0x5a>
        smokeStatus.status = "Clean";
 800205c:	4b1e      	ldr	r3, [pc, #120]	; (80020d8 <ReadSmokeStatus+0xcc>)
 800205e:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 1;
 8002060:	2301      	movs	r3, #1
 8002062:	753b      	strb	r3, [r7, #20]
 8002064:	e02a      	b.n	80020bc <ReadSmokeStatus+0xb0>
    } else if (!smokeStatus.pinA && smokeStatus.pinB) {
 8002066:	7b3b      	ldrb	r3, [r7, #12]
 8002068:	f083 0301 	eor.w	r3, r3, #1
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <ReadSmokeStatus+0x76>
 8002072:	7b7b      	ldrb	r3, [r7, #13]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d004      	beq.n	8002082 <ReadSmokeStatus+0x76>
        smokeStatus.status = "Light Pollution";
 8002078:	4b18      	ldr	r3, [pc, #96]	; (80020dc <ReadSmokeStatus+0xd0>)
 800207a:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 2;
 800207c:	2302      	movs	r3, #2
 800207e:	753b      	strb	r3, [r7, #20]
 8002080:	e01c      	b.n	80020bc <ReadSmokeStatus+0xb0>
    } else if (smokeStatus.pinA && !smokeStatus.pinB) {
 8002082:	7b3b      	ldrb	r3, [r7, #12]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00a      	beq.n	800209e <ReadSmokeStatus+0x92>
 8002088:	7b7b      	ldrb	r3, [r7, #13]
 800208a:	f083 0301 	eor.w	r3, r3, #1
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	d004      	beq.n	800209e <ReadSmokeStatus+0x92>
        smokeStatus.status = "Moderate Pollution";
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <ReadSmokeStatus+0xd4>)
 8002096:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 3;
 8002098:	2303      	movs	r3, #3
 800209a:	753b      	strb	r3, [r7, #20]
 800209c:	e00e      	b.n	80020bc <ReadSmokeStatus+0xb0>
    } else if (smokeStatus.pinA && smokeStatus.pinB) {
 800209e:	7b3b      	ldrb	r3, [r7, #12]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d007      	beq.n	80020b4 <ReadSmokeStatus+0xa8>
 80020a4:	7b7b      	ldrb	r3, [r7, #13]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d004      	beq.n	80020b4 <ReadSmokeStatus+0xa8>
        smokeStatus.status = "Severe Pollution";
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <ReadSmokeStatus+0xd8>)
 80020ac:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 4;
 80020ae:	2304      	movs	r3, #4
 80020b0:	753b      	strb	r3, [r7, #20]
 80020b2:	e003      	b.n	80020bc <ReadSmokeStatus+0xb0>
    } else {
        smokeStatus.status = "Unknown"; // Fallback case, should not occur
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <ReadSmokeStatus+0xdc>)
 80020b6:	613b      	str	r3, [r7, #16]
        smokeStatus.level = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	753b      	strb	r3, [r7, #20]
    }

    return smokeStatus;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	461c      	mov	r4, r3
 80020c0:	f107 030c 	add.w	r3, r7, #12
 80020c4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80020c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}
 80020d4:	48000400 	.word	0x48000400
 80020d8:	0800db1c 	.word	0x0800db1c
 80020dc:	0800db24 	.word	0x0800db24
 80020e0:	0800db34 	.word	0x0800db34
 80020e4:	0800db48 	.word	0x0800db48
 80020e8:	0800db5c 	.word	0x0800db5c

080020ec <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]

	  if (huart->Instance == USART1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a65      	ldr	r2, [pc, #404]	; (8002290 <HAL_UART_RxCpltCallback+0x1a4>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d10c      	bne.n	8002118 <HAL_UART_RxCpltCallback+0x2c>
	  {
		  Modbus_RxCallback(&ModbusResp);
 80020fe:	4865      	ldr	r0, [pc, #404]	; (8002294 <HAL_UART_RxCpltCallback+0x1a8>)
 8002100:	f7ff fa8a 	bl	8001618 <Modbus_RxCallback>
		  HAL_UART_Receive_IT(&huart1, (uint8_t *)(ModbusResp.buffer + ModbusResp.rxIndex), 1);
 8002104:	4b63      	ldr	r3, [pc, #396]	; (8002294 <HAL_UART_RxCpltCallback+0x1a8>)
 8002106:	881b      	ldrh	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	4b63      	ldr	r3, [pc, #396]	; (8002298 <HAL_UART_RxCpltCallback+0x1ac>)
 800210c:	4413      	add	r3, r2
 800210e:	2201      	movs	r2, #1
 8002110:	4619      	mov	r1, r3
 8002112:	4862      	ldr	r0, [pc, #392]	; (800229c <HAL_UART_RxCpltCallback+0x1b0>)
 8002114:	f004 fe96 	bl	8006e44 <HAL_UART_Receive_IT>
	  }

	  if (huart->Instance == LPUART1) {
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a60      	ldr	r2, [pc, #384]	; (80022a0 <HAL_UART_RxCpltCallback+0x1b4>)
 800211e:	4293      	cmp	r3, r2
 8002120:	f040 80b1 	bne.w	8002286 <HAL_UART_RxCpltCallback+0x19a>
		  // Handle received data
		  uint8_t receivedData = huart->pRxBuffPtr[-1]; // Last received byte
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002128:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800212c:	73fb      	strb	r3, [r7, #15]

		  if(lpuartState != UART_IDLE){
 800212e:	4b5d      	ldr	r3, [pc, #372]	; (80022a4 <HAL_UART_RxCpltCallback+0x1b8>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	f000 80a0 	beq.w	8002278 <HAL_UART_RxCpltCallback+0x18c>
			  // Store received data in buffer
			  responseBuffer[bufferIndex++] = receivedData;
 8002138:	4b5b      	ldr	r3, [pc, #364]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 800213a:	881b      	ldrh	r3, [r3, #0]
 800213c:	1c5a      	adds	r2, r3, #1
 800213e:	b291      	uxth	r1, r2
 8002140:	4a59      	ldr	r2, [pc, #356]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 8002142:	8011      	strh	r1, [r2, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	4a59      	ldr	r2, [pc, #356]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	5453      	strb	r3, [r2, r1]

			  // Check if the buffer is full or if the received character is \r or \n
			  if (receivedData == '\r' || receivedData == '\n' || bufferIndex >= MAX_UART_BUFFER_SIZE) {
 800214c:	7bfb      	ldrb	r3, [r7, #15]
 800214e:	2b0d      	cmp	r3, #13
 8002150:	d008      	beq.n	8002164 <HAL_UART_RxCpltCallback+0x78>
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	2b0a      	cmp	r3, #10
 8002156:	d005      	beq.n	8002164 <HAL_UART_RxCpltCallback+0x78>
 8002158:	4b53      	ldr	r3, [pc, #332]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002160:	f0c0 808a 	bcc.w	8002278 <HAL_UART_RxCpltCallback+0x18c>
				  //responseBuffer[bufferIndex] = '\r'; // Null-terminate the string
				  //printf("Received: %s\n", responseBuffer);
				  switch(lpuartState){
 8002164:	4b4f      	ldr	r3, [pc, #316]	; (80022a4 <HAL_UART_RxCpltCallback+0x1b8>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b05      	cmp	r3, #5
 800216a:	f200 8082 	bhi.w	8002272 <HAL_UART_RxCpltCallback+0x186>
 800216e:	a201      	add	r2, pc, #4	; (adr r2, 8002174 <HAL_UART_RxCpltCallback+0x88>)
 8002170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002174:	08002273 	.word	0x08002273
 8002178:	0800218d 	.word	0x0800218d
 800217c:	080021a9 	.word	0x080021a9
 8002180:	080021d5 	.word	0x080021d5
 8002184:	080021eb 	.word	0x080021eb
 8002188:	08002229 	.word	0x08002229
				  case AT_RESPONSE_CAPTURE_OK:
					  if (strstr(responseBuffer, "OK") != NULL) {
 800218c:	4948      	ldr	r1, [pc, #288]	; (80022b0 <HAL_UART_RxCpltCallback+0x1c4>)
 800218e:	4847      	ldr	r0, [pc, #284]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 8002190:	f007 fe85 	bl	8009e9e <strstr>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d062      	beq.n	8002260 <HAL_UART_RxCpltCallback+0x174>
						  printf("OK RECEIVED\r\n");
 800219a:	4846      	ldr	r0, [pc, #280]	; (80022b4 <HAL_UART_RxCpltCallback+0x1c8>)
 800219c:	f007 fdf6 	bl	8009d8c <puts>
						  responseReceived = true;
 80021a0:	4b45      	ldr	r3, [pc, #276]	; (80022b8 <HAL_UART_RxCpltCallback+0x1cc>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	701a      	strb	r2, [r3, #0]
					  }
					  break;
 80021a6:	e05b      	b.n	8002260 <HAL_UART_RxCpltCallback+0x174>
				  case AT_RESPONSE_CAPTURE_NVM_STORED:
					  if (strstr(responseBuffer, "NVM DATA STORED") != NULL) {
 80021a8:	4944      	ldr	r1, [pc, #272]	; (80022bc <HAL_UART_RxCpltCallback+0x1d0>)
 80021aa:	4840      	ldr	r0, [pc, #256]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 80021ac:	f007 fe77 	bl	8009e9e <strstr>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_UART_RxCpltCallback+0xd2>
						  responseReceived = true;
 80021b6:	4b40      	ldr	r3, [pc, #256]	; (80022b8 <HAL_UART_RxCpltCallback+0x1cc>)
 80021b8:	2201      	movs	r2, #1
 80021ba:	701a      	strb	r2, [r3, #0]
					  }
					  else if (strstr(responseBuffer, "NVM DATA UP TO DATE") != NULL) {
						  responseReceived = true;
						  //printf("STORE OK RECEIVED\r\n");
					  }
					  break;
 80021bc:	e052      	b.n	8002264 <HAL_UART_RxCpltCallback+0x178>
					  else if (strstr(responseBuffer, "NVM DATA UP TO DATE") != NULL) {
 80021be:	4940      	ldr	r1, [pc, #256]	; (80022c0 <HAL_UART_RxCpltCallback+0x1d4>)
 80021c0:	483a      	ldr	r0, [pc, #232]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 80021c2:	f007 fe6c 	bl	8009e9e <strstr>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d04b      	beq.n	8002264 <HAL_UART_RxCpltCallback+0x178>
						  responseReceived = true;
 80021cc:	4b3a      	ldr	r3, [pc, #232]	; (80022b8 <HAL_UART_RxCpltCallback+0x1cc>)
 80021ce:	2201      	movs	r2, #1
 80021d0:	701a      	strb	r2, [r3, #0]
					  break;
 80021d2:	e047      	b.n	8002264 <HAL_UART_RxCpltCallback+0x178>
				  case AT_RESPONSE_CAPTURE_RESET:
					  if (strstr(responseBuffer, "APPLICATION_VERSION") != NULL) {
 80021d4:	493b      	ldr	r1, [pc, #236]	; (80022c4 <HAL_UART_RxCpltCallback+0x1d8>)
 80021d6:	4835      	ldr	r0, [pc, #212]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 80021d8:	f007 fe61 	bl	8009e9e <strstr>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d042      	beq.n	8002268 <HAL_UART_RxCpltCallback+0x17c>
						  responseReceived = true;
 80021e2:	4b35      	ldr	r3, [pc, #212]	; (80022b8 <HAL_UART_RxCpltCallback+0x1cc>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	701a      	strb	r2, [r3, #0]
						  //printf("RESET RECEIVED\r\n");
					  }
					  break;
 80021e8:	e03e      	b.n	8002268 <HAL_UART_RxCpltCallback+0x17c>
				  case AT_RESPONSE_CAPTURE_JOIN:
				  {
					  if (strstr(responseBuffer, "JOINED") != NULL) {
 80021ea:	4937      	ldr	r1, [pc, #220]	; (80022c8 <HAL_UART_RxCpltCallback+0x1dc>)
 80021ec:	482f      	ldr	r0, [pc, #188]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 80021ee:	f007 fe56 	bl	8009e9e <strstr>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d009      	beq.n	800220c <HAL_UART_RxCpltCallback+0x120>
						  responseReceived = true;
 80021f8:	4b2f      	ldr	r3, [pc, #188]	; (80022b8 <HAL_UART_RxCpltCallback+0x1cc>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	701a      	strb	r2, [r3, #0]
						  hasJoinedNetwork = true;
 80021fe:	4b33      	ldr	r3, [pc, #204]	; (80022cc <HAL_UART_RxCpltCallback+0x1e0>)
 8002200:	2201      	movs	r2, #1
 8002202:	701a      	strb	r2, [r3, #0]
						  //printf("EVENT JOINED\r\n");
						  //memset(responseBuffer, '\0', MAX_UART_BUFFER_SIZE);
						  bufferIndex = 0;
 8002204:	4b28      	ldr	r3, [pc, #160]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 8002206:	2200      	movs	r2, #0
 8002208:	801a      	strh	r2, [r3, #0]
						  hasJoinedNetwork = false;
						  //printf("EVENT JOIN FAILED\r\n");
						  bufferIndex = 0;
						  //memset(responseBuffer, '\0', MAX_UART_BUFFER_SIZE);
					  }
					  break;
 800220a:	e02f      	b.n	800226c <HAL_UART_RxCpltCallback+0x180>
					  else if (strstr(responseBuffer, "JOIN FAILED") != NULL) {
 800220c:	4930      	ldr	r1, [pc, #192]	; (80022d0 <HAL_UART_RxCpltCallback+0x1e4>)
 800220e:	4827      	ldr	r0, [pc, #156]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 8002210:	f007 fe45 	bl	8009e9e <strstr>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d028      	beq.n	800226c <HAL_UART_RxCpltCallback+0x180>
						  hasJoinedNetwork = false;
 800221a:	4b2c      	ldr	r3, [pc, #176]	; (80022cc <HAL_UART_RxCpltCallback+0x1e0>)
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
						  bufferIndex = 0;
 8002220:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 8002222:	2200      	movs	r2, #0
 8002224:	801a      	strh	r2, [r3, #0]
					  break;
 8002226:	e021      	b.n	800226c <HAL_UART_RxCpltCallback+0x180>
				  }
				  case AT_RESPONSE_CAPTURE_SEND_OK:
					  if (strstr(responseBuffer, "NO_NETWORK_JOINED") != NULL) {
 8002228:	492a      	ldr	r1, [pc, #168]	; (80022d4 <HAL_UART_RxCpltCallback+0x1e8>)
 800222a:	4820      	ldr	r0, [pc, #128]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 800222c:	f007 fe37 	bl	8009e9e <strstr>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d003      	beq.n	800223e <HAL_UART_RxCpltCallback+0x152>
						  //responseReceived = true;

						  //printf("ERROR JOIN\r\n");
						  //memset(responseBuffer, '\0', MAX_UART_BUFFER_SIZE);
						  bufferIndex = 0;
 8002236:	4b1c      	ldr	r3, [pc, #112]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 8002238:	2200      	movs	r2, #0
 800223a:	801a      	strh	r2, [r3, #0]
						  //printf("EVENT JOIN FAILED\r\n");
						  bufferIndex = 0;
						  //lpuartState = UART_IDLE;
						  //memset(responseBuffer, '\0', MAX_UART_BUFFER_SIZE);
					  }
					  break;
 800223c:	e018      	b.n	8002270 <HAL_UART_RxCpltCallback+0x184>
					  else if (strstr(responseBuffer, "OK") != NULL) {
 800223e:	491c      	ldr	r1, [pc, #112]	; (80022b0 <HAL_UART_RxCpltCallback+0x1c4>)
 8002240:	481a      	ldr	r0, [pc, #104]	; (80022ac <HAL_UART_RxCpltCallback+0x1c0>)
 8002242:	f007 fe2c 	bl	8009e9e <strstr>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d011      	beq.n	8002270 <HAL_UART_RxCpltCallback+0x184>
						  responseReceived = true;
 800224c:	4b1a      	ldr	r3, [pc, #104]	; (80022b8 <HAL_UART_RxCpltCallback+0x1cc>)
 800224e:	2201      	movs	r2, #1
 8002250:	701a      	strb	r2, [r3, #0]
						  printf("SEND PARAM OK\r\n");
 8002252:	4821      	ldr	r0, [pc, #132]	; (80022d8 <HAL_UART_RxCpltCallback+0x1ec>)
 8002254:	f007 fd9a 	bl	8009d8c <puts>
						  bufferIndex = 0;
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 800225a:	2200      	movs	r2, #0
 800225c:	801a      	strh	r2, [r3, #0]
					  break;
 800225e:	e007      	b.n	8002270 <HAL_UART_RxCpltCallback+0x184>
					  break;
 8002260:	bf00      	nop
 8002262:	e006      	b.n	8002272 <HAL_UART_RxCpltCallback+0x186>
					  break;
 8002264:	bf00      	nop
 8002266:	e004      	b.n	8002272 <HAL_UART_RxCpltCallback+0x186>
					  break;
 8002268:	bf00      	nop
 800226a:	e002      	b.n	8002272 <HAL_UART_RxCpltCallback+0x186>
					  break;
 800226c:	bf00      	nop
 800226e:	e000      	b.n	8002272 <HAL_UART_RxCpltCallback+0x186>
					  break;
 8002270:	bf00      	nop
					  // do nothing for now
					  break;
				  }

				  // Clear the buffer and reset index
				  bufferIndex = 0;
 8002272:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <HAL_UART_RxCpltCallback+0x1bc>)
 8002274:	2200      	movs	r2, #0
 8002276:	801a      	strh	r2, [r3, #0]
//				  bufferIndex = 0; // Reset buffer after handling event
//			  }
//		  }

		  // Restart reception
		  HAL_UART_Receive_IT(huart, huart->pRxBuffPtr, 1);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227c:	2201      	movs	r2, #1
 800227e:	4619      	mov	r1, r3
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f004 fddf 	bl	8006e44 <HAL_UART_Receive_IT>
	  }

}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40013800 	.word	0x40013800
 8002294:	20000424 	.word	0x20000424
 8002298:	20000426 	.word	0x20000426
 800229c:	2000038c 	.word	0x2000038c
 80022a0:	40008000 	.word	0x40008000
 80022a4:	200004f4 	.word	0x200004f4
 80022a8:	2000057c 	.word	0x2000057c
 80022ac:	20000518 	.word	0x20000518
 80022b0:	0800db64 	.word	0x0800db64
 80022b4:	0800db68 	.word	0x0800db68
 80022b8:	20000515 	.word	0x20000515
 80022bc:	0800db78 	.word	0x0800db78
 80022c0:	0800db88 	.word	0x0800db88
 80022c4:	0800db9c 	.word	0x0800db9c
 80022c8:	0800dbb0 	.word	0x0800dbb0
 80022cc:	200004f5 	.word	0x200004f5
 80022d0:	0800dbb8 	.word	0x0800dbb8
 80022d4:	0800dbc4 	.word	0x0800dbc4
 80022d8:	0800dbd8 	.word	0x0800dbd8

080022dc <WDTReset>:

void WDTReset(void){
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WDT_DONE_GPIO_Port, WDT_DONE_Pin, GPIO_PIN_SET);
 80022e0:	2201      	movs	r2, #1
 80022e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022e6:	4807      	ldr	r0, [pc, #28]	; (8002304 <WDTReset+0x28>)
 80022e8:	f001 fd46 	bl	8003d78 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80022ec:	2001      	movs	r0, #1
 80022ee:	f001 f9c9 	bl	8003684 <HAL_Delay>
	HAL_GPIO_WritePin(WDT_DONE_GPIO_Port, WDT_DONE_Pin, GPIO_PIN_RESET);
 80022f2:	2200      	movs	r2, #0
 80022f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022f8:	4802      	ldr	r0, [pc, #8]	; (8002304 <WDTReset+0x28>)
 80022fa:	f001 fd3d 	bl	8003d78 <HAL_GPIO_WritePin>
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	48000400 	.word	0x48000400

08002308 <scanI2CDevices>:

void scanI2CDevices(void){
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
	for (uint8_t addr = 0; addr < 128; addr++) {
 800230e:	2300      	movs	r3, #0
 8002310:	71fb      	strb	r3, [r7, #7]
 8002312:	e016      	b.n	8002342 <scanI2CDevices+0x3a>
	  HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 5, 5000); // Adjust timeout as needed
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	b29b      	uxth	r3, r3
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	b299      	uxth	r1, r3
 800231c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002320:	2205      	movs	r2, #5
 8002322:	480c      	ldr	r0, [pc, #48]	; (8002354 <scanI2CDevices+0x4c>)
 8002324:	f002 f9e8 	bl	80046f8 <HAL_I2C_IsDeviceReady>
 8002328:	4603      	mov	r3, r0
 800232a:	71bb      	strb	r3, [r7, #6]

	  if (status == HAL_OK) {
 800232c:	79bb      	ldrb	r3, [r7, #6]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d104      	bne.n	800233c <scanI2CDevices+0x34>
		printf(" ---- > Device found at address 0x%02X\n", addr);
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	4619      	mov	r1, r3
 8002336:	4808      	ldr	r0, [pc, #32]	; (8002358 <scanI2CDevices+0x50>)
 8002338:	f007 fca2 	bl	8009c80 <iprintf>
	for (uint8_t addr = 0; addr < 128; addr++) {
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	3301      	adds	r3, #1
 8002340:	71fb      	strb	r3, [r7, #7]
 8002342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002346:	2b00      	cmp	r3, #0
 8002348:	dae4      	bge.n	8002314 <scanI2CDevices+0xc>
	  }
	  else{
		// printf("No device found at address 0x%02X\n", addr);
	  }
	}
}
 800234a:	bf00      	nop
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	200002a4 	.word	0x200002a4
 8002358:	0800dbe8 	.word	0x0800dbe8

0800235c <printLineMarker>:

void printLineMarker(char marker) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 25; i++) {
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	e007      	b.n	800237c <printLineMarker+0x20>
        printf("%c ", marker);
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	4619      	mov	r1, r3
 8002370:	4807      	ldr	r0, [pc, #28]	; (8002390 <printLineMarker+0x34>)
 8002372:	f007 fc85 	bl	8009c80 <iprintf>
    for (int i = 0; i < 25; i++) {
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	3301      	adds	r3, #1
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2b18      	cmp	r3, #24
 8002380:	ddf4      	ble.n	800236c <printLineMarker+0x10>
    }
    printf("\r\n");
 8002382:	4804      	ldr	r0, [pc, #16]	; (8002394 <printLineMarker+0x38>)
 8002384:	f007 fd02 	bl	8009d8c <puts>
}
 8002388:	bf00      	nop
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	0800dc10 	.word	0x0800dc10
 8002394:	0800dc14 	.word	0x0800dc14

08002398 <dataToByteArray>:

// Function to convert data to byte array
uint8_t dataToByteArray(void *input, uint8_t *output, DataType type) {
 8002398:	b480      	push	{r7}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	4613      	mov	r3, r2
 80023a4:	71fb      	strb	r3, [r7, #7]
    uint8_t size = 0;
 80023a6:	2300      	movs	r3, #0
 80023a8:	75fb      	strb	r3, [r7, #23]
    switch (type) {
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	2b06      	cmp	r3, #6
 80023ae:	d849      	bhi.n	8002444 <dataToByteArray+0xac>
 80023b0:	a201      	add	r2, pc, #4	; (adr r2, 80023b8 <dataToByteArray+0x20>)
 80023b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b6:	bf00      	nop
 80023b8:	080023d5 	.word	0x080023d5
 80023bc:	080023e3 	.word	0x080023e3
 80023c0:	080023f3 	.word	0x080023f3
 80023c4:	08002403 	.word	0x08002403
 80023c8:	08002415 	.word	0x08002415
 80023cc:	08002425 	.word	0x08002425
 80023d0:	08002435 	.word	0x08002435
        case TYPE_UINT8:
            output[0] = *((uint8_t*)input);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	781a      	ldrb	r2, [r3, #0]
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	701a      	strb	r2, [r3, #0]
            size = sizeof(uint8_t);
 80023dc:	2301      	movs	r3, #1
 80023de:	75fb      	strb	r3, [r7, #23]
            break;
 80023e0:	e030      	b.n	8002444 <dataToByteArray+0xac>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	b29a      	uxth	r2, r3
        case TYPE_UINT16:
            memcpy(output, input, sizeof(uint16_t));
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	801a      	strh	r2, [r3, #0]
            size = sizeof(uint16_t);
 80023ec:	2302      	movs	r3, #2
 80023ee:	75fb      	strb	r3, [r7, #23]
            break;
 80023f0:	e028      	b.n	8002444 <dataToByteArray+0xac>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
        case TYPE_UINT32:
            memcpy(output, input, sizeof(uint32_t));
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	601a      	str	r2, [r3, #0]
            size = sizeof(uint32_t);
 80023fc:	2304      	movs	r3, #4
 80023fe:	75fb      	strb	r3, [r7, #23]
            break;
 8002400:	e020      	b.n	8002444 <dataToByteArray+0xac>
        case TYPE_INT8:
            output[0] = *((int8_t*)input);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f993 3000 	ldrsb.w	r3, [r3]
 8002408:	b2da      	uxtb	r2, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	701a      	strb	r2, [r3, #0]
            size = sizeof(int8_t);
 800240e:	2301      	movs	r3, #1
 8002410:	75fb      	strb	r3, [r7, #23]
            break;
 8002412:	e017      	b.n	8002444 <dataToByteArray+0xac>
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	b29a      	uxth	r2, r3
        case TYPE_INT16:
            memcpy(output, input, sizeof(int16_t));
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	801a      	strh	r2, [r3, #0]
            size = sizeof(int16_t);
 800241e:	2302      	movs	r3, #2
 8002420:	75fb      	strb	r3, [r7, #23]
            break;
 8002422:	e00f      	b.n	8002444 <dataToByteArray+0xac>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	461a      	mov	r2, r3
        case TYPE_INT32:
            memcpy(output, input, sizeof(int32_t));
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	601a      	str	r2, [r3, #0]
            size = sizeof(int32_t);
 800242e:	2304      	movs	r3, #4
 8002430:	75fb      	strb	r3, [r7, #23]
            break;
 8002432:	e007      	b.n	8002444 <dataToByteArray+0xac>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
        case TYPE_FLOAT:
            memcpy(output, input, sizeof(float));
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	601a      	str	r2, [r3, #0]
            size = sizeof(float);
 800243e:	2304      	movs	r3, #4
 8002440:	75fb      	strb	r3, [r7, #23]
            break;
 8002442:	bf00      	nop
    }
    return size;
 8002444:	7dfb      	ldrb	r3, [r7, #23]
}
 8002446:	4618      	mov	r0, r3
 8002448:	371c      	adds	r7, #28
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop

08002454 <generatePayload>:


// Function to generate the payload
bool generatePayload(void **inputs, DataType *types, uint8_t itemCount, MessageType msgType, TxPayload *payload) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	4611      	mov	r1, r2
 8002460:	461a      	mov	r2, r3
 8002462:	460b      	mov	r3, r1
 8002464:	71fb      	strb	r3, [r7, #7]
 8002466:	4613      	mov	r3, r2
 8002468:	71bb      	strb	r3, [r7, #6]
    if (inputs == NULL || types == NULL || itemCount == 0 || itemCount > MAX_LORA_PAYLOAD_BUFFER_SIZE) {
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d008      	beq.n	8002482 <generatePayload+0x2e>
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <generatePayload+0x2e>
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <generatePayload+0x2e>
 800247c:	79fb      	ldrb	r3, [r7, #7]
 800247e:	2b32      	cmp	r3, #50	; 0x32
 8002480:	d901      	bls.n	8002486 <generatePayload+0x32>
        return false;
 8002482:	2300      	movs	r3, #0
 8002484:	e033      	b.n	80024ee <generatePayload+0x9a>
    }

    payload->msgType = msgType;
 8002486:	6a3b      	ldr	r3, [r7, #32]
 8002488:	79ba      	ldrb	r2, [r7, #6]
 800248a:	701a      	strb	r2, [r3, #0]
    payload->buffer[0] = msgType;
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	79ba      	ldrb	r2, [r7, #6]
 8002490:	705a      	strb	r2, [r3, #1]
    uint8_t index = 1;
 8002492:	2301      	movs	r3, #1
 8002494:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = 0; i < itemCount; ++i) {
 8002496:	2300      	movs	r3, #0
 8002498:	75bb      	strb	r3, [r7, #22]
 800249a:	e01f      	b.n	80024dc <generatePayload+0x88>
        uint8_t size = dataToByteArray(inputs[i], &payload->buffer[index], types[i]);
 800249c:	7dbb      	ldrb	r3, [r7, #22]
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	4413      	add	r3, r2
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	7dfb      	ldrb	r3, [r7, #23]
 80024a8:	6a3a      	ldr	r2, [r7, #32]
 80024aa:	4413      	add	r3, r2
 80024ac:	1c59      	adds	r1, r3, #1
 80024ae:	7dbb      	ldrb	r3, [r7, #22]
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	4413      	add	r3, r2
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	f7ff ff6e 	bl	8002398 <dataToByteArray>
 80024bc:	4603      	mov	r3, r0
 80024be:	757b      	strb	r3, [r7, #21]
        if (index + size > MAX_LORA_PAYLOAD_BUFFER_SIZE) {
 80024c0:	7dfa      	ldrb	r2, [r7, #23]
 80024c2:	7d7b      	ldrb	r3, [r7, #21]
 80024c4:	4413      	add	r3, r2
 80024c6:	2b32      	cmp	r3, #50	; 0x32
 80024c8:	dd01      	ble.n	80024ce <generatePayload+0x7a>
            return false; // Exceeds maximum buffer size
 80024ca:	2300      	movs	r3, #0
 80024cc:	e00f      	b.n	80024ee <generatePayload+0x9a>
        }
        index += size;
 80024ce:	7dfa      	ldrb	r2, [r7, #23]
 80024d0:	7d7b      	ldrb	r3, [r7, #21]
 80024d2:	4413      	add	r3, r2
 80024d4:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < itemCount; ++i) {
 80024d6:	7dbb      	ldrb	r3, [r7, #22]
 80024d8:	3301      	adds	r3, #1
 80024da:	75bb      	strb	r3, [r7, #22]
 80024dc:	7dba      	ldrb	r2, [r7, #22]
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d3db      	bcc.n	800249c <generatePayload+0x48>
    }

    payload->length = index;
 80024e4:	6a3b      	ldr	r3, [r7, #32]
 80024e6:	7dfa      	ldrb	r2, [r7, #23]
 80024e8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
    return true;
 80024ec:	2301      	movs	r3, #1
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <generateUnscheduledTxPayload>:

bool generateUnscheduledTxPayload(Sensors sensors, TxPayload *payload){
 80024f8:	b084      	sub	sp, #16
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b08a      	sub	sp, #40	; 0x28
 80024fe:	af02      	add	r7, sp, #8
 8002500:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8002504:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	MessageType msgType = UNSCHEDULED_TRANSMISSION;
 8002508:	2301      	movs	r3, #1
 800250a:	77fb      	strb	r3, [r7, #31]

	void *inputs[] = {&sensors.sht40.temperature, &sensors.sht40.humidity, &sensors.dryContact.value, &sensors.smoke.level, &sensors.accel.status};
 800250c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002510:	60bb      	str	r3, [r7, #8]
 8002512:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002522:	617b      	str	r3, [r7, #20]
 8002524:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002528:	61bb      	str	r3, [r7, #24]
	DataType types[] = { TYPE_FLOAT, TYPE_FLOAT, TYPE_UINT8, TYPE_UINT8, TYPE_UINT8};
 800252a:	4a0d      	ldr	r2, [pc, #52]	; (8002560 <generateUnscheduledTxPayload+0x68>)
 800252c:	463b      	mov	r3, r7
 800252e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002532:	6018      	str	r0, [r3, #0]
 8002534:	3304      	adds	r3, #4
 8002536:	7019      	strb	r1, [r3, #0]

	bool ret = generatePayload(inputs, types, sizeof(inputs) / sizeof(void*), msgType, payload);
 8002538:	7ffa      	ldrb	r2, [r7, #31]
 800253a:	4639      	mov	r1, r7
 800253c:	f107 0008 	add.w	r0, r7, #8
 8002540:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	4613      	mov	r3, r2
 8002546:	2205      	movs	r2, #5
 8002548:	f7ff ff84 	bl	8002454 <generatePayload>
 800254c:	4603      	mov	r3, r0
 800254e:	77bb      	strb	r3, [r7, #30]
	else{
		printf("Failed to generate payload\n");
	}
#endif

	return ret;
 8002550:	7fbb      	ldrb	r3, [r7, #30]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800255c:	b004      	add	sp, #16
 800255e:	4770      	bx	lr
 8002560:	0800dc18 	.word	0x0800dc18

08002564 <generateHeartbeatTxPayload>:

bool generateHeartbeatTxPayload(Sensors sensors, TxPayload *payload){
 8002564:	b084      	sub	sp, #16
 8002566:	b580      	push	{r7, lr}
 8002568:	b08c      	sub	sp, #48	; 0x30
 800256a:	af02      	add	r7, sp, #8
 800256c:	f107 0c30 	add.w	ip, r7, #48	; 0x30
 8002570:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	MessageType msgType = HEARTBEAT;
 8002574:	2300      	movs	r3, #0
 8002576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	void *inputs[] = {&sensors.sht40.temperature, &sensors.sht40.humidity, &sensors.dryContact.value,
 800257a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800257e:	60bb      	str	r3, [r7, #8]
 8002580:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002584:	60fb      	str	r3, [r7, #12]
 8002586:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800258a:	613b      	str	r3, [r7, #16]
 800258c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002596:	61bb      	str	r3, [r7, #24]
 8002598:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80025a2:	623b      	str	r3, [r7, #32]
					  &sensors.smoke.level, &sensors.ltc4015.VIN, &sensors.ltc4015.VBAT, &sensors.ltc4015.VSYS};

	DataType types[] = { TYPE_FLOAT, TYPE_FLOAT, TYPE_UINT8, TYPE_UINT8, TYPE_FLOAT, TYPE_FLOAT, TYPE_FLOAT };
 80025a4:	4a10      	ldr	r2, [pc, #64]	; (80025e8 <generateHeartbeatTxPayload+0x84>)
 80025a6:	463b      	mov	r3, r7
 80025a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025ac:	6018      	str	r0, [r3, #0]
 80025ae:	3304      	adds	r3, #4
 80025b0:	8019      	strh	r1, [r3, #0]
 80025b2:	3302      	adds	r3, #2
 80025b4:	0c0a      	lsrs	r2, r1, #16
 80025b6:	701a      	strb	r2, [r3, #0]

	bool ret = generatePayload(inputs, types, sizeof(inputs) / sizeof(void*), msgType, payload);
 80025b8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80025bc:	4639      	mov	r1, r7
 80025be:	f107 0008 	add.w	r0, r7, #8
 80025c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	4613      	mov	r3, r2
 80025c8:	2207      	movs	r2, #7
 80025ca:	f7ff ff43 	bl	8002454 <generatePayload>
 80025ce:	4603      	mov	r3, r0
 80025d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	else{
		printf("Failed to generate payload\n");
	}
#endif

	return ret;
 80025d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3728      	adds	r7, #40	; 0x28
 80025dc:	46bd      	mov	sp, r7
 80025de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025e2:	b004      	add	sp, #16
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	0800dc20 	.word	0x0800dc20

080025ec <handleInterruptTriggers>:

void handleInterruptTriggers(UnscheduledTxTriggers trigger){
 80025ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ee:	b0a1      	sub	sp, #132	; 0x84
 80025f0:	af0c      	add	r7, sp, #48	; 0x30
 80025f2:	4603      	mov	r3, r0
 80025f4:	75fb      	strb	r3, [r7, #23]
	//__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15);


	//DryContactStatus dryContact;
	//SmokeStatus smokeStatus;
	switch(trigger){
 80025f6:	7dfb      	ldrb	r3, [r7, #23]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d048      	beq.n	800268e <handleInterruptTriggers+0xa2>
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	db48      	blt.n	8002692 <handleInterruptTriggers+0xa6>
 8002600:	3b01      	subs	r3, #1
 8002602:	2b02      	cmp	r3, #2
 8002604:	d845      	bhi.n	8002692 <handleInterruptTriggers+0xa6>
		break;
	case DRY_CONTACT:
	case SMOKE_SENSOR:
	case SHT:

		sensors.dryContact = MCP23008_ReadInputs();
 8002606:	4c25      	ldr	r4, [pc, #148]	; (800269c <handleInterruptTriggers+0xb0>)
 8002608:	463b      	mov	r3, r7
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff fbce 	bl	8001dac <MCP23008_ReadInputs>
 8002610:	f104 0314 	add.w	r3, r4, #20
 8002614:	463a      	mov	r2, r7
 8002616:	6810      	ldr	r0, [r2, #0]
 8002618:	6851      	ldr	r1, [r2, #4]
 800261a:	c303      	stmia	r3!, {r0, r1}
 800261c:	7a12      	ldrb	r2, [r2, #8]
 800261e:	701a      	strb	r2, [r3, #0]

	    sensors.smoke = ReadSmokeStatus();
 8002620:	4c1e      	ldr	r4, [pc, #120]	; (800269c <handleInterruptTriggers+0xb0>)
 8002622:	463b      	mov	r3, r7
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff fcf1 	bl	800200c <ReadSmokeStatus>
 800262a:	f104 0308 	add.w	r3, r4, #8
 800262e:	463a      	mov	r2, r7
 8002630:	ca07      	ldmia	r2, {r0, r1, r2}
 8002632:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	    readSHT40(&sensors.sht40);
 8002636:	4819      	ldr	r0, [pc, #100]	; (800269c <handleInterruptTriggers+0xb0>)
 8002638:	f000 f996 	bl	8002968 <readSHT40>
#endif

		// Create Payload
		// Generate Unscheduled Payload
		TxPayload _heartBeatPayload;
		generateUnscheduledTxPayload(sensors, &_heartBeatPayload);
 800263c:	4e17      	ldr	r6, [pc, #92]	; (800269c <handleInterruptTriggers+0xb0>)
 800263e:	f107 031c 	add.w	r3, r7, #28
 8002642:	930a      	str	r3, [sp, #40]	; 0x28
 8002644:	466d      	mov	r5, sp
 8002646:	f106 0410 	add.w	r4, r6, #16
 800264a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800264c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800264e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002652:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002656:	e885 0003 	stmia.w	r5, {r0, r1}
 800265a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800265e:	f7ff ff4b 	bl	80024f8 <generateUnscheduledTxPayload>

		sendToLora(INTERRUPT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);
 8002662:	466d      	mov	r5, sp
 8002664:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002668:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800266a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800266c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800266e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002670:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002674:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002678:	f107 031c 	add.w	r3, r7, #28
 800267c:	cb0c      	ldmia	r3, {r2, r3}
 800267e:	2101      	movs	r1, #1
 8002680:	2003      	movs	r0, #3
 8002682:	f000 f895 	bl	80027b0 <sendToLora>

		TxTriggers = IDLE;
 8002686:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <handleInterruptTriggers+0xb4>)
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]

		break;
 800268c:	e002      	b.n	8002694 <handleInterruptTriggers+0xa8>
		break;
 800268e:	bf00      	nop
 8002690:	e000      	b.n	8002694 <handleInterruptTriggers+0xa8>
	default:
		// do nothing
		break;
 8002692:	bf00      	nop
	}

}
 8002694:	bf00      	nop
 8002696:	3754      	adds	r7, #84	; 0x54
 8002698:	46bd      	mov	sp, r7
 800269a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800269c:	200004bc 	.word	0x200004bc
 80026a0:	20000420 	.word	0x20000420

080026a4 <setLoraCredentials>:

bool setLoraCredentials(void){
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
	if(!sendATCommand(AT_SET_DEVEUI, 2000, AT_RESPONSE_CAPTURE_OK)){
 80026a8:	2201      	movs	r2, #1
 80026aa:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80026ae:	4838      	ldr	r0, [pc, #224]	; (8002790 <setLoraCredentials+0xec>)
 80026b0:	f000 f92c 	bl	800290c <sendATCommand>
 80026b4:	4603      	mov	r3, r0
 80026b6:	f083 0301 	eor.w	r3, r3, #1
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <setLoraCredentials+0x20>
		return false;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e062      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_APPEUI, 2000, AT_RESPONSE_CAPTURE_OK)){
 80026c4:	2201      	movs	r2, #1
 80026c6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80026ca:	4832      	ldr	r0, [pc, #200]	; (8002794 <setLoraCredentials+0xf0>)
 80026cc:	f000 f91e 	bl	800290c <sendATCommand>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f083 0301 	eor.w	r3, r3, #1
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <setLoraCredentials+0x3c>
		return false;
 80026dc:	2300      	movs	r3, #0
 80026de:	e054      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_APPKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 80026e0:	2201      	movs	r2, #1
 80026e2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80026e6:	482c      	ldr	r0, [pc, #176]	; (8002798 <setLoraCredentials+0xf4>)
 80026e8:	f000 f910 	bl	800290c <sendATCommand>
 80026ec:	4603      	mov	r3, r0
 80026ee:	f083 0301 	eor.w	r3, r3, #1
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <setLoraCredentials+0x58>
		return false;
 80026f8:	2300      	movs	r3, #0
 80026fa:	e046      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_NWKKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 80026fc:	2201      	movs	r2, #1
 80026fe:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002702:	4826      	ldr	r0, [pc, #152]	; (800279c <setLoraCredentials+0xf8>)
 8002704:	f000 f902 	bl	800290c <sendATCommand>
 8002708:	4603      	mov	r3, r0
 800270a:	f083 0301 	eor.w	r3, r3, #1
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <setLoraCredentials+0x74>
		return false;
 8002714:	2300      	movs	r3, #0
 8002716:	e038      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_APPSKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002718:	2201      	movs	r2, #1
 800271a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800271e:	4820      	ldr	r0, [pc, #128]	; (80027a0 <setLoraCredentials+0xfc>)
 8002720:	f000 f8f4 	bl	800290c <sendATCommand>
 8002724:	4603      	mov	r3, r0
 8002726:	f083 0301 	eor.w	r3, r3, #1
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <setLoraCredentials+0x90>
		return false;
 8002730:	2300      	movs	r3, #0
 8002732:	e02a      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_NWKSKEY, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002734:	2201      	movs	r2, #1
 8002736:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800273a:	481a      	ldr	r0, [pc, #104]	; (80027a4 <setLoraCredentials+0x100>)
 800273c:	f000 f8e6 	bl	800290c <sendATCommand>
 8002740:	4603      	mov	r3, r0
 8002742:	f083 0301 	eor.w	r3, r3, #1
 8002746:	b2db      	uxtb	r3, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <setLoraCredentials+0xac>
		return false;
 800274c:	2300      	movs	r3, #0
 800274e:	e01c      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SET_ADR, 2000, AT_RESPONSE_CAPTURE_OK)){
 8002750:	2201      	movs	r2, #1
 8002752:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002756:	4814      	ldr	r0, [pc, #80]	; (80027a8 <setLoraCredentials+0x104>)
 8002758:	f000 f8d8 	bl	800290c <sendATCommand>
 800275c:	4603      	mov	r3, r0
 800275e:	f083 0301 	eor.w	r3, r3, #1
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <setLoraCredentials+0xc8>
		return false;
 8002768:	2300      	movs	r3, #0
 800276a:	e00e      	b.n	800278a <setLoraCredentials+0xe6>
	}
	if(!sendATCommand(AT_SAVE_TO_FLASH, 2000, AT_RESPONSE_CAPTURE_NVM_STORED)){
 800276c:	2202      	movs	r2, #2
 800276e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002772:	480e      	ldr	r0, [pc, #56]	; (80027ac <setLoraCredentials+0x108>)
 8002774:	f000 f8ca 	bl	800290c <sendATCommand>
 8002778:	4603      	mov	r3, r0
 800277a:	f083 0301 	eor.w	r3, r3, #1
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <setLoraCredentials+0xe4>
		return false;
 8002784:	2300      	movs	r3, #0
 8002786:	e000      	b.n	800278a <setLoraCredentials+0xe6>
	}
	return true;
 8002788:	2301      	movs	r3, #1
}
 800278a:	4618      	mov	r0, r3
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	0800dc28 	.word	0x0800dc28
 8002794:	0800dc4c 	.word	0x0800dc4c
 8002798:	0800dc70 	.word	0x0800dc70
 800279c:	0800dcac 	.word	0x0800dcac
 80027a0:	0800dce8 	.word	0x0800dce8
 80027a4:	0800dd28 	.word	0x0800dd28
 80027a8:	0800dd68 	.word	0x0800dd68
 80027ac:	0800dd74 	.word	0x0800dd74

080027b0 <sendToLora>:

    return result;
}


bool sendToLora(uint8_t portNumber, bool isConfirmedUplink, TxPayload payload){
 80027b0:	b082      	sub	sp, #8
 80027b2:	b590      	push	{r4, r7, lr}
 80027b4:	b08b      	sub	sp, #44	; 0x2c
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80027bc:	e884 000c 	stmia.w	r4, {r2, r3}
 80027c0:	4603      	mov	r3, r0
 80027c2:	71fb      	strb	r3, [r7, #7]
 80027c4:	460b      	mov	r3, r1
 80027c6:	71bb      	strb	r3, [r7, #6]
	// Base command string
	const char *AT_SEND_ = "AT+SEND=";
 80027c8:	4b4b      	ldr	r3, [pc, #300]	; (80028f8 <sendToLora+0x148>)
 80027ca:	623b      	str	r3, [r7, #32]

	// Convert portNumber and isConfirmedUplink to strings
	char portNumberStr[4]; // Assuming portNumber won't exceed 3 digits
	snprintf(portNumberStr, sizeof(portNumberStr), "%d", portNumber);
 80027cc:	79fb      	ldrb	r3, [r7, #7]
 80027ce:	f107 0010 	add.w	r0, r7, #16
 80027d2:	4a4a      	ldr	r2, [pc, #296]	; (80028fc <sendToLora+0x14c>)
 80027d4:	2104      	movs	r1, #4
 80027d6:	f007 faf7 	bl	8009dc8 <sniprintf>

	char confirmedUplinkStr[2]; // Single digit for true (1) or false (0)
	snprintf(confirmedUplinkStr, sizeof(confirmedUplinkStr), "%d", isConfirmedUplink);
 80027da:	79bb      	ldrb	r3, [r7, #6]
 80027dc:	f107 000c 	add.w	r0, r7, #12
 80027e0:	4a46      	ldr	r2, [pc, #280]	; (80028fc <sendToLora+0x14c>)
 80027e2:	2102      	movs	r1, #2
 80027e4:	f007 faf0 	bl	8009dc8 <sniprintf>

	// Calculate the total length needed
	int total_length = strlen(AT_SEND_) + strlen(portNumberStr) + 1 + strlen(confirmedUplinkStr) + 1 + (payload.length * 2) + 2 + 1;
 80027e8:	6a38      	ldr	r0, [r7, #32]
 80027ea:	f7fd fcc9 	bl	8000180 <strlen>
 80027ee:	4604      	mov	r4, r0
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7fd fcc3 	bl	8000180 <strlen>
 80027fa:	4603      	mov	r3, r0
 80027fc:	441c      	add	r4, r3
 80027fe:	f107 030c 	add.w	r3, r7, #12
 8002802:	4618      	mov	r0, r3
 8002804:	f7fd fcbc 	bl	8000180 <strlen>
 8002808:	4603      	mov	r3, r0
 800280a:	4423      	add	r3, r4
 800280c:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 8002810:	0052      	lsls	r2, r2, #1
 8002812:	4413      	add	r3, r2
 8002814:	3305      	adds	r3, #5
 8002816:	61fb      	str	r3, [r7, #28]

	// Allocate memory for the full command string
	char *result = (char *)malloc(total_length * sizeof(char));
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	4618      	mov	r0, r3
 800281c:	f006 fab0 	bl	8008d80 <malloc>
 8002820:	4603      	mov	r3, r0
 8002822:	61bb      	str	r3, [r7, #24]

	if (result == NULL) {
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <sendToLora+0x7e>
		// Handle memory allocation failure
		return false;
 800282a:	2300      	movs	r3, #0
 800282c:	e05c      	b.n	80028e8 <sendToLora+0x138>
	}

	// Construct the command string
	strcpy(result, AT_SEND_);
 800282e:	6a39      	ldr	r1, [r7, #32]
 8002830:	69b8      	ldr	r0, [r7, #24]
 8002832:	f007 fb2c 	bl	8009e8e <strcpy>
	strcat(result, portNumberStr);
 8002836:	f107 0310 	add.w	r3, r7, #16
 800283a:	4619      	mov	r1, r3
 800283c:	69b8      	ldr	r0, [r7, #24]
 800283e:	f007 fb17 	bl	8009e70 <strcat>
	strcat(result, ":");
 8002842:	69b8      	ldr	r0, [r7, #24]
 8002844:	f7fd fc9c 	bl	8000180 <strlen>
 8002848:	4603      	mov	r3, r0
 800284a:	461a      	mov	r2, r3
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	4413      	add	r3, r2
 8002850:	492b      	ldr	r1, [pc, #172]	; (8002900 <sendToLora+0x150>)
 8002852:	461a      	mov	r2, r3
 8002854:	460b      	mov	r3, r1
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	8013      	strh	r3, [r2, #0]
	strcat(result, confirmedUplinkStr);
 800285a:	f107 030c 	add.w	r3, r7, #12
 800285e:	4619      	mov	r1, r3
 8002860:	69b8      	ldr	r0, [r7, #24]
 8002862:	f007 fb05 	bl	8009e70 <strcat>
	strcat(result, ":");
 8002866:	69b8      	ldr	r0, [r7, #24]
 8002868:	f7fd fc8a 	bl	8000180 <strlen>
 800286c:	4603      	mov	r3, r0
 800286e:	461a      	mov	r2, r3
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4413      	add	r3, r2
 8002874:	4922      	ldr	r1, [pc, #136]	; (8002900 <sendToLora+0x150>)
 8002876:	461a      	mov	r2, r3
 8002878:	460b      	mov	r3, r1
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	8013      	strh	r3, [r2, #0]

	// Concatenate the payload
	for (int x = 0; x < payload.length; x++) {
 800287e:	2300      	movs	r3, #0
 8002880:	627b      	str	r3, [r7, #36]	; 0x24
 8002882:	e013      	b.n	80028ac <sendToLora+0xfc>
		char temp[3];
		snprintf(temp, sizeof(temp), "%02X", payload.buffer[x]);
 8002884:	f107 0239 	add.w	r2, r7, #57	; 0x39
 8002888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288a:	4413      	add	r3, r2
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	f107 0008 	add.w	r0, r7, #8
 8002892:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <sendToLora+0x154>)
 8002894:	2103      	movs	r1, #3
 8002896:	f007 fa97 	bl	8009dc8 <sniprintf>
		strcat(result, temp);
 800289a:	f107 0308 	add.w	r3, r7, #8
 800289e:	4619      	mov	r1, r3
 80028a0:	69b8      	ldr	r0, [r7, #24]
 80028a2:	f007 fae5 	bl	8009e70 <strcat>
	for (int x = 0; x < payload.length; x++) {
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	3301      	adds	r3, #1
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24
 80028ac:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80028b0:	461a      	mov	r2, r3
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	4293      	cmp	r3, r2
 80028b6:	dbe5      	blt.n	8002884 <sendToLora+0xd4>
	}

	// Append \r\n at the end
	strcat(result, "\r\n");
 80028b8:	69b8      	ldr	r0, [r7, #24]
 80028ba:	f7fd fc61 	bl	8000180 <strlen>
 80028be:	4603      	mov	r3, r0
 80028c0:	461a      	mov	r2, r3
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	4413      	add	r3, r2
 80028c6:	4a10      	ldr	r2, [pc, #64]	; (8002908 <sendToLora+0x158>)
 80028c8:	8811      	ldrh	r1, [r2, #0]
 80028ca:	7892      	ldrb	r2, [r2, #2]
 80028cc:	8019      	strh	r1, [r3, #0]
 80028ce:	709a      	strb	r2, [r3, #2]

	// Send the command
	bool commandSent = sendATCommand(result, 2000, AT_RESPONSE_CAPTURE_SEND_OK);
 80028d0:	2205      	movs	r2, #5
 80028d2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80028d6:	69b8      	ldr	r0, [r7, #24]
 80028d8:	f000 f818 	bl	800290c <sendATCommand>
 80028dc:	4603      	mov	r3, r0
 80028de:	75fb      	strb	r3, [r7, #23]

	// Free the allocated memory
	free(result);
 80028e0:	69b8      	ldr	r0, [r7, #24]
 80028e2:	f006 fa55 	bl	8008d90 <free>

	return commandSent;
 80028e6:	7dfb      	ldrb	r3, [r7, #23]

}
 80028e8:	4618      	mov	r0, r3
 80028ea:	372c      	adds	r7, #44	; 0x2c
 80028ec:	46bd      	mov	sp, r7
 80028ee:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80028f2:	b002      	add	sp, #8
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	0800dd94 	.word	0x0800dd94
 80028fc:	0800dda0 	.word	0x0800dda0
 8002900:	0800dda4 	.word	0x0800dda4
 8002904:	0800dd88 	.word	0x0800dd88
 8002908:	0800dd90 	.word	0x0800dd90

0800290c <sendATCommand>:

bool sendATCommand(char *command, uint32_t responseWaitTime, LPUARTState _lpuartState) {
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	4613      	mov	r3, r2
 8002918:	71fb      	strb	r3, [r7, #7]

    lpuartState = _lpuartState;
 800291a:	4a11      	ldr	r2, [pc, #68]	; (8002960 <sendATCommand+0x54>)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	7013      	strb	r3, [r2, #0]
    //bufferIndex = 0;
    responseReceived = false;
 8002920:	4b10      	ldr	r3, [pc, #64]	; (8002964 <sendATCommand+0x58>)
 8002922:	2200      	movs	r2, #0
 8002924:	701a      	strb	r2, [r3, #0]
    //memset(responseBuffer, 0, MAX_UART_BUFFER_SIZE);
    printf(command);
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f007 f9aa 	bl	8009c80 <iprintf>

    // Wait for response or timeout
    uint32_t startTick = HAL_GetTick();
 800292c:	f000 fe92 	bl	8003654 <HAL_GetTick>
 8002930:	6178      	str	r0, [r7, #20]
    while ((HAL_GetTick() - startTick) < responseWaitTime) {
 8002932:	e005      	b.n	8002940 <sendATCommand+0x34>
        if (responseReceived) {
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <sendATCommand+0x58>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <sendATCommand+0x34>
            return true; // "OK" response received
 800293c:	2301      	movs	r3, #1
 800293e:	e00b      	b.n	8002958 <sendATCommand+0x4c>
    while ((HAL_GetTick() - startTick) < responseWaitTime) {
 8002940:	f000 fe88 	bl	8003654 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	429a      	cmp	r2, r3
 800294e:	d8f1      	bhi.n	8002934 <sendATCommand+0x28>
        }
    }

    lpuartState = UART_IDLE;
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <sendATCommand+0x54>)
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]

    return false; // Timeout occurred without receiving "OK"
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	200004f4 	.word	0x200004f4
 8002964:	20000515 	.word	0x20000515

08002968 <readSHT40>:

void readSHT40(SHT40 *_sht40){
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = SHT40_Measure(&hi2c1, &sht40, MED_PRECISION);
 8002970:	22f6      	movs	r2, #246	; 0xf6
 8002972:	490f      	ldr	r1, [pc, #60]	; (80029b0 <readSHT40+0x48>)
 8002974:	480f      	ldr	r0, [pc, #60]	; (80029b4 <readSHT40+0x4c>)
 8002976:	f000 fc84 	bl	8003282 <SHT40_Measure>
 800297a:	4603      	mov	r3, r0
 800297c:	73fb      	strb	r3, [r7, #15]

	if(ret == HAL_ERROR){
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d108      	bne.n	8002996 <readSHT40+0x2e>
		_sht40->temperature  = 0;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	601a      	str	r2, [r3, #0]
		_sht40->humidity     = 0;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f04f 0200 	mov.w	r2, #0
 8002992:	605a      	str	r2, [r3, #4]
	}else{
		_sht40->temperature = sht40.temperature;
		_sht40->humidity    = sht40.rel_humidity;
	}

}
 8002994:	e007      	b.n	80029a6 <readSHT40+0x3e>
		_sht40->temperature = sht40.temperature;
 8002996:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <readSHT40+0x48>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	601a      	str	r2, [r3, #0]
		_sht40->humidity    = sht40.rel_humidity;
 800299e:	4b04      	ldr	r3, [pc, #16]	; (80029b0 <readSHT40+0x48>)
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	605a      	str	r2, [r3, #4]
}
 80029a6:	bf00      	nop
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000504 	.word	0x20000504
 80029b4:	200002a4 	.word	0x200002a4

080029b8 <platform_write>:


static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af04      	add	r7, sp, #16
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	607a      	str	r2, [r7, #4]
 80029c2:	461a      	mov	r2, r3
 80029c4:	460b      	mov	r3, r1
 80029c6:	72fb      	strb	r3, [r7, #11]
 80029c8:	4613      	mov	r3, r2
 80029ca:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80029cc:	7afb      	ldrb	r3, [r7, #11]
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029d4:	9302      	str	r3, [sp, #8]
 80029d6:	893b      	ldrh	r3, [r7, #8]
 80029d8:	9301      	str	r3, [sp, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	2301      	movs	r3, #1
 80029e0:	2131      	movs	r1, #49	; 0x31
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f001 fc5a 	bl	800429c <HAL_I2C_Mem_Write>
  return 0;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b088      	sub	sp, #32
 80029f6:	af04      	add	r7, sp, #16
 80029f8:	60f8      	str	r0, [r7, #12]
 80029fa:	607a      	str	r2, [r7, #4]
 80029fc:	461a      	mov	r2, r3
 80029fe:	460b      	mov	r3, r1
 8002a00:	72fb      	strb	r3, [r7, #11]
 8002a02:	4613      	mov	r3, r2
 8002a04:	813b      	strh	r3, [r7, #8]
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8002a06:	7afb      	ldrb	r3, [r7, #11]
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a0e:	9302      	str	r3, [sp, #8]
 8002a10:	893b      	ldrh	r3, [r7, #8]
 8002a12:	9301      	str	r3, [sp, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	2301      	movs	r3, #1
 8002a1a:	2131      	movs	r1, #49	; 0x31
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f001 fd51 	bl	80044c4 <HAL_I2C_Mem_Read>

  return 0;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 fe25 	bl	8003684 <HAL_Delay>

}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <platform_init>:

/*
 * @brief  platform specific initialization (platform dependent)
 */
static void platform_init(void)
{
 8002a42:	b480      	push	{r7}
 8002a44:	af00      	add	r7, sp, #0

}
 8002a46:	bf00      	nop
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <initAccelerometer>:

bool initAccelerometer(void){
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
	// Initialize Accelerometer
	/* Initialize mems driver interface */

	  dev_ctx.write_reg = platform_write;
 8002a54:	4b31      	ldr	r3, [pc, #196]	; (8002b1c <initAccelerometer+0xcc>)
 8002a56:	4a32      	ldr	r2, [pc, #200]	; (8002b20 <initAccelerometer+0xd0>)
 8002a58:	601a      	str	r2, [r3, #0]
	  dev_ctx.read_reg = platform_read;
 8002a5a:	4b30      	ldr	r3, [pc, #192]	; (8002b1c <initAccelerometer+0xcc>)
 8002a5c:	4a31      	ldr	r2, [pc, #196]	; (8002b24 <initAccelerometer+0xd4>)
 8002a5e:	605a      	str	r2, [r3, #4]
	  dev_ctx.mdelay = platform_delay;
 8002a60:	4b2e      	ldr	r3, [pc, #184]	; (8002b1c <initAccelerometer+0xcc>)
 8002a62:	4a31      	ldr	r2, [pc, #196]	; (8002b28 <initAccelerometer+0xd8>)
 8002a64:	609a      	str	r2, [r3, #8]
	  dev_ctx.handle = &hi2c1;
 8002a66:	4b2d      	ldr	r3, [pc, #180]	; (8002b1c <initAccelerometer+0xcc>)
 8002a68:	4a30      	ldr	r2, [pc, #192]	; (8002b2c <initAccelerometer+0xdc>)
 8002a6a:	60da      	str	r2, [r3, #12]
	  /* Initialize platform specific hardware */
	  platform_init();
 8002a6c:	f7ff ffe9 	bl	8002a42 <platform_init>
	  /* Wait sensor boot time */
	  platform_delay(BOOT_TIME);
 8002a70:	2014      	movs	r0, #20
 8002a72:	f7ff ffdb 	bl	8002a2c <platform_delay>
	  /* Check device ID */
	  lis2dw12_device_id_get(&dev_ctx, &whoamI);
 8002a76:	492e      	ldr	r1, [pc, #184]	; (8002b30 <initAccelerometer+0xe0>)
 8002a78:	4828      	ldr	r0, [pc, #160]	; (8002b1c <initAccelerometer+0xcc>)
 8002a7a:	f7fe fb9b 	bl	80011b4 <lis2dw12_device_id_get>

	  if (whoamI != LIS2DW12_ID){
 8002a7e:	4b2c      	ldr	r3, [pc, #176]	; (8002b30 <initAccelerometer+0xe0>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b44      	cmp	r3, #68	; 0x44
 8002a84:	d001      	beq.n	8002a8a <initAccelerometer+0x3a>
		  return false;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e045      	b.n	8002b16 <initAccelerometer+0xc6>
	  }

	  /* Restore default configuration */
	   lis2dw12_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	4823      	ldr	r0, [pc, #140]	; (8002b1c <initAccelerometer+0xcc>)
 8002a8e:	f7fe fba2 	bl	80011d6 <lis2dw12_reset_set>

	   do {
		 lis2dw12_reset_get(&dev_ctx, &rst);
 8002a92:	4928      	ldr	r1, [pc, #160]	; (8002b34 <initAccelerometer+0xe4>)
 8002a94:	4821      	ldr	r0, [pc, #132]	; (8002b1c <initAccelerometer+0xcc>)
 8002a96:	f7fe fbc4 	bl	8001222 <lis2dw12_reset_get>
	   } while (rst);
 8002a9a:	4b26      	ldr	r3, [pc, #152]	; (8002b34 <initAccelerometer+0xe4>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1f7      	bne.n	8002a92 <initAccelerometer+0x42>


     /* Set full scale */
	 lis2dw12_full_scale_set(&dev_ctx, LIS2DW12_2g);
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	481d      	ldr	r0, [pc, #116]	; (8002b1c <initAccelerometer+0xcc>)
 8002aa6:	f7fe fb4e 	bl	8001146 <lis2dw12_full_scale_set>
	 /* Configure filtering chain
	  * Accelerometer - filter path / bandwidth
	  */
	 lis2dw12_filter_path_set(&dev_ctx, LIS2DW12_LPF_ON_OUT);
 8002aaa:	2100      	movs	r1, #0
 8002aac:	481b      	ldr	r0, [pc, #108]	; (8002b1c <initAccelerometer+0xcc>)
 8002aae:	f7fe fbd1 	bl	8001254 <lis2dw12_filter_path_set>
	 lis2dw12_filter_bandwidth_set(&dev_ctx, LIS2DW12_ODR_DIV_4);
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	4819      	ldr	r0, [pc, #100]	; (8002b1c <initAccelerometer+0xcc>)
 8002ab6:	f7fe fc12 	bl	80012de <lis2dw12_filter_bandwidth_set>
	 /* Configure power mode */
	 lis2dw12_power_mode_set(&dev_ctx,
 8002aba:	2110      	movs	r1, #16
 8002abc:	4817      	ldr	r0, [pc, #92]	; (8002b1c <initAccelerometer+0xcc>)
 8002abe:	f7fe faaf 	bl	8001020 <lis2dw12_power_mode_set>
//	    lis2dw12_pin_int1_route_set(&dev_ctx, &int_route.ctrl4_int1_pad_ctrl);

	 /* Set wake-up duration
	  * Wake up duration event 1LSb = 1 / ODR
	  */
	 lis2dw12_wkup_dur_set(&dev_ctx, 2);
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	4815      	ldr	r0, [pc, #84]	; (8002b1c <initAccelerometer+0xcc>)
 8002ac6:	f7fe fcd1 	bl	800146c <lis2dw12_wkup_dur_set>
	 /* Set sleep duration
	  * Duration to go in sleep mode (1 LSb = 512 / ODR)
	  */
	 lis2dw12_act_sleep_dur_set(&dev_ctx, 3);
 8002aca:	2103      	movs	r1, #3
 8002acc:	4813      	ldr	r0, [pc, #76]	; (8002b1c <initAccelerometer+0xcc>)
 8002ace:	f7fe fd5e 	bl	800158e <lis2dw12_act_sleep_dur_set>
	 /* Set Activity wake-up threshold
	  * Threshold for wake-up 1 LSB = FS_XL / 64
	  */
	 lis2dw12_wkup_threshold_set(&dev_ctx, 1);
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	4811      	ldr	r0, [pc, #68]	; (8002b1c <initAccelerometer+0xcc>)
 8002ad6:	f7fe fca3 	bl	8001420 <lis2dw12_wkup_threshold_set>
	 /* Data sent to wake-up interrupt function */
	 lis2dw12_wkup_feed_data_set(&dev_ctx, LIS2DW12_HP_FEED);
 8002ada:	2100      	movs	r1, #0
 8002adc:	480f      	ldr	r0, [pc, #60]	; (8002b1c <initAccelerometer+0xcc>)
 8002ade:	f7fe fceb 	bl	80014b8 <lis2dw12_wkup_feed_data_set>
	 /* Config activity / inactivity or stationary / motion detection */
	 lis2dw12_act_mode_set(&dev_ctx, LIS2DW12_DETECT_ACT_INACT);
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	480d      	ldr	r0, [pc, #52]	; (8002b1c <initAccelerometer+0xcc>)
 8002ae6:	f7fe fd0d 	bl	8001504 <lis2dw12_act_mode_set>
	 /* Enable activity detection interrupt */
	 lis2dw12_pin_int1_route_get(&dev_ctx, &int_route.ctrl4_int1_pad_ctrl);
 8002aea:	4913      	ldr	r1, [pc, #76]	; (8002b38 <initAccelerometer+0xe8>)
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <initAccelerometer+0xcc>)
 8002aee:	f7fe fc86 	bl	80013fe <lis2dw12_pin_int1_route_get>
	 int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_ENABLE;
 8002af2:	4a11      	ldr	r2, [pc, #68]	; (8002b38 <initAccelerometer+0xe8>)
 8002af4:	7813      	ldrb	r3, [r2, #0]
 8002af6:	f043 0320 	orr.w	r3, r3, #32
 8002afa:	7013      	strb	r3, [r2, #0]
	 lis2dw12_pin_int1_route_set(&dev_ctx, &int_route.ctrl4_int1_pad_ctrl);
 8002afc:	490e      	ldr	r1, [pc, #56]	; (8002b38 <initAccelerometer+0xe8>)
 8002afe:	4807      	ldr	r0, [pc, #28]	; (8002b1c <initAccelerometer+0xcc>)
 8002b00:	f7fe fc13 	bl	800132a <lis2dw12_pin_int1_route_set>
	 /* Set Output Data Rate */
	 lis2dw12_data_rate_set(&dev_ctx, LIS2DW12_XL_ODR_200Hz);
 8002b04:	2106      	movs	r1, #6
 8002b06:	4805      	ldr	r0, [pc, #20]	; (8002b1c <initAccelerometer+0xcc>)
 8002b08:	f7fe fad8 	bl	80010bc <lis2dw12_data_rate_set>

	 //init sensors struct
	 sensors.accel.status = STATIONARY;
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <initAccelerometer+0xec>)
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	 return true;
 8002b14:	2301      	movs	r3, #1
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000580 	.word	0x20000580
 8002b20:	080029b9 	.word	0x080029b9
 8002b24:	080029f3 	.word	0x080029f3
 8002b28:	08002a2d 	.word	0x08002a2d
 8002b2c:	200002a4 	.word	0x200002a4
 8002b30:	2000057e 	.word	0x2000057e
 8002b34:	2000057f 	.word	0x2000057f
 8002b38:	20000590 	.word	0x20000590
 8002b3c:	200004bc 	.word	0x200004bc

08002b40 <readAccelerometer>:

void readAccelerometer(Accel *_accel){
 8002b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b42:	b09f      	sub	sp, #124	; 0x7c
 8002b44:	af0c      	add	r7, sp, #48	; 0x30
 8002b46:	6078      	str	r0, [r7, #4]
	lis2dw12_all_sources_t all_source;
	  /* Read status register */
	  lis2dw12_all_sources_get(&dev_ctx, &all_source);
 8002b48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	4858      	ldr	r0, [pc, #352]	; (8002cb0 <readAccelerometer+0x170>)
 8002b50:	f7fe fb1f 	bl	8001192 <lis2dw12_all_sources_get>


	  /* Check if Activity/Inactivity events */
	  if (all_source.wake_up_src.sleep_state_ia) {
 8002b54:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002b58:	f003 0310 	and.w	r3, r3, #16
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d005      	beq.n	8002b6e <readAccelerometer+0x2e>
		  //Inactivity
		  // Reset after sending Interrupt
//		  if(isTapDetected || isMovementDetected){
			  isTapDetected = false;
 8002b62:	4b54      	ldr	r3, [pc, #336]	; (8002cb4 <readAccelerometer+0x174>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	701a      	strb	r2, [r3, #0]
			  isMovementDetected = false;
 8002b68:	4b53      	ldr	r3, [pc, #332]	; (8002cb8 <readAccelerometer+0x178>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	701a      	strb	r2, [r3, #0]
//			  printf("Resetting flags \r\n ");
//		  }
	  }

	  if (all_source.wake_up_src.wu_ia) {
 8002b6e:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002b72:	f003 0308 	and.w	r3, r3, #8
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 8094 	beq.w	8002ca6 <readAccelerometer+0x166>

		// Activity
		if(isTapDetected == false){
 8002b7e:	4b4d      	ldr	r3, [pc, #308]	; (8002cb4 <readAccelerometer+0x174>)
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	f083 0301 	eor.w	r3, r3, #1
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d043      	beq.n	8002c14 <readAccelerometer+0xd4>
			isTapDetected = true;
 8002b8c:	4b49      	ldr	r3, [pc, #292]	; (8002cb4 <readAccelerometer+0x174>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	701a      	strb	r2, [r3, #0]
			_accel->status = SMASHED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2202      	movs	r2, #2
 8002b96:	701a      	strb	r2, [r3, #0]
			printf("Smash Detected \nX: %d \nY: %d \nZ: %d\r\n ", all_source.wake_up_src.x_wu, all_source.wake_up_src.y_wu, all_source.wake_up_src.z_wu);
 8002b98:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002b9c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002ba8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002bb4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	4840      	ldr	r0, [pc, #256]	; (8002cbc <readAccelerometer+0x17c>)
 8002bbc:	f007 f860 	bl	8009c80 <iprintf>

			initTapMillis = HAL_GetTick();
 8002bc0:	f000 fd48 	bl	8003654 <HAL_GetTick>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	4a3e      	ldr	r2, [pc, #248]	; (8002cc0 <readAccelerometer+0x180>)
 8002bc8:	6013      	str	r3, [r2, #0]

			TxPayload _heartBeatPayload;
			generateUnscheduledTxPayload(sensors, &_heartBeatPayload);
 8002bca:	4e3e      	ldr	r6, [pc, #248]	; (8002cc4 <readAccelerometer+0x184>)
 8002bcc:	f107 030c 	add.w	r3, r7, #12
 8002bd0:	930a      	str	r3, [sp, #40]	; 0x28
 8002bd2:	466d      	mov	r5, sp
 8002bd4:	f106 0410 	add.w	r4, r6, #16
 8002bd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002be0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002be4:	e885 0003 	stmia.w	r5, {r0, r1}
 8002be8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002bec:	f7ff fc84 	bl	80024f8 <generateUnscheduledTxPayload>
			sendToLora(INTERRUPT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);
 8002bf0:	466d      	mov	r5, sp
 8002bf2:	f107 0414 	add.w	r4, r7, #20
 8002bf6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bf8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002bfc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002bfe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002c02:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002c06:	f107 030c 	add.w	r3, r7, #12
 8002c0a:	cb0c      	ldmia	r3, {r2, r3}
 8002c0c:	2101      	movs	r1, #1
 8002c0e:	2003      	movs	r0, #3
 8002c10:	f7ff fdce 	bl	80027b0 <sendToLora>

     		//isTapDetected = false;
 			//isMovementDetected = false;
		}
		if(isTapDetected == true){
 8002c14:	4b27      	ldr	r3, [pc, #156]	; (8002cb4 <readAccelerometer+0x174>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d044      	beq.n	8002ca6 <readAccelerometer+0x166>
			if(HAL_GetTick() - initTapMillis > 3000){
 8002c1c:	f000 fd1a 	bl	8003654 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	4b27      	ldr	r3, [pc, #156]	; (8002cc0 <readAccelerometer+0x180>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d93a      	bls.n	8002ca6 <readAccelerometer+0x166>
				if(isMovementDetected == false){
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <readAccelerometer+0x178>)
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	f083 0301 	eor.w	r3, r3, #1
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d033      	beq.n	8002ca6 <readAccelerometer+0x166>
					isMovementDetected = true;
 8002c3e:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <readAccelerometer+0x178>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
					_accel->status = MOVING;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2203      	movs	r2, #3
 8002c48:	701a      	strb	r2, [r3, #0]
					printf("Movement Detected \r\n ");
 8002c4a:	481f      	ldr	r0, [pc, #124]	; (8002cc8 <readAccelerometer+0x188>)
 8002c4c:	f007 f818 	bl	8009c80 <iprintf>

					TxPayload _heartBeatPayload;
					generateUnscheduledTxPayload(sensors, &_heartBeatPayload);
 8002c50:	4e1c      	ldr	r6, [pc, #112]	; (8002cc4 <readAccelerometer+0x184>)
 8002c52:	f107 030c 	add.w	r3, r7, #12
 8002c56:	930a      	str	r3, [sp, #40]	; 0x28
 8002c58:	466d      	mov	r5, sp
 8002c5a:	f106 0410 	add.w	r4, r6, #16
 8002c5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c66:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c6a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c6e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002c72:	f7ff fc41 	bl	80024f8 <generateUnscheduledTxPayload>
					sendToLora(INTERRUPT_PORT, CONFIRMED_UPLINK, _heartBeatPayload);
 8002c76:	466d      	mov	r5, sp
 8002c78:	f107 0414 	add.w	r4, r7, #20
 8002c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c84:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002c88:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	cb0c      	ldmia	r3, {r2, r3}
 8002c92:	2101      	movs	r1, #1
 8002c94:	2003      	movs	r0, #3
 8002c96:	f7ff fd8b 	bl	80027b0 <sendToLora>

					isTapDetected = false;
 8002c9a:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <readAccelerometer+0x174>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
					isMovementDetected = false;
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <readAccelerometer+0x178>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	  }
}
 8002ca6:	bf00      	nop
 8002ca8:	374c      	adds	r7, #76	; 0x4c
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000580 	.word	0x20000580
 8002cb4:	20000591 	.word	0x20000591
 8002cb8:	20000592 	.word	0x20000592
 8002cbc:	0800dda8 	.word	0x0800dda8
 8002cc0:	20000594 	.word	0x20000594
 8002cc4:	200004bc 	.word	0x200004bc
 8002cc8:	0800ddd0 	.word	0x0800ddd0

08002ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cd0:	b672      	cpsid	i
}
 8002cd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cd4:	e7fe      	b.n	8002cd4 <Error_Handler+0x8>

08002cd6 <LL_AHB2_GRP1_EnableClock>:
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b085      	sub	sp, #20
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002cde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ce2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ce4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
}
 8002cfc:	bf00      	nop
 8002cfe:	3714      	adds	r7, #20
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002d10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d14:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002d20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d24:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
}
 8002d2e:	bf00      	nop
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b085      	sub	sp, #20
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002d42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d46:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d48:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002d52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d56:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002d74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d78:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002d84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d88:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d90:	68fb      	ldr	r3, [r7, #12]
}
 8002d92:	bf00      	nop
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002da2:	bf00      	nop
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b09c      	sub	sp, #112	; 0x70
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002dc4:	f107 030c 	add.w	r3, r7, #12
 8002dc8:	2250      	movs	r2, #80	; 0x50
 8002dca:	2100      	movs	r1, #0
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f005 fff5 	bl	8008dbc <memset>
  if(hi2c->Instance==I2C1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a17      	ldr	r2, [pc, #92]	; (8002e34 <HAL_I2C_MspInit+0x88>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d126      	bne.n	8002e2a <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002ddc:	2304      	movs	r3, #4
 8002dde:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002de0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002de4:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002de6:	f107 030c 	add.w	r3, r7, #12
 8002dea:	4618      	mov	r0, r3
 8002dec:	f003 fca5 	bl	800673a <HAL_RCCEx_PeriphCLKConfig>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002df6:	f7ff ff69 	bl	8002ccc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfa:	2002      	movs	r0, #2
 8002dfc:	f7ff ff6b 	bl	8002cd6 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e00:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e04:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e06:	2312      	movs	r3, #18
 8002e08:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e12:	2304      	movs	r3, #4
 8002e14:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e16:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	4806      	ldr	r0, [pc, #24]	; (8002e38 <HAL_I2C_MspInit+0x8c>)
 8002e1e:	f000 fe23 	bl	8003a68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e22:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002e26:	f7ff ff6f 	bl	8002d08 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002e2a:	bf00      	nop
 8002e2c:	3770      	adds	r7, #112	; 0x70
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40005400 	.word	0x40005400
 8002e38:	48000400 	.word	0x48000400

08002e3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b09c      	sub	sp, #112	; 0x70
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e44:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002e48:	2200      	movs	r2, #0
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	60da      	str	r2, [r3, #12]
 8002e52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e54:	f107 030c 	add.w	r3, r7, #12
 8002e58:	2250      	movs	r2, #80	; 0x50
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f005 ffad 	bl	8008dbc <memset>
  if(huart->Instance==LPUART1)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a33      	ldr	r2, [pc, #204]	; (8002f34 <HAL_UART_MspInit+0xf8>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d12c      	bne.n	8002ec6 <HAL_UART_MspInit+0x8a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002e70:	2300      	movs	r3, #0
 8002e72:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e74:	f107 030c 	add.w	r3, r7, #12
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f003 fc5e 	bl	800673a <HAL_RCCEx_PeriphCLKConfig>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e84:	f7ff ff22 	bl	8002ccc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002e88:	2001      	movs	r0, #1
 8002e8a:	f7ff ff56 	bl	8002d3a <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e8e:	2004      	movs	r0, #4
 8002e90:	f7ff ff21 	bl	8002cd6 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e94:	2303      	movs	r3, #3
 8002e96:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002ea4:	2308      	movs	r3, #8
 8002ea6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002eac:	4619      	mov	r1, r3
 8002eae:	4822      	ldr	r0, [pc, #136]	; (8002f38 <HAL_UART_MspInit+0xfc>)
 8002eb0:	f000 fdda 	bl	8003a68 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	2025      	movs	r0, #37	; 0x25
 8002eba:	f000 fce2 	bl	8003882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002ebe:	2025      	movs	r0, #37	; 0x25
 8002ec0:	f000 fcf9 	bl	80038b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002ec4:	e031      	b.n	8002f2a <HAL_UART_MspInit+0xee>
  else if(huart->Instance==USART1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a1c      	ldr	r2, [pc, #112]	; (8002f3c <HAL_UART_MspInit+0x100>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d12c      	bne.n	8002f2a <HAL_UART_MspInit+0xee>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ed8:	f107 030c 	add.w	r3, r7, #12
 8002edc:	4618      	mov	r0, r3
 8002ede:	f003 fc2c 	bl	800673a <HAL_RCCEx_PeriphCLKConfig>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <HAL_UART_MspInit+0xb0>
      Error_Handler();
 8002ee8:	f7ff fef0 	bl	8002ccc <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002eec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ef0:	f7ff ff3c 	bl	8002d6c <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ef4:	2002      	movs	r0, #2
 8002ef6:	f7ff feee 	bl	8002cd6 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002efa:	23c0      	movs	r3, #192	; 0xc0
 8002efc:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efe:	2302      	movs	r3, #2
 8002f00:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f06:	2300      	movs	r3, #0
 8002f08:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f0a:	2307      	movs	r3, #7
 8002f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f0e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002f12:	4619      	mov	r1, r3
 8002f14:	480a      	ldr	r0, [pc, #40]	; (8002f40 <HAL_UART_MspInit+0x104>)
 8002f16:	f000 fda7 	bl	8003a68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	2024      	movs	r0, #36	; 0x24
 8002f20:	f000 fcaf 	bl	8003882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f24:	2024      	movs	r0, #36	; 0x24
 8002f26:	f000 fcc6 	bl	80038b6 <HAL_NVIC_EnableIRQ>
}
 8002f2a:	bf00      	nop
 8002f2c:	3770      	adds	r7, #112	; 0x70
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40008000 	.word	0x40008000
 8002f38:	48000800 	.word	0x48000800
 8002f3c:	40013800 	.word	0x40013800
 8002f40:	48000400 	.word	0x48000400

08002f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f48:	e7fe      	b.n	8002f48 <NMI_Handler+0x4>

08002f4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f4e:	e7fe      	b.n	8002f4e <HardFault_Handler+0x4>

08002f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f54:	e7fe      	b.n	8002f54 <MemManage_Handler+0x4>

08002f56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f56:	b480      	push	{r7}
 8002f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f5a:	e7fe      	b.n	8002f5a <BusFault_Handler+0x4>

08002f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f60:	e7fe      	b.n	8002f60 <UsageFault_Handler+0x4>

08002f62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f62:	b480      	push	{r7}
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f66:	bf00      	nop
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f74:	bf00      	nop
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f90:	f000 fb4c 	bl	800362c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f94:	bf00      	nop
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f9c:	4802      	ldr	r0, [pc, #8]	; (8002fa8 <USART1_IRQHandler+0x10>)
 8002f9e:	f003 ff9d 	bl	8006edc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002fa2:	bf00      	nop
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	2000038c 	.word	0x2000038c

08002fac <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002fb0:	4802      	ldr	r0, [pc, #8]	; (8002fbc <LPUART1_IRQHandler+0x10>)
 8002fb2:	f003 ff93 	bl	8006edc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002fb6:	bf00      	nop
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	200002f8 	.word	0x200002f8

08002fc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SMOKE_B_Pin);
 8002fc4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002fc8:	f7fe ffec 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SMOKE_A_Pin);
 8002fcc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002fd0:	f7fe ffe8 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002fd4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002fd8:	f7fe ffe4 	bl	8001fa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return 1;
 8002fe4:	2301      	movs	r3, #1
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <_kill>:

int _kill(int pid, int sig)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ffa:	f005 fe97 	bl	8008d2c <__errno>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2216      	movs	r2, #22
 8003002:	601a      	str	r2, [r3, #0]
  return -1;
 8003004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <_exit>:

void _exit (int status)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003018:	f04f 31ff 	mov.w	r1, #4294967295
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff ffe7 	bl	8002ff0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003022:	e7fe      	b.n	8003022 <_exit+0x12>

08003024 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003030:	2300      	movs	r3, #0
 8003032:	617b      	str	r3, [r7, #20]
 8003034:	e00a      	b.n	800304c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003036:	f3af 8000 	nop.w
 800303a:	4601      	mov	r1, r0
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	60ba      	str	r2, [r7, #8]
 8003042:	b2ca      	uxtb	r2, r1
 8003044:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	3301      	adds	r3, #1
 800304a:	617b      	str	r3, [r7, #20]
 800304c:	697a      	ldr	r2, [r7, #20]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	429a      	cmp	r2, r3
 8003052:	dbf0      	blt.n	8003036 <_read+0x12>
  }

  return len;
 8003054:	687b      	ldr	r3, [r7, #4]
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	e009      	b.n	8003084 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	60ba      	str	r2, [r7, #8]
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f7fe fb13 	bl	80016a4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	3301      	adds	r3, #1
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	429a      	cmp	r2, r3
 800308a:	dbf1      	blt.n	8003070 <_write+0x12>
  }
  return len;
 800308c:	687b      	ldr	r3, [r7, #4]
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <_close>:

int _close(int file)
{
 8003096:	b480      	push	{r7}
 8003098:	b083      	sub	sp, #12
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800309e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030be:	605a      	str	r2, [r3, #4]
  return 0;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <_isatty>:

int _isatty(int file)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030d6:	2301      	movs	r3, #1
}
 80030d8:	4618      	mov	r0, r3
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
	...

08003100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003108:	4a14      	ldr	r2, [pc, #80]	; (800315c <_sbrk+0x5c>)
 800310a:	4b15      	ldr	r3, [pc, #84]	; (8003160 <_sbrk+0x60>)
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003114:	4b13      	ldr	r3, [pc, #76]	; (8003164 <_sbrk+0x64>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d102      	bne.n	8003122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800311c:	4b11      	ldr	r3, [pc, #68]	; (8003164 <_sbrk+0x64>)
 800311e:	4a12      	ldr	r2, [pc, #72]	; (8003168 <_sbrk+0x68>)
 8003120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003122:	4b10      	ldr	r3, [pc, #64]	; (8003164 <_sbrk+0x64>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4413      	add	r3, r2
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	429a      	cmp	r2, r3
 800312e:	d207      	bcs.n	8003140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003130:	f005 fdfc 	bl	8008d2c <__errno>
 8003134:	4603      	mov	r3, r0
 8003136:	220c      	movs	r2, #12
 8003138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800313a:	f04f 33ff 	mov.w	r3, #4294967295
 800313e:	e009      	b.n	8003154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003140:	4b08      	ldr	r3, [pc, #32]	; (8003164 <_sbrk+0x64>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003146:	4b07      	ldr	r3, [pc, #28]	; (8003164 <_sbrk+0x64>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4413      	add	r3, r2
 800314e:	4a05      	ldr	r2, [pc, #20]	; (8003164 <_sbrk+0x64>)
 8003150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003152:	68fb      	ldr	r3, [r7, #12]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	20030000 	.word	0x20030000
 8003160:	00000400 	.word	0x00000400
 8003164:	20000598 	.word	0x20000598
 8003168:	200005b0 	.word	0x200005b0

0800316c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003170:	4b24      	ldr	r3, [pc, #144]	; (8003204 <SystemInit+0x98>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003176:	4a23      	ldr	r2, [pc, #140]	; (8003204 <SystemInit+0x98>)
 8003178:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800317c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003180:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8003190:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003194:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003198:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800319a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031a4:	4b18      	ldr	r3, [pc, #96]	; (8003208 <SystemInit+0x9c>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80031aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031b6:	f023 0305 	bic.w	r3, r3, #5
 80031ba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80031be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031ca:	f023 0301 	bic.w	r3, r3, #1
 80031ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80031d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031d6:	4a0d      	ldr	r2, [pc, #52]	; (800320c <SystemInit+0xa0>)
 80031d8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80031da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031de:	4a0b      	ldr	r2, [pc, #44]	; (800320c <SystemInit+0xa0>)
 80031e0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80031e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031f0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80031f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031f6:	2200      	movs	r2, #0
 80031f8:	619a      	str	r2, [r3, #24]
}
 80031fa:	bf00      	nop
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	e000ed00 	.word	0xe000ed00
 8003208:	faf6fefb 	.word	0xfaf6fefb
 800320c:	22041000 	.word	0x22041000

08003210 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003210:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003212:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003214:	3304      	adds	r3, #4

08003216 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003216:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003218:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800321a:	d3f9      	bcc.n	8003210 <CopyDataInit>
  bx lr
 800321c:	4770      	bx	lr

0800321e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800321e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003220:	3004      	adds	r0, #4

08003222 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8003222:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003224:	d3fb      	bcc.n	800321e <FillZerobss>
  bx lr
 8003226:	4770      	bx	lr

08003228 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003228:	480c      	ldr	r0, [pc, #48]	; (800325c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800322a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800322c:	f7ff ff9e 	bl	800316c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003230:	480b      	ldr	r0, [pc, #44]	; (8003260 <LoopForever+0x6>)
 8003232:	490c      	ldr	r1, [pc, #48]	; (8003264 <LoopForever+0xa>)
 8003234:	4a0c      	ldr	r2, [pc, #48]	; (8003268 <LoopForever+0xe>)
 8003236:	2300      	movs	r3, #0
 8003238:	f7ff ffed 	bl	8003216 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800323c:	480b      	ldr	r0, [pc, #44]	; (800326c <LoopForever+0x12>)
 800323e:	490c      	ldr	r1, [pc, #48]	; (8003270 <LoopForever+0x16>)
 8003240:	4a0c      	ldr	r2, [pc, #48]	; (8003274 <LoopForever+0x1a>)
 8003242:	2300      	movs	r3, #0
 8003244:	f7ff ffe7 	bl	8003216 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003248:	480b      	ldr	r0, [pc, #44]	; (8003278 <LoopForever+0x1e>)
 800324a:	490c      	ldr	r1, [pc, #48]	; (800327c <LoopForever+0x22>)
 800324c:	2300      	movs	r3, #0
 800324e:	f7ff ffe8 	bl	8003222 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003252:	f005 fd71 	bl	8008d38 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003256:	f7fe fa37 	bl	80016c8 <main>

0800325a <LoopForever>:

LoopForever:
  b LoopForever
 800325a:	e7fe      	b.n	800325a <LoopForever>
  ldr   r0, =_estack
 800325c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003260:	20000008 	.word	0x20000008
 8003264:	200001ec 	.word	0x200001ec
 8003268:	0800e49c 	.word	0x0800e49c
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800326c:	20030000 	.word	0x20030000
 8003270:	20030000 	.word	0x20030000
 8003274:	0800e680 	.word	0x0800e680
  INIT_BSS _sbss, _ebss
 8003278:	200001ec 	.word	0x200001ec
 800327c:	200005b0 	.word	0x200005b0

08003280 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003280:	e7fe      	b.n	8003280 <ADC1_IRQHandler>

08003282 <SHT40_Measure>:
};

/*
 * Measurement-Taking
 */
HAL_StatusTypeDef SHT40_Measure(I2C_HandleTypeDef* i2cHandle, SHT40_Measurement* result, SHT40_Precision precision) {
 8003282:	b580      	push	{r7, lr}
 8003284:	b086      	sub	sp, #24
 8003286:	af00      	add	r7, sp, #0
 8003288:	60f8      	str	r0, [r7, #12]
 800328a:	60b9      	str	r1, [r7, #8]
 800328c:	4613      	mov	r3, r2
 800328e:	71fb      	strb	r3, [r7, #7]
    uint8_t response[6];
    if (i2c_communicate(i2cHandle, (uint8_t*)&precision, response) == HAL_OK) {
 8003290:	f107 0210 	add.w	r2, r7, #16
 8003294:	1dfb      	adds	r3, r7, #7
 8003296:	4619      	mov	r1, r3
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f879 	bl	8003390 <i2c_communicate>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d107      	bne.n	80032b4 <SHT40_Measure+0x32>
        return read_temp_humidity(response, result);
 80032a4:	f107 0310 	add.w	r3, r7, #16
 80032a8:	68b9      	ldr	r1, [r7, #8]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 f8a4 	bl	80033f8 <read_temp_humidity>
 80032b0:	4603      	mov	r3, r0
 80032b2:	e000      	b.n	80032b6 <SHT40_Measure+0x34>
    }
    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3718      	adds	r7, #24
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
	...

080032c0 <SHT40_ReadSerial>:
}

/*
 * Serial
 */
HAL_StatusTypeDef SHT40_ReadSerial(I2C_HandleTypeDef* i2cHandle, uint32_t* result) {
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
    static uint8_t COMMAND = SHT40_READ_SERIAL;
    uint8_t serial_response[6];

    if( i2c_communicate(i2cHandle, &COMMAND, serial_response) == HAL_OK ) {
 80032ca:	f107 030c 	add.w	r3, r7, #12
 80032ce:	461a      	mov	r2, r3
 80032d0:	491a      	ldr	r1, [pc, #104]	; (800333c <SHT40_ReadSerial+0x7c>)
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 f85c 	bl	8003390 <i2c_communicate>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d129      	bne.n	8003332 <SHT40_ReadSerial+0x72>
        uint16_t serial_msb = serial_response[0] << 8 | serial_response[1];
 80032de:	7b3b      	ldrb	r3, [r7, #12]
 80032e0:	021b      	lsls	r3, r3, #8
 80032e2:	b21a      	sxth	r2, r3
 80032e4:	7b7b      	ldrb	r3, [r7, #13]
 80032e6:	b21b      	sxth	r3, r3
 80032e8:	4313      	orrs	r3, r2
 80032ea:	b21b      	sxth	r3, r3
 80032ec:	82fb      	strh	r3, [r7, #22]
        uint16_t serial_lsb = serial_response[3] << 8 | serial_response[4];
 80032ee:	7bfb      	ldrb	r3, [r7, #15]
 80032f0:	021b      	lsls	r3, r3, #8
 80032f2:	b21a      	sxth	r2, r3
 80032f4:	7c3b      	ldrb	r3, [r7, #16]
 80032f6:	b21b      	sxth	r3, r3
 80032f8:	4313      	orrs	r3, r2
 80032fa:	b21b      	sxth	r3, r3
 80032fc:	82bb      	strh	r3, [r7, #20]

        if( verify_checksum(serial_msb, serial_response[2]) && verify_checksum(serial_lsb, serial_response[5]) ) {
 80032fe:	7bba      	ldrb	r2, [r7, #14]
 8003300:	8afb      	ldrh	r3, [r7, #22]
 8003302:	4611      	mov	r1, r2
 8003304:	4618      	mov	r0, r3
 8003306:	f000 f81b 	bl	8003340 <verify_checksum>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d010      	beq.n	8003332 <SHT40_ReadSerial+0x72>
 8003310:	7c7a      	ldrb	r2, [r7, #17]
 8003312:	8abb      	ldrh	r3, [r7, #20]
 8003314:	4611      	mov	r1, r2
 8003316:	4618      	mov	r0, r3
 8003318:	f000 f812 	bl	8003340 <verify_checksum>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <SHT40_ReadSerial+0x72>
            *result = ((uint32_t)serial_msb << 16) | serial_lsb;
 8003322:	8afb      	ldrh	r3, [r7, #22]
 8003324:	041a      	lsls	r2, r3, #16
 8003326:	8abb      	ldrh	r3, [r7, #20]
 8003328:	431a      	orrs	r2, r3
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	601a      	str	r2, [r3, #0]
            return HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	e000      	b.n	8003334 <SHT40_ReadSerial+0x74>
        }
    }
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
}
 8003334:	4618      	mov	r0, r3
 8003336:	3718      	adds	r7, #24
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	2000000c 	.word	0x2000000c

08003340 <verify_checksum>:

/*
 * Returns whether the provided CRC8 checksum matches that
 * of the provided 16-bit data
 */
static bool verify_checksum(uint16_t data, uint8_t checksum) {
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	4603      	mov	r3, r0
 8003348:	460a      	mov	r2, r1
 800334a:	80fb      	strh	r3, [r7, #6]
 800334c:	4613      	mov	r3, r2
 800334e:	717b      	strb	r3, [r7, #5]
    uint8_t calculated_crc = 0xFF;
 8003350:	23ff      	movs	r3, #255	; 0xff
 8003352:	73fb      	strb	r3, [r7, #15]

    calculated_crc = CRC8_TABLE[calculated_crc ^ (data >> 8)];
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	88fa      	ldrh	r2, [r7, #6]
 8003358:	0a12      	lsrs	r2, r2, #8
 800335a:	b292      	uxth	r2, r2
 800335c:	4053      	eors	r3, r2
 800335e:	4a0b      	ldr	r2, [pc, #44]	; (800338c <verify_checksum+0x4c>)
 8003360:	5cd3      	ldrb	r3, [r2, r3]
 8003362:	73fb      	strb	r3, [r7, #15]
    calculated_crc = CRC8_TABLE[calculated_crc ^ (data & 0xFF)];
 8003364:	7bfa      	ldrb	r2, [r7, #15]
 8003366:	88fb      	ldrh	r3, [r7, #6]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	4053      	eors	r3, r2
 800336c:	4a07      	ldr	r2, [pc, #28]	; (800338c <verify_checksum+0x4c>)
 800336e:	5cd3      	ldrb	r3, [r2, r3]
 8003370:	73fb      	strb	r3, [r7, #15]

    return calculated_crc == checksum;
 8003372:	7bfa      	ldrb	r2, [r7, #15]
 8003374:	797b      	ldrb	r3, [r7, #5]
 8003376:	429a      	cmp	r2, r3
 8003378:	bf0c      	ite	eq
 800337a:	2301      	moveq	r3, #1
 800337c:	2300      	movne	r3, #0
 800337e:	b2db      	uxtb	r3, r3
}
 8003380:	4618      	mov	r0, r3
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	0800deb4 	.word	0x0800deb4

08003390 <i2c_communicate>:

/*
 * Common I2C communication function
 */
static HAL_StatusTypeDef i2c_communicate(I2C_HandleTypeDef* i2cHandle, uint8_t* command, uint8_t* response) {
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
//        return HAL_ERROR;
//    }

    HAL_StatusTypeDef ret;

    HAL_Delay(100);
 800339c:	2064      	movs	r0, #100	; 0x64
 800339e:	f000 f971 	bl	8003684 <HAL_Delay>

    ret = HAL_I2C_Master_Transmit(i2cHandle, SHT40_I2C_ADDR, command, 1, SHT40_I2C_TIMEOUT);
 80033a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	2301      	movs	r3, #1
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	2188      	movs	r1, #136	; 0x88
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 fd8a 	bl	8003ec8 <HAL_I2C_Master_Transmit>
 80033b4:	4603      	mov	r3, r0
 80033b6:	75fb      	strb	r3, [r7, #23]

    if(ret != HAL_OK){
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <i2c_communicate+0x32>
    	return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e016      	b.n	80033f0 <i2c_communicate+0x60>
    }

    HAL_Delay(100);
 80033c2:	2064      	movs	r0, #100	; 0x64
 80033c4:	f000 f95e 	bl	8003684 <HAL_Delay>

    ret = HAL_I2C_Master_Receive(i2cHandle, SHT40_I2C_ADDR, response, SHT40_I2C_RESP_LEN, SHT40_I2C_TIMEOUT);
 80033c8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	2306      	movs	r3, #6
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	2188      	movs	r1, #136	; 0x88
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 fe6b 	bl	80040b0 <HAL_I2C_Master_Receive>
 80033da:	4603      	mov	r3, r0
 80033dc:	75fb      	strb	r3, [r7, #23]

    if(ret != HAL_OK){
 80033de:	7dfb      	ldrb	r3, [r7, #23]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <i2c_communicate+0x58>
		return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e003      	b.n	80033f0 <i2c_communicate+0x60>
	}

    HAL_Delay(100);
 80033e8:	2064      	movs	r0, #100	; 0x64
 80033ea:	f000 f94b 	bl	8003684 <HAL_Delay>

    return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <read_temp_humidity>:

/*
 * Read temperature and humidity from the I2C response
 */
static HAL_StatusTypeDef read_temp_humidity(uint8_t* response, SHT40_Measurement* result) {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
    uint16_t temperature = response[0] << 8 | response[1];
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	021b      	lsls	r3, r3, #8
 8003408:	b21a      	sxth	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	3301      	adds	r3, #1
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	b21b      	sxth	r3, r3
 8003412:	4313      	orrs	r3, r2
 8003414:	b21b      	sxth	r3, r3
 8003416:	81fb      	strh	r3, [r7, #14]
    uint16_t humidity = response[3] << 8 | response[4];
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3303      	adds	r3, #3
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	b21a      	sxth	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3304      	adds	r3, #4
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	b21b      	sxth	r3, r3
 800342a:	4313      	orrs	r3, r2
 800342c:	b21b      	sxth	r3, r3
 800342e:	81bb      	strh	r3, [r7, #12]

    if( verify_checksum(temperature, response[2]) && verify_checksum(humidity, response[5]) ) {
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3302      	adds	r3, #2
 8003434:	781a      	ldrb	r2, [r3, #0]
 8003436:	89fb      	ldrh	r3, [r7, #14]
 8003438:	4611      	mov	r1, r2
 800343a:	4618      	mov	r0, r3
 800343c:	f7ff ff80 	bl	8003340 <verify_checksum>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d01e      	beq.n	8003484 <read_temp_humidity+0x8c>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	3305      	adds	r3, #5
 800344a:	781a      	ldrb	r2, [r3, #0]
 800344c:	89bb      	ldrh	r3, [r7, #12]
 800344e:	4611      	mov	r1, r2
 8003450:	4618      	mov	r0, r3
 8003452:	f7ff ff75 	bl	8003340 <verify_checksum>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d013      	beq.n	8003484 <read_temp_humidity+0x8c>
        result->temperature = hardware_to_celsius(temperature);
 800345c:	89fb      	ldrh	r3, [r7, #14]
 800345e:	4618      	mov	r0, r3
 8003460:	f000 f816 	bl	8003490 <hardware_to_celsius>
 8003464:	eef0 7a40 	vmov.f32	s15, s0
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	edc3 7a00 	vstr	s15, [r3]
        result->rel_humidity = hardware_to_humidity_percentage(humidity);
 800346e:	89bb      	ldrh	r3, [r7, #12]
 8003470:	4618      	mov	r0, r3
 8003472:	f000 f849 	bl	8003508 <hardware_to_humidity_percentage>
 8003476:	eef0 7a40 	vmov.f32	s15, s0
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	edc3 7a01 	vstr	s15, [r3, #4]
        return HAL_OK;
 8003480:	2300      	movs	r3, #0
 8003482:	e000      	b.n	8003486 <read_temp_humidity+0x8e>
    }
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <hardware_to_celsius>:

/*
 * Converts hardware representation of temperature to C
 */
static float hardware_to_celsius(uint16_t reading) {
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	80fb      	strh	r3, [r7, #6]
    return -45.0 + 175.0 * (reading / 65535.0);
 800349a:	88fb      	ldrh	r3, [r7, #6]
 800349c:	4618      	mov	r0, r3
 800349e:	f7fd f819 	bl	80004d4 <__aeabi_i2d>
 80034a2:	a314      	add	r3, pc, #80	; (adr r3, 80034f4 <hardware_to_celsius+0x64>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	f7fd f9a8 	bl	80007fc <__aeabi_ddiv>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	4610      	mov	r0, r2
 80034b2:	4619      	mov	r1, r3
 80034b4:	a311      	add	r3, pc, #68	; (adr r3, 80034fc <hardware_to_celsius+0x6c>)
 80034b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ba:	f7fd f875 	bl	80005a8 <__aeabi_dmul>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	4610      	mov	r0, r2
 80034c4:	4619      	mov	r1, r3
 80034c6:	f04f 0200 	mov.w	r2, #0
 80034ca:	4b09      	ldr	r3, [pc, #36]	; (80034f0 <hardware_to_celsius+0x60>)
 80034cc:	f7fc feb4 	bl	8000238 <__aeabi_dsub>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4610      	mov	r0, r2
 80034d6:	4619      	mov	r1, r3
 80034d8:	f7fd fb5e 	bl	8000b98 <__aeabi_d2f>
 80034dc:	4603      	mov	r3, r0
 80034de:	ee07 3a90 	vmov	s15, r3
}
 80034e2:	eeb0 0a67 	vmov.f32	s0, s15
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	f3af 8000 	nop.w
 80034f0:	40468000 	.word	0x40468000
 80034f4:	00000000 	.word	0x00000000
 80034f8:	40efffe0 	.word	0x40efffe0
 80034fc:	00000000 	.word	0x00000000
 8003500:	4065e000 	.word	0x4065e000
 8003504:	00000000 	.word	0x00000000

08003508 <hardware_to_humidity_percentage>:

/*
 * Converts hardware representation of humidity to relative humidity as percentage
 */
static float hardware_to_humidity_percentage(uint16_t reading) {
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	80fb      	strh	r3, [r7, #6]
    return -6.0 + 125.0 * (reading / 65535.0);
 8003512:	88fb      	ldrh	r3, [r7, #6]
 8003514:	4618      	mov	r0, r3
 8003516:	f7fc ffdd 	bl	80004d4 <__aeabi_i2d>
 800351a:	a315      	add	r3, pc, #84	; (adr r3, 8003570 <hardware_to_humidity_percentage+0x68>)
 800351c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003520:	f7fd f96c 	bl	80007fc <__aeabi_ddiv>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4610      	mov	r0, r2
 800352a:	4619      	mov	r1, r3
 800352c:	f04f 0200 	mov.w	r2, #0
 8003530:	4b0d      	ldr	r3, [pc, #52]	; (8003568 <hardware_to_humidity_percentage+0x60>)
 8003532:	f7fd f839 	bl	80005a8 <__aeabi_dmul>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4610      	mov	r0, r2
 800353c:	4619      	mov	r1, r3
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	4b0a      	ldr	r3, [pc, #40]	; (800356c <hardware_to_humidity_percentage+0x64>)
 8003544:	f7fc fe78 	bl	8000238 <__aeabi_dsub>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	4610      	mov	r0, r2
 800354e:	4619      	mov	r1, r3
 8003550:	f7fd fb22 	bl	8000b98 <__aeabi_d2f>
 8003554:	4603      	mov	r3, r0
 8003556:	ee07 3a90 	vmov	s15, r3
}
 800355a:	eeb0 0a67 	vmov.f32	s0, s15
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	f3af 8000 	nop.w
 8003568:	405f4000 	.word	0x405f4000
 800356c:	40180000 	.word	0x40180000
 8003570:	00000000 	.word	0x00000000
 8003574:	40efffe0 	.word	0x40efffe0

08003578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003582:	4b0c      	ldr	r3, [pc, #48]	; (80035b4 <HAL_Init+0x3c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a0b      	ldr	r2, [pc, #44]	; (80035b4 <HAL_Init+0x3c>)
 8003588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800358c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800358e:	2003      	movs	r0, #3
 8003590:	f000 f96c 	bl	800386c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003594:	200f      	movs	r0, #15
 8003596:	f000 f80f 	bl	80035b8 <HAL_InitTick>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	71fb      	strb	r3, [r7, #7]
 80035a4:	e001      	b.n	80035aa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80035a6:	f7ff fbfa 	bl	8002d9e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80035aa:	79fb      	ldrb	r3, [r7, #7]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	58004000 	.word	0x58004000

080035b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80035c0:	2300      	movs	r3, #0
 80035c2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80035c4:	4b17      	ldr	r3, [pc, #92]	; (8003624 <HAL_InitTick+0x6c>)
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d024      	beq.n	8003616 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80035cc:	f002 fe24 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 80035d0:	4602      	mov	r2, r0
 80035d2:	4b14      	ldr	r3, [pc, #80]	; (8003624 <HAL_InitTick+0x6c>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	4619      	mov	r1, r3
 80035d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 f974 	bl	80038d2 <HAL_SYSTICK_Config>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10f      	bne.n	8003610 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b0f      	cmp	r3, #15
 80035f4:	d809      	bhi.n	800360a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035f6:	2200      	movs	r2, #0
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	f04f 30ff 	mov.w	r0, #4294967295
 80035fe:	f000 f940 	bl	8003882 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003602:	4a09      	ldr	r2, [pc, #36]	; (8003628 <HAL_InitTick+0x70>)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6013      	str	r3, [r2, #0]
 8003608:	e007      	b.n	800361a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	73fb      	strb	r3, [r7, #15]
 800360e:	e004      	b.n	800361a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	73fb      	strb	r3, [r7, #15]
 8003614:	e001      	b.n	800361a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800361a:	7bfb      	ldrb	r3, [r7, #15]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	20000014 	.word	0x20000014
 8003628:	20000010 	.word	0x20000010

0800362c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003630:	4b06      	ldr	r3, [pc, #24]	; (800364c <HAL_IncTick+0x20>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	4b06      	ldr	r3, [pc, #24]	; (8003650 <HAL_IncTick+0x24>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4413      	add	r3, r2
 800363c:	4a04      	ldr	r2, [pc, #16]	; (8003650 <HAL_IncTick+0x24>)
 800363e:	6013      	str	r3, [r2, #0]
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	20000014 	.word	0x20000014
 8003650:	2000059c 	.word	0x2000059c

08003654 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return uwTick;
 8003658:	4b03      	ldr	r3, [pc, #12]	; (8003668 <HAL_GetTick+0x14>)
 800365a:	681b      	ldr	r3, [r3, #0]
}
 800365c:	4618      	mov	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	2000059c 	.word	0x2000059c

0800366c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003670:	4b03      	ldr	r3, [pc, #12]	; (8003680 <HAL_GetTickPrio+0x14>)
 8003672:	681b      	ldr	r3, [r3, #0]
}
 8003674:	4618      	mov	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	20000010 	.word	0x20000010

08003684 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800368c:	f7ff ffe2 	bl	8003654 <HAL_GetTick>
 8003690:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800369c:	d005      	beq.n	80036aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800369e:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <HAL_Delay+0x44>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4413      	add	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036aa:	bf00      	nop
 80036ac:	f7ff ffd2 	bl	8003654 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d8f7      	bhi.n	80036ac <HAL_Delay+0x28>
  {
  }
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	20000014 	.word	0x20000014

080036cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036dc:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <__NVIC_SetPriorityGrouping+0x44>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036e8:	4013      	ands	r3, r2
 80036ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036fe:	4a04      	ldr	r2, [pc, #16]	; (8003710 <__NVIC_SetPriorityGrouping+0x44>)
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	60d3      	str	r3, [r2, #12]
}
 8003704:	bf00      	nop
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003718:	4b04      	ldr	r3, [pc, #16]	; (800372c <__NVIC_GetPriorityGrouping+0x18>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	0a1b      	lsrs	r3, r3, #8
 800371e:	f003 0307 	and.w	r3, r3, #7
}
 8003722:	4618      	mov	r0, r3
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	e000ed00 	.word	0xe000ed00

08003730 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800373a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373e:	2b00      	cmp	r3, #0
 8003740:	db0b      	blt.n	800375a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	f003 021f 	and.w	r2, r3, #31
 8003748:	4907      	ldr	r1, [pc, #28]	; (8003768 <__NVIC_EnableIRQ+0x38>)
 800374a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374e:	095b      	lsrs	r3, r3, #5
 8003750:	2001      	movs	r0, #1
 8003752:	fa00 f202 	lsl.w	r2, r0, r2
 8003756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	e000e100 	.word	0xe000e100

0800376c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	6039      	str	r1, [r7, #0]
 8003776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377c:	2b00      	cmp	r3, #0
 800377e:	db0a      	blt.n	8003796 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	b2da      	uxtb	r2, r3
 8003784:	490c      	ldr	r1, [pc, #48]	; (80037b8 <__NVIC_SetPriority+0x4c>)
 8003786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378a:	0112      	lsls	r2, r2, #4
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	440b      	add	r3, r1
 8003790:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003794:	e00a      	b.n	80037ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	b2da      	uxtb	r2, r3
 800379a:	4908      	ldr	r1, [pc, #32]	; (80037bc <__NVIC_SetPriority+0x50>)
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	3b04      	subs	r3, #4
 80037a4:	0112      	lsls	r2, r2, #4
 80037a6:	b2d2      	uxtb	r2, r2
 80037a8:	440b      	add	r3, r1
 80037aa:	761a      	strb	r2, [r3, #24]
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	e000e100 	.word	0xe000e100
 80037bc:	e000ed00 	.word	0xe000ed00

080037c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b089      	sub	sp, #36	; 0x24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f1c3 0307 	rsb	r3, r3, #7
 80037da:	2b04      	cmp	r3, #4
 80037dc:	bf28      	it	cs
 80037de:	2304      	movcs	r3, #4
 80037e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	3304      	adds	r3, #4
 80037e6:	2b06      	cmp	r3, #6
 80037e8:	d902      	bls.n	80037f0 <NVIC_EncodePriority+0x30>
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	3b03      	subs	r3, #3
 80037ee:	e000      	b.n	80037f2 <NVIC_EncodePriority+0x32>
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f4:	f04f 32ff 	mov.w	r2, #4294967295
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43da      	mvns	r2, r3
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	401a      	ands	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003808:	f04f 31ff 	mov.w	r1, #4294967295
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	fa01 f303 	lsl.w	r3, r1, r3
 8003812:	43d9      	mvns	r1, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003818:	4313      	orrs	r3, r2
         );
}
 800381a:	4618      	mov	r0, r3
 800381c:	3724      	adds	r7, #36	; 0x24
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3b01      	subs	r3, #1
 8003834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003838:	d301      	bcc.n	800383e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800383a:	2301      	movs	r3, #1
 800383c:	e00f      	b.n	800385e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800383e:	4a0a      	ldr	r2, [pc, #40]	; (8003868 <SysTick_Config+0x40>)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3b01      	subs	r3, #1
 8003844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003846:	210f      	movs	r1, #15
 8003848:	f04f 30ff 	mov.w	r0, #4294967295
 800384c:	f7ff ff8e 	bl	800376c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <SysTick_Config+0x40>)
 8003852:	2200      	movs	r2, #0
 8003854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003856:	4b04      	ldr	r3, [pc, #16]	; (8003868 <SysTick_Config+0x40>)
 8003858:	2207      	movs	r2, #7
 800385a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	e000e010 	.word	0xe000e010

0800386c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff ff29 	bl	80036cc <__NVIC_SetPriorityGrouping>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003882:	b580      	push	{r7, lr}
 8003884:	b086      	sub	sp, #24
 8003886:	af00      	add	r7, sp, #0
 8003888:	4603      	mov	r3, r0
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003890:	f7ff ff40 	bl	8003714 <__NVIC_GetPriorityGrouping>
 8003894:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	68b9      	ldr	r1, [r7, #8]
 800389a:	6978      	ldr	r0, [r7, #20]
 800389c:	f7ff ff90 	bl	80037c0 <NVIC_EncodePriority>
 80038a0:	4602      	mov	r2, r0
 80038a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038a6:	4611      	mov	r1, r2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff ff5f 	bl	800376c <__NVIC_SetPriority>
}
 80038ae:	bf00      	nop
 80038b0:	3718      	adds	r7, #24
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b082      	sub	sp, #8
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	4603      	mov	r3, r0
 80038be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff ff33 	bl	8003730 <__NVIC_EnableIRQ>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff ffa4 	bl	8003828 <SysTick_Config>
 80038e0:	4603      	mov	r3, r0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e04f      	b.n	800399c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d008      	beq.n	800391a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2204      	movs	r2, #4
 800390c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e040      	b.n	800399c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 020e 	bic.w	r2, r2, #14
 8003928:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003934:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003938:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394e:	f003 021c 	and.w	r2, r3, #28
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	2101      	movs	r1, #1
 8003958:	fa01 f202 	lsl.w	r2, r1, r2
 800395c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003966:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00c      	beq.n	800398a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800397e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003988:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d005      	beq.n	80039cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2204      	movs	r2, #4
 80039c4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	73fb      	strb	r3, [r7, #15]
 80039ca:	e047      	b.n	8003a5c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 020e 	bic.w	r2, r2, #14
 80039da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a00:	f003 021c 	and.w	r2, r3, #28
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a08:	2101      	movs	r1, #1
 8003a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a0e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a18:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00c      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a30:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a3a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	4798      	blx	r3
    }
  }
  return status;
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a76:	e14c      	b.n	8003d12 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	fa01 f303 	lsl.w	r3, r1, r3
 8003a84:	4013      	ands	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f000 813e 	beq.w	8003d0c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d005      	beq.n	8003aa8 <HAL_GPIO_Init+0x40>
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f003 0303 	and.w	r3, r3, #3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d130      	bne.n	8003b0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	2203      	movs	r2, #3
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	693a      	ldr	r2, [r7, #16]
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ade:	2201      	movs	r2, #1
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	43db      	mvns	r3, r3
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4013      	ands	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	091b      	lsrs	r3, r3, #4
 8003af4:	f003 0201 	and.w	r2, r3, #1
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	2b03      	cmp	r3, #3
 8003b14:	d017      	beq.n	8003b46 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	2203      	movs	r2, #3
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43db      	mvns	r3, r3
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	689a      	ldr	r2, [r3, #8]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	005b      	lsls	r3, r3, #1
 8003b36:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d123      	bne.n	8003b9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	08da      	lsrs	r2, r3, #3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3208      	adds	r2, #8
 8003b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f003 0307 	and.w	r3, r3, #7
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	220f      	movs	r2, #15
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	691a      	ldr	r2, [r3, #16]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	08da      	lsrs	r2, r3, #3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3208      	adds	r2, #8
 8003b94:	6939      	ldr	r1, [r7, #16]
 8003b96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	43db      	mvns	r3, r3
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f003 0203 	and.w	r2, r3, #3
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 8098 	beq.w	8003d0c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003bdc:	4a54      	ldr	r2, [pc, #336]	; (8003d30 <HAL_GPIO_Init+0x2c8>)
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	089b      	lsrs	r3, r3, #2
 8003be2:	3302      	adds	r3, #2
 8003be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	f003 0303 	and.w	r3, r3, #3
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	220f      	movs	r2, #15
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	43db      	mvns	r3, r3
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c06:	d019      	beq.n	8003c3c <HAL_GPIO_Init+0x1d4>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a4a      	ldr	r2, [pc, #296]	; (8003d34 <HAL_GPIO_Init+0x2cc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d013      	beq.n	8003c38 <HAL_GPIO_Init+0x1d0>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a49      	ldr	r2, [pc, #292]	; (8003d38 <HAL_GPIO_Init+0x2d0>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d00d      	beq.n	8003c34 <HAL_GPIO_Init+0x1cc>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a48      	ldr	r2, [pc, #288]	; (8003d3c <HAL_GPIO_Init+0x2d4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d007      	beq.n	8003c30 <HAL_GPIO_Init+0x1c8>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a47      	ldr	r2, [pc, #284]	; (8003d40 <HAL_GPIO_Init+0x2d8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d101      	bne.n	8003c2c <HAL_GPIO_Init+0x1c4>
 8003c28:	2304      	movs	r3, #4
 8003c2a:	e008      	b.n	8003c3e <HAL_GPIO_Init+0x1d6>
 8003c2c:	2307      	movs	r3, #7
 8003c2e:	e006      	b.n	8003c3e <HAL_GPIO_Init+0x1d6>
 8003c30:	2303      	movs	r3, #3
 8003c32:	e004      	b.n	8003c3e <HAL_GPIO_Init+0x1d6>
 8003c34:	2302      	movs	r3, #2
 8003c36:	e002      	b.n	8003c3e <HAL_GPIO_Init+0x1d6>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <HAL_GPIO_Init+0x1d6>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	f002 0203 	and.w	r2, r2, #3
 8003c44:	0092      	lsls	r2, r2, #2
 8003c46:	4093      	lsls	r3, r2
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c4e:	4938      	ldr	r1, [pc, #224]	; (8003d30 <HAL_GPIO_Init+0x2c8>)
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	089b      	lsrs	r3, r3, #2
 8003c54:	3302      	adds	r3, #2
 8003c56:	693a      	ldr	r2, [r7, #16]
 8003c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c5c:	4b39      	ldr	r3, [pc, #228]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	43db      	mvns	r3, r3
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d003      	beq.n	8003c80 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c80:	4a30      	ldr	r2, [pc, #192]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003c86:	4b2f      	ldr	r3, [pc, #188]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	43db      	mvns	r3, r3
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4013      	ands	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003caa:	4a26      	ldr	r2, [pc, #152]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003cb0:	4b24      	ldr	r3, [pc, #144]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cd6:	4a1b      	ldr	r2, [pc, #108]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8003cde:	4b19      	ldr	r3, [pc, #100]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4013      	ands	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d003      	beq.n	8003d04 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d04:	4a0f      	ldr	r2, [pc, #60]	; (8003d44 <HAL_GPIO_Init+0x2dc>)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f47f aeab 	bne.w	8003a78 <HAL_GPIO_Init+0x10>
  }
}
 8003d22:	bf00      	nop
 8003d24:	bf00      	nop
 8003d26:	371c      	adds	r7, #28
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	40010000 	.word	0x40010000
 8003d34:	48000400 	.word	0x48000400
 8003d38:	48000800 	.word	0x48000800
 8003d3c:	48000c00 	.word	0x48000c00
 8003d40:	48001000 	.word	0x48001000
 8003d44:	58000800 	.word	0x58000800

08003d48 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	460b      	mov	r3, r1
 8003d52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	887b      	ldrh	r3, [r7, #2]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d002      	beq.n	8003d66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]
 8003d64:	e001      	b.n	8003d6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d66:	2300      	movs	r3, #0
 8003d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	460b      	mov	r3, r1
 8003d82:	807b      	strh	r3, [r7, #2]
 8003d84:	4613      	mov	r3, r2
 8003d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d88:	787b      	ldrb	r3, [r7, #1]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d8e:	887a      	ldrh	r2, [r7, #2]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d94:	e002      	b.n	8003d9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d96:	887a      	ldrh	r2, [r7, #2]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e081      	b.n	8003ebe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fe ffec 	bl	8002dac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2224      	movs	r2, #36	; 0x24
 8003dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0201 	bic.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003df8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d107      	bne.n	8003e22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e1e:	609a      	str	r2, [r3, #8]
 8003e20:	e006      	b.n	8003e30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003e2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d104      	bne.n	8003e42 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	69d9      	ldr	r1, [r3, #28]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1a      	ldr	r2, [r3, #32]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2220      	movs	r2, #32
 8003eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3708      	adds	r7, #8
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
	...

08003ec8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b088      	sub	sp, #32
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	607a      	str	r2, [r7, #4]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	817b      	strh	r3, [r7, #10]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	f040 80da 	bne.w	800409e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d101      	bne.n	8003ef8 <HAL_I2C_Master_Transmit+0x30>
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	e0d3      	b.n	80040a0 <HAL_I2C_Master_Transmit+0x1d8>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f00:	f7ff fba8 	bl	8003654 <HAL_GetTick>
 8003f04:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	2319      	movs	r3, #25
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 fdc4 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e0be      	b.n	80040a0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2221      	movs	r2, #33	; 0x21
 8003f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2210      	movs	r2, #16
 8003f2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	893a      	ldrh	r2, [r7, #8]
 8003f42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	2bff      	cmp	r3, #255	; 0xff
 8003f52:	d90e      	bls.n	8003f72 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	22ff      	movs	r2, #255	; 0xff
 8003f58:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f5e:	b2da      	uxtb	r2, r3
 8003f60:	8979      	ldrh	r1, [r7, #10]
 8003f62:	4b51      	ldr	r3, [pc, #324]	; (80040a8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 ffd4 	bl	8004f18 <I2C_TransferConfig>
 8003f70:	e06c      	b.n	800404c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	8979      	ldrh	r1, [r7, #10]
 8003f84:	4b48      	ldr	r3, [pc, #288]	; (80040a8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 ffc3 	bl	8004f18 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003f92:	e05b      	b.n	800404c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	6a39      	ldr	r1, [r7, #32]
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 fdd0 	bl	8004b3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e07b      	b.n	80040a0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fac:	781a      	ldrb	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	b29a      	uxth	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d034      	beq.n	800404c <HAL_I2C_Master_Transmit+0x184>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d130      	bne.n	800404c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	2180      	movs	r1, #128	; 0x80
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f000 fd53 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e04d      	b.n	80040a0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004008:	b29b      	uxth	r3, r3
 800400a:	2bff      	cmp	r3, #255	; 0xff
 800400c:	d90e      	bls.n	800402c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	22ff      	movs	r2, #255	; 0xff
 8004012:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004018:	b2da      	uxtb	r2, r3
 800401a:	8979      	ldrh	r1, [r7, #10]
 800401c:	2300      	movs	r3, #0
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 ff77 	bl	8004f18 <I2C_TransferConfig>
 800402a:	e00f      	b.n	800404c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004030:	b29a      	uxth	r2, r3
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800403a:	b2da      	uxtb	r2, r3
 800403c:	8979      	ldrh	r1, [r7, #10]
 800403e:	2300      	movs	r3, #0
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 ff66 	bl	8004f18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d19e      	bne.n	8003f94 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	6a39      	ldr	r1, [r7, #32]
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f000 fdb6 	bl	8004bcc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e01a      	b.n	80040a0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2220      	movs	r2, #32
 8004070:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6859      	ldr	r1, [r3, #4]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4b0b      	ldr	r3, [pc, #44]	; (80040ac <HAL_I2C_Master_Transmit+0x1e4>)
 800407e:	400b      	ands	r3, r1
 8004080:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800409a:	2300      	movs	r3, #0
 800409c:	e000      	b.n	80040a0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800409e:	2302      	movs	r3, #2
  }
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3718      	adds	r7, #24
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	80002000 	.word	0x80002000
 80040ac:	fe00e800 	.word	0xfe00e800

080040b0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b088      	sub	sp, #32
 80040b4:	af02      	add	r7, sp, #8
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	607a      	str	r2, [r7, #4]
 80040ba:	461a      	mov	r2, r3
 80040bc:	460b      	mov	r3, r1
 80040be:	817b      	strh	r3, [r7, #10]
 80040c0:	4613      	mov	r3, r2
 80040c2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	f040 80db 	bne.w	8004288 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_I2C_Master_Receive+0x30>
 80040dc:	2302      	movs	r3, #2
 80040de:	e0d4      	b.n	800428a <HAL_I2C_Master_Receive+0x1da>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040e8:	f7ff fab4 	bl	8003654 <HAL_GetTick>
 80040ec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	2319      	movs	r3, #25
 80040f4:	2201      	movs	r2, #1
 80040f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 fcd0 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e0bf      	b.n	800428a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2222      	movs	r2, #34	; 0x22
 800410e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2210      	movs	r2, #16
 8004116:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	893a      	ldrh	r2, [r7, #8]
 800412a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004136:	b29b      	uxth	r3, r3
 8004138:	2bff      	cmp	r3, #255	; 0xff
 800413a:	d90e      	bls.n	800415a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	22ff      	movs	r2, #255	; 0xff
 8004140:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004146:	b2da      	uxtb	r2, r3
 8004148:	8979      	ldrh	r1, [r7, #10]
 800414a:	4b52      	ldr	r3, [pc, #328]	; (8004294 <HAL_I2C_Master_Receive+0x1e4>)
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004152:	68f8      	ldr	r0, [r7, #12]
 8004154:	f000 fee0 	bl	8004f18 <I2C_TransferConfig>
 8004158:	e06d      	b.n	8004236 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415e:	b29a      	uxth	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004168:	b2da      	uxtb	r2, r3
 800416a:	8979      	ldrh	r1, [r7, #10]
 800416c:	4b49      	ldr	r3, [pc, #292]	; (8004294 <HAL_I2C_Master_Receive+0x1e4>)
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 fecf 	bl	8004f18 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800417a:	e05c      	b.n	8004236 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800417c:	697a      	ldr	r2, [r7, #20]
 800417e:	6a39      	ldr	r1, [r7, #32]
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 fd67 	bl	8004c54 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004186:	4603      	mov	r3, r0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d001      	beq.n	8004190 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e07c      	b.n	800428a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	b2d2      	uxtb	r2, r2
 800419c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a2:	1c5a      	adds	r2, r3, #1
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d034      	beq.n	8004236 <HAL_I2C_Master_Receive+0x186>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d130      	bne.n	8004236 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	2200      	movs	r2, #0
 80041dc:	2180      	movs	r1, #128	; 0x80
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 fc5e 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e04d      	b.n	800428a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	2bff      	cmp	r3, #255	; 0xff
 80041f6:	d90e      	bls.n	8004216 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	22ff      	movs	r2, #255	; 0xff
 80041fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004202:	b2da      	uxtb	r2, r3
 8004204:	8979      	ldrh	r1, [r7, #10]
 8004206:	2300      	movs	r3, #0
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 fe82 	bl	8004f18 <I2C_TransferConfig>
 8004214:	e00f      	b.n	8004236 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004224:	b2da      	uxtb	r2, r3
 8004226:	8979      	ldrh	r1, [r7, #10]
 8004228:	2300      	movs	r3, #0
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 fe71 	bl	8004f18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800423a:	b29b      	uxth	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d19d      	bne.n	800417c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	6a39      	ldr	r1, [r7, #32]
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 fcc1 	bl	8004bcc <I2C_WaitOnSTOPFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e01a      	b.n	800428a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2220      	movs	r2, #32
 800425a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6859      	ldr	r1, [r3, #4]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	4b0c      	ldr	r3, [pc, #48]	; (8004298 <HAL_I2C_Master_Receive+0x1e8>)
 8004268:	400b      	ands	r3, r1
 800426a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	e000      	b.n	800428a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
  }
}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	80002400 	.word	0x80002400
 8004298:	fe00e800 	.word	0xfe00e800

0800429c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af02      	add	r7, sp, #8
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	461a      	mov	r2, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	817b      	strh	r3, [r7, #10]
 80042ae:	460b      	mov	r3, r1
 80042b0:	813b      	strh	r3, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b20      	cmp	r3, #32
 80042c0:	f040 80f9 	bne.w	80044b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d002      	beq.n	80042d0 <HAL_I2C_Mem_Write+0x34>
 80042ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d105      	bne.n	80042dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0ed      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <HAL_I2C_Mem_Write+0x4e>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e0e6      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042f2:	f7ff f9af 	bl	8003654 <HAL_GetTick>
 80042f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	9300      	str	r3, [sp, #0]
 80042fc:	2319      	movs	r3, #25
 80042fe:	2201      	movs	r2, #1
 8004300:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f000 fbcb 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d001      	beq.n	8004314 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e0d1      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2221      	movs	r2, #33	; 0x21
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2240      	movs	r2, #64	; 0x40
 8004320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a3a      	ldr	r2, [r7, #32]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004334:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2200      	movs	r2, #0
 800433a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800433c:	88f8      	ldrh	r0, [r7, #6]
 800433e:	893a      	ldrh	r2, [r7, #8]
 8004340:	8979      	ldrh	r1, [r7, #10]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	9301      	str	r3, [sp, #4]
 8004346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	4603      	mov	r3, r0
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 fadb 	bl	8004908 <I2C_RequestMemoryWrite>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e0a9      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	2bff      	cmp	r3, #255	; 0xff
 800436c:	d90e      	bls.n	800438c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	22ff      	movs	r2, #255	; 0xff
 8004372:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004378:	b2da      	uxtb	r2, r3
 800437a:	8979      	ldrh	r1, [r7, #10]
 800437c:	2300      	movs	r3, #0
 800437e:	9300      	str	r3, [sp, #0]
 8004380:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 fdc7 	bl	8004f18 <I2C_TransferConfig>
 800438a:	e00f      	b.n	80043ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004390:	b29a      	uxth	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800439a:	b2da      	uxtb	r2, r3
 800439c:	8979      	ldrh	r1, [r7, #10]
 800439e:	2300      	movs	r3, #0
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 fdb6 	bl	8004f18 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043b0:	68f8      	ldr	r0, [r7, #12]
 80043b2:	f000 fbc4 	bl	8004b3e <I2C_WaitOnTXISFlagUntilTimeout>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e07b      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c4:	781a      	ldrb	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d0:	1c5a      	adds	r2, r3, #1
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d034      	beq.n	8004464 <HAL_I2C_Mem_Write+0x1c8>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d130      	bne.n	8004464 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004408:	2200      	movs	r2, #0
 800440a:	2180      	movs	r1, #128	; 0x80
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 fb47 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d001      	beq.n	800441c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e04d      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004420:	b29b      	uxth	r3, r3
 8004422:	2bff      	cmp	r3, #255	; 0xff
 8004424:	d90e      	bls.n	8004444 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	22ff      	movs	r2, #255	; 0xff
 800442a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004430:	b2da      	uxtb	r2, r3
 8004432:	8979      	ldrh	r1, [r7, #10]
 8004434:	2300      	movs	r3, #0
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 fd6b 	bl	8004f18 <I2C_TransferConfig>
 8004442:	e00f      	b.n	8004464 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004448:	b29a      	uxth	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004452:	b2da      	uxtb	r2, r3
 8004454:	8979      	ldrh	r1, [r7, #10]
 8004456:	2300      	movs	r3, #0
 8004458:	9300      	str	r3, [sp, #0]
 800445a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 fd5a 	bl	8004f18 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d19e      	bne.n	80043ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fbaa 	bl	8004bcc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e01a      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2220      	movs	r2, #32
 8004488:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6859      	ldr	r1, [r3, #4]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	4b0a      	ldr	r3, [pc, #40]	; (80044c0 <HAL_I2C_Mem_Write+0x224>)
 8004496:	400b      	ands	r3, r1
 8004498:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2220      	movs	r2, #32
 800449e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e000      	b.n	80044b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80044b6:	2302      	movs	r3, #2
  }
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3718      	adds	r7, #24
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	fe00e800 	.word	0xfe00e800

080044c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b088      	sub	sp, #32
 80044c8:	af02      	add	r7, sp, #8
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	4608      	mov	r0, r1
 80044ce:	4611      	mov	r1, r2
 80044d0:	461a      	mov	r2, r3
 80044d2:	4603      	mov	r3, r0
 80044d4:	817b      	strh	r3, [r7, #10]
 80044d6:	460b      	mov	r3, r1
 80044d8:	813b      	strh	r3, [r7, #8]
 80044da:	4613      	mov	r3, r2
 80044dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b20      	cmp	r3, #32
 80044e8:	f040 80fd 	bne.w	80046e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <HAL_I2C_Mem_Read+0x34>
 80044f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d105      	bne.n	8004504 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e0f1      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800450a:	2b01      	cmp	r3, #1
 800450c:	d101      	bne.n	8004512 <HAL_I2C_Mem_Read+0x4e>
 800450e:	2302      	movs	r3, #2
 8004510:	e0ea      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800451a:	f7ff f89b 	bl	8003654 <HAL_GetTick>
 800451e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	2319      	movs	r3, #25
 8004526:	2201      	movs	r2, #1
 8004528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 fab7 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0d5      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2222      	movs	r2, #34	; 0x22
 8004540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2240      	movs	r2, #64	; 0x40
 8004548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6a3a      	ldr	r2, [r7, #32]
 8004556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800455c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004564:	88f8      	ldrh	r0, [r7, #6]
 8004566:	893a      	ldrh	r2, [r7, #8]
 8004568:	8979      	ldrh	r1, [r7, #10]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	4603      	mov	r3, r0
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fa1b 	bl	80049b0 <I2C_RequestMemoryRead>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d005      	beq.n	800458c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e0ad      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004590:	b29b      	uxth	r3, r3
 8004592:	2bff      	cmp	r3, #255	; 0xff
 8004594:	d90e      	bls.n	80045b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	22ff      	movs	r2, #255	; 0xff
 800459a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	8979      	ldrh	r1, [r7, #10]
 80045a4:	4b52      	ldr	r3, [pc, #328]	; (80046f0 <HAL_I2C_Mem_Read+0x22c>)
 80045a6:	9300      	str	r3, [sp, #0]
 80045a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 fcb3 	bl	8004f18 <I2C_TransferConfig>
 80045b2:	e00f      	b.n	80045d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	8979      	ldrh	r1, [r7, #10]
 80045c6:	4b4a      	ldr	r3, [pc, #296]	; (80046f0 <HAL_I2C_Mem_Read+0x22c>)
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f000 fca2 	bl	8004f18 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045da:	2200      	movs	r2, #0
 80045dc:	2104      	movs	r1, #4
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f000 fa5e 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d001      	beq.n	80045ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e07c      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f8:	b2d2      	uxtb	r2, r2
 80045fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800460a:	3b01      	subs	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004616:	b29b      	uxth	r3, r3
 8004618:	3b01      	subs	r3, #1
 800461a:	b29a      	uxth	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004624:	b29b      	uxth	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d034      	beq.n	8004694 <HAL_I2C_Mem_Read+0x1d0>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800462e:	2b00      	cmp	r3, #0
 8004630:	d130      	bne.n	8004694 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004638:	2200      	movs	r2, #0
 800463a:	2180      	movs	r1, #128	; 0x80
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fa2f 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e04d      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004650:	b29b      	uxth	r3, r3
 8004652:	2bff      	cmp	r3, #255	; 0xff
 8004654:	d90e      	bls.n	8004674 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	22ff      	movs	r2, #255	; 0xff
 800465a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004660:	b2da      	uxtb	r2, r3
 8004662:	8979      	ldrh	r1, [r7, #10]
 8004664:	2300      	movs	r3, #0
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 fc53 	bl	8004f18 <I2C_TransferConfig>
 8004672:	e00f      	b.n	8004694 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004678:	b29a      	uxth	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004682:	b2da      	uxtb	r2, r3
 8004684:	8979      	ldrh	r1, [r7, #10]
 8004686:	2300      	movs	r3, #0
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f000 fc42 	bl	8004f18 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004698:	b29b      	uxth	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d19a      	bne.n	80045d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fa92 	bl	8004bcc <I2C_WaitOnSTOPFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e01a      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2220      	movs	r2, #32
 80046b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6859      	ldr	r1, [r3, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <HAL_I2C_Mem_Read+0x230>)
 80046c6:	400b      	ands	r3, r1
 80046c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046e2:	2300      	movs	r3, #0
 80046e4:	e000      	b.n	80046e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80046e6:	2302      	movs	r3, #2
  }
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	80002400 	.word	0x80002400
 80046f4:	fe00e800 	.word	0xfe00e800

080046f8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b08a      	sub	sp, #40	; 0x28
 80046fc:	af02      	add	r7, sp, #8
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	607a      	str	r2, [r7, #4]
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	460b      	mov	r3, r1
 8004706:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004708:	2300      	movs	r3, #0
 800470a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b20      	cmp	r3, #32
 8004716:	f040 80f1 	bne.w	80048fc <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	699b      	ldr	r3, [r3, #24]
 8004720:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004724:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004728:	d101      	bne.n	800472e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800472a:	2302      	movs	r3, #2
 800472c:	e0e7      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_I2C_IsDeviceReady+0x44>
 8004738:	2302      	movs	r3, #2
 800473a:	e0e0      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2224      	movs	r2, #36	; 0x24
 8004748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	2b01      	cmp	r3, #1
 8004758:	d107      	bne.n	800476a <HAL_I2C_IsDeviceReady+0x72>
 800475a:	897b      	ldrh	r3, [r7, #10]
 800475c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004760:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004764:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004768:	e004      	b.n	8004774 <HAL_I2C_IsDeviceReady+0x7c>
 800476a:	897b      	ldrh	r3, [r7, #10]
 800476c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004770:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	6812      	ldr	r2, [r2, #0]
 8004778:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800477a:	f7fe ff6b 	bl	8003654 <HAL_GetTick>
 800477e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	f003 0320 	and.w	r3, r3, #32
 800478a:	2b20      	cmp	r3, #32
 800478c:	bf0c      	ite	eq
 800478e:	2301      	moveq	r3, #1
 8004790:	2300      	movne	r3, #0
 8004792:	b2db      	uxtb	r3, r3
 8004794:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	f003 0310 	and.w	r3, r3, #16
 80047a0:	2b10      	cmp	r3, #16
 80047a2:	bf0c      	ite	eq
 80047a4:	2301      	moveq	r3, #1
 80047a6:	2300      	movne	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80047ac:	e034      	b.n	8004818 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d01a      	beq.n	80047ec <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047b6:	f7fe ff4d 	bl	8003654 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d302      	bcc.n	80047cc <HAL_I2C_IsDeviceReady+0xd4>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10f      	bne.n	80047ec <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2220      	movs	r2, #32
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047d8:	f043 0220 	orr.w	r2, r3, #32
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e088      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b20      	cmp	r3, #32
 80047f8:	bf0c      	ite	eq
 80047fa:	2301      	moveq	r3, #1
 80047fc:	2300      	movne	r3, #0
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	699b      	ldr	r3, [r3, #24]
 8004808:	f003 0310 	and.w	r3, r3, #16
 800480c:	2b10      	cmp	r3, #16
 800480e:	bf0c      	ite	eq
 8004810:	2301      	moveq	r3, #1
 8004812:	2300      	movne	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004818:	7ffb      	ldrb	r3, [r7, #31]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d102      	bne.n	8004824 <HAL_I2C_IsDeviceReady+0x12c>
 800481e:	7fbb      	ldrb	r3, [r7, #30]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d0c4      	beq.n	80047ae <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f003 0310 	and.w	r3, r3, #16
 800482e:	2b10      	cmp	r3, #16
 8004830:	d01a      	beq.n	8004868 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2200      	movs	r2, #0
 800483a:	2120      	movs	r1, #32
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 f92f 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e058      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2220      	movs	r2, #32
 8004852:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004864:	2300      	movs	r3, #0
 8004866:	e04a      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2200      	movs	r2, #0
 8004870:	2120      	movs	r1, #32
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f914 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e03d      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2210      	movs	r2, #16
 8004888:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2220      	movs	r2, #32
 8004890:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	429a      	cmp	r2, r3
 8004898:	d118      	bne.n	80048cc <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048a8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2200      	movs	r2, #0
 80048b2:	2120      	movs	r1, #32
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 f8f3 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e01c      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2220      	movs	r2, #32
 80048ca:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	3301      	adds	r3, #1
 80048d0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	f63f af3b 	bhi.w	8004752 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2220      	movs	r2, #32
 80048e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e000      	b.n	80048fe <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80048fc:	2302      	movs	r3, #2
  }
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3720      	adds	r7, #32
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
	...

08004908 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af02      	add	r7, sp, #8
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	4608      	mov	r0, r1
 8004912:	4611      	mov	r1, r2
 8004914:	461a      	mov	r2, r3
 8004916:	4603      	mov	r3, r0
 8004918:	817b      	strh	r3, [r7, #10]
 800491a:	460b      	mov	r3, r1
 800491c:	813b      	strh	r3, [r7, #8]
 800491e:	4613      	mov	r3, r2
 8004920:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004922:	88fb      	ldrh	r3, [r7, #6]
 8004924:	b2da      	uxtb	r2, r3
 8004926:	8979      	ldrh	r1, [r7, #10]
 8004928:	4b20      	ldr	r3, [pc, #128]	; (80049ac <I2C_RequestMemoryWrite+0xa4>)
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 faf1 	bl	8004f18 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004936:	69fa      	ldr	r2, [r7, #28]
 8004938:	69b9      	ldr	r1, [r7, #24]
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 f8ff 	bl	8004b3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d001      	beq.n	800494a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e02c      	b.n	80049a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800494a:	88fb      	ldrh	r3, [r7, #6]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d105      	bne.n	800495c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004950:	893b      	ldrh	r3, [r7, #8]
 8004952:	b2da      	uxtb	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	629a      	str	r2, [r3, #40]	; 0x28
 800495a:	e015      	b.n	8004988 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800495c:	893b      	ldrh	r3, [r7, #8]
 800495e:	0a1b      	lsrs	r3, r3, #8
 8004960:	b29b      	uxth	r3, r3
 8004962:	b2da      	uxtb	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	69b9      	ldr	r1, [r7, #24]
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 f8e5 	bl	8004b3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e012      	b.n	80049a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800497e:	893b      	ldrh	r3, [r7, #8]
 8004980:	b2da      	uxtb	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	9300      	str	r3, [sp, #0]
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	2200      	movs	r2, #0
 8004990:	2180      	movs	r1, #128	; 0x80
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f884 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	80002000 	.word	0x80002000

080049b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af02      	add	r7, sp, #8
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	4608      	mov	r0, r1
 80049ba:	4611      	mov	r1, r2
 80049bc:	461a      	mov	r2, r3
 80049be:	4603      	mov	r3, r0
 80049c0:	817b      	strh	r3, [r7, #10]
 80049c2:	460b      	mov	r3, r1
 80049c4:	813b      	strh	r3, [r7, #8]
 80049c6:	4613      	mov	r3, r2
 80049c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80049ca:	88fb      	ldrh	r3, [r7, #6]
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	8979      	ldrh	r1, [r7, #10]
 80049d0:	4b20      	ldr	r3, [pc, #128]	; (8004a54 <I2C_RequestMemoryRead+0xa4>)
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	2300      	movs	r3, #0
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f000 fa9e 	bl	8004f18 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049dc:	69fa      	ldr	r2, [r7, #28]
 80049de:	69b9      	ldr	r1, [r7, #24]
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 f8ac 	bl	8004b3e <I2C_WaitOnTXISFlagUntilTimeout>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e02c      	b.n	8004a4a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049f0:	88fb      	ldrh	r3, [r7, #6]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d105      	bne.n	8004a02 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049f6:	893b      	ldrh	r3, [r7, #8]
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	629a      	str	r2, [r3, #40]	; 0x28
 8004a00:	e015      	b.n	8004a2e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a02:	893b      	ldrh	r3, [r7, #8]
 8004a04:	0a1b      	lsrs	r3, r3, #8
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a10:	69fa      	ldr	r2, [r7, #28]
 8004a12:	69b9      	ldr	r1, [r7, #24]
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 f892 	bl	8004b3e <I2C_WaitOnTXISFlagUntilTimeout>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e012      	b.n	8004a4a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a24:	893b      	ldrh	r3, [r7, #8]
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2200      	movs	r2, #0
 8004a36:	2140      	movs	r1, #64	; 0x40
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 f831 	bl	8004aa0 <I2C_WaitOnFlagUntilTimeout>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e000      	b.n	8004a4a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	80002000 	.word	0x80002000

08004a58 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d103      	bne.n	8004a76 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2200      	movs	r2, #0
 8004a74:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	f003 0301 	and.w	r3, r3, #1
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d007      	beq.n	8004a94 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699a      	ldr	r2, [r3, #24]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	619a      	str	r2, [r3, #24]
  }
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	603b      	str	r3, [r7, #0]
 8004aac:	4613      	mov	r3, r2
 8004aae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ab0:	e031      	b.n	8004b16 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ab8:	d02d      	beq.n	8004b16 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aba:	f7fe fdcb 	bl	8003654 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	683a      	ldr	r2, [r7, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d302      	bcc.n	8004ad0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d122      	bne.n	8004b16 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	699a      	ldr	r2, [r3, #24]
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	429a      	cmp	r2, r3
 8004ade:	bf0c      	ite	eq
 8004ae0:	2301      	moveq	r3, #1
 8004ae2:	2300      	movne	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	79fb      	ldrb	r3, [r7, #7]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d113      	bne.n	8004b16 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af2:	f043 0220 	orr.w	r2, r3, #32
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e00f      	b.n	8004b36 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	699a      	ldr	r2, [r3, #24]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	bf0c      	ite	eq
 8004b26:	2301      	moveq	r3, #1
 8004b28:	2300      	movne	r3, #0
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d0be      	beq.n	8004ab2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b3e:	b580      	push	{r7, lr}
 8004b40:	b084      	sub	sp, #16
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	60f8      	str	r0, [r7, #12]
 8004b46:	60b9      	str	r1, [r7, #8]
 8004b48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b4a:	e033      	b.n	8004bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	68b9      	ldr	r1, [r7, #8]
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f901 	bl	8004d58 <I2C_IsErrorOccurred>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d001      	beq.n	8004b60 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e031      	b.n	8004bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b66:	d025      	beq.n	8004bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b68:	f7fe fd74 	bl	8003654 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d302      	bcc.n	8004b7e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d11a      	bne.n	8004bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	f003 0302 	and.w	r3, r3, #2
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d013      	beq.n	8004bb4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b90:	f043 0220 	orr.w	r2, r3, #32
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e007      	b.n	8004bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d1c4      	bne.n	8004b4c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bd8:	e02f      	b.n	8004c3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 f8ba 	bl	8004d58 <I2C_IsErrorOccurred>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e02d      	b.n	8004c4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bee:	f7fe fd31 	bl	8003654 <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d302      	bcc.n	8004c04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d11a      	bne.n	8004c3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	f003 0320 	and.w	r3, r3, #32
 8004c0e:	2b20      	cmp	r3, #32
 8004c10:	d013      	beq.n	8004c3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c16:	f043 0220 	orr.w	r2, r3, #32
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e007      	b.n	8004c4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f003 0320 	and.w	r3, r3, #32
 8004c44:	2b20      	cmp	r3, #32
 8004c46:	d1c8      	bne.n	8004bda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
	...

08004c54 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c60:	e06b      	b.n	8004d3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f876 	bl	8004d58 <I2C_IsErrorOccurred>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e069      	b.n	8004d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	f003 0320 	and.w	r3, r3, #32
 8004c80:	2b20      	cmp	r3, #32
 8004c82:	d138      	bne.n	8004cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	f003 0304 	and.w	r3, r3, #4
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d105      	bne.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	e055      	b.n	8004d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	f003 0310 	and.w	r3, r3, #16
 8004ca8:	2b10      	cmp	r3, #16
 8004caa:	d107      	bne.n	8004cbc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2210      	movs	r2, #16
 8004cb2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2204      	movs	r2, #4
 8004cb8:	645a      	str	r2, [r3, #68]	; 0x44
 8004cba:	e002      	b.n	8004cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6859      	ldr	r1, [r3, #4]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	4b1f      	ldr	r3, [pc, #124]	; (8004d54 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8004cd6:	400b      	ands	r3, r1
 8004cd8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e029      	b.n	8004d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cf6:	f7fe fcad 	bl	8003654 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d302      	bcc.n	8004d0c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d116      	bne.n	8004d3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	f003 0304 	and.w	r3, r3, #4
 8004d16:	2b04      	cmp	r3, #4
 8004d18:	d00f      	beq.n	8004d3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1e:	f043 0220 	orr.w	r2, r3, #32
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e007      	b.n	8004d4a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d18c      	bne.n	8004c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	fe00e800 	.word	0xfe00e800

08004d58 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b08a      	sub	sp, #40	; 0x28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d64:	2300      	movs	r3, #0
 8004d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004d72:	2300      	movs	r3, #0
 8004d74:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	f003 0310 	and.w	r3, r3, #16
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d068      	beq.n	8004e56 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2210      	movs	r2, #16
 8004d8a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d8c:	e049      	b.n	8004e22 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d045      	beq.n	8004e22 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d96:	f7fe fc5d 	bl	8003654 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d302      	bcc.n	8004dac <I2C_IsErrorOccurred+0x54>
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d13a      	bne.n	8004e22 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004db6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004dbe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dce:	d121      	bne.n	8004e14 <I2C_IsErrorOccurred+0xbc>
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dd6:	d01d      	beq.n	8004e14 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004dd8:	7cfb      	ldrb	r3, [r7, #19]
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	d01a      	beq.n	8004e14 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004dee:	f7fe fc31 	bl	8003654 <HAL_GetTick>
 8004df2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004df4:	e00e      	b.n	8004e14 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004df6:	f7fe fc2d 	bl	8003654 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b19      	cmp	r3, #25
 8004e02:	d907      	bls.n	8004e14 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004e04:	6a3b      	ldr	r3, [r7, #32]
 8004e06:	f043 0320 	orr.w	r3, r3, #32
 8004e0a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004e12:	e006      	b.n	8004e22 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	f003 0320 	and.w	r3, r3, #32
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	d1e9      	bne.n	8004df6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	f003 0320 	and.w	r3, r3, #32
 8004e2c:	2b20      	cmp	r3, #32
 8004e2e:	d003      	beq.n	8004e38 <I2C_IsErrorOccurred+0xe0>
 8004e30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0aa      	beq.n	8004d8e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d103      	bne.n	8004e48 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2220      	movs	r2, #32
 8004e46:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	f043 0304 	orr.w	r3, r3, #4
 8004e4e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	f043 0301 	orr.w	r3, r3, #1
 8004e6e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00b      	beq.n	8004ea2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	f043 0308 	orr.w	r3, r3, #8
 8004e90:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e9a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00b      	beq.n	8004ec4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	f043 0302 	orr.w	r3, r3, #2
 8004eb2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ebc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d01c      	beq.n	8004f06 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f7ff fdc3 	bl	8004a58 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6859      	ldr	r1, [r3, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	4b0d      	ldr	r3, [pc, #52]	; (8004f14 <I2C_IsErrorOccurred+0x1bc>)
 8004ede:	400b      	ands	r3, r1
 8004ee0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
 8004ee8:	431a      	orrs	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2220      	movs	r2, #32
 8004ef2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004f06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3728      	adds	r7, #40	; 0x28
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	fe00e800 	.word	0xfe00e800

08004f18 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	607b      	str	r3, [r7, #4]
 8004f22:	460b      	mov	r3, r1
 8004f24:	817b      	strh	r3, [r7, #10]
 8004f26:	4613      	mov	r3, r2
 8004f28:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f2a:	897b      	ldrh	r3, [r7, #10]
 8004f2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f30:	7a7b      	ldrb	r3, [r7, #9]
 8004f32:	041b      	lsls	r3, r3, #16
 8004f34:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f38:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f46:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685a      	ldr	r2, [r3, #4]
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	0d5b      	lsrs	r3, r3, #21
 8004f52:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004f56:	4b08      	ldr	r3, [pc, #32]	; (8004f78 <I2C_TransferConfig+0x60>)
 8004f58:	430b      	orrs	r3, r1
 8004f5a:	43db      	mvns	r3, r3
 8004f5c:	ea02 0103 	and.w	r1, r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	430a      	orrs	r2, r1
 8004f68:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004f6a:	bf00      	nop
 8004f6c:	371c      	adds	r7, #28
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	03ff63ff 	.word	0x03ff63ff

08004f7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b20      	cmp	r3, #32
 8004f90:	d138      	bne.n	8005004 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d101      	bne.n	8004fa0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e032      	b.n	8005006 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2224      	movs	r2, #36	; 0x24
 8004fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0201 	bic.w	r2, r2, #1
 8004fbe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004fce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6819      	ldr	r1, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0201 	orr.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005000:	2300      	movs	r3, #0
 8005002:	e000      	b.n	8005006 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005004:	2302      	movs	r3, #2
  }
}
 8005006:	4618      	mov	r0, r3
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005012:	b480      	push	{r7}
 8005014:	b085      	sub	sp, #20
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
 800501a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b20      	cmp	r3, #32
 8005026:	d139      	bne.n	800509c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800502e:	2b01      	cmp	r3, #1
 8005030:	d101      	bne.n	8005036 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005032:	2302      	movs	r3, #2
 8005034:	e033      	b.n	800509e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2224      	movs	r2, #36	; 0x24
 8005042:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f022 0201 	bic.w	r2, r2, #1
 8005054:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005064:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	021b      	lsls	r3, r3, #8
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	4313      	orrs	r3, r2
 800506e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f042 0201 	orr.w	r2, r2, #1
 8005086:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005098:	2300      	movs	r3, #0
 800509a:	e000      	b.n	800509e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800509c:	2302      	movs	r3, #2
  }
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
	...

080050ac <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050b0:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a04      	ldr	r2, [pc, #16]	; (80050c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80050b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ba:	6013      	str	r3, [r2, #0]
}
 80050bc:	bf00      	nop
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	58000400 	.word	0x58000400

080050cc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80050d0:	4b04      	ldr	r3, [pc, #16]	; (80050e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	58000400 	.word	0x58000400

080050e8 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80050ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050fa:	d101      	bne.n	8005100 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80050fc:	2301      	movs	r3, #1
 80050fe:	e000      	b.n	8005102 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800511a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800511e:	6013      	str	r3, [r2, #0]
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800512a:	b480      	push	{r7}
 800512c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800512e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005138:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513c:	6013      	str	r3, [r2, #0]
}
 800513e:	bf00      	nop
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800514c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005156:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800515a:	d101      	bne.n	8005160 <LL_RCC_HSE_IsReady+0x18>
 800515c:	2301      	movs	r3, #1
 800515e:	e000      	b.n	8005162 <LL_RCC_HSE_IsReady+0x1a>
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800517a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800517e:	6013      	str	r3, [r2, #0]
}
 8005180:	bf00      	nop
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800518a:	b480      	push	{r7}
 800518c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800518e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800519c:	6013      	str	r3, [r2, #0]
}
 800519e:	bf00      	nop
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80051a8:	b480      	push	{r7}
 80051aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80051ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ba:	d101      	bne.n	80051c0 <LL_RCC_HSI_IsReady+0x18>
 80051bc:	2301      	movs	r3, #1
 80051be:	e000      	b.n	80051c2 <LL_RCC_HSI_IsReady+0x1a>
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80051d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	061b      	lsls	r3, r3, #24
 80051e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051e6:	4313      	orrs	r3, r2
 80051e8:	604b      	str	r3, [r1, #4]
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr

080051f6 <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 80051f6:	b480      	push	{r7}
 80051f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80051fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005202:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800520e:	bf00      	nop
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800521c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005220:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005224:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005228:	f023 0301 	bic.w	r3, r3, #1
 800522c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8005230:	bf00      	nop
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 800523a:	b480      	push	{r7}
 800523c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800523e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005242:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b02      	cmp	r3, #2
 800524c:	d101      	bne.n	8005252 <LL_RCC_HSI48_IsReady+0x18>
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <LL_RCC_HSI48_IsReady+0x1a>
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 800525e:	b480      	push	{r7}
 8005260:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005262:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800526a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800526e:	f043 0301 	orr.w	r3, r3, #1
 8005272:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005276:	bf00      	nop
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8005280:	b480      	push	{r7}
 8005282:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005288:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800528c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005290:	f023 0301 	bic.w	r3, r3, #1
 8005294:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005298:	bf00      	nop
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 80052a2:	b480      	push	{r7}
 80052a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80052a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052b2:	f043 0304 	orr.w	r3, r3, #4
 80052b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80052ba:	bf00      	nop
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80052c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052d4:	f023 0304 	bic.w	r3, r3, #4
 80052d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80052dc:	bf00      	nop
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80052e6:	b480      	push	{r7}
 80052e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80052ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d101      	bne.n	80052fe <LL_RCC_LSE_IsReady+0x18>
 80052fa:	2301      	movs	r3, #1
 80052fc:	e000      	b.n	8005300 <LL_RCC_LSE_IsReady+0x1a>
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800530a:	b480      	push	{r7}
 800530c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800530e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005312:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005316:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800531a:	f043 0301 	orr.w	r3, r3, #1
 800531e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005322:	bf00      	nop
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8005330:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005334:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005338:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005344:	bf00      	nop
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800534e:	b480      	push	{r7}
 8005350:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8005352:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005356:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b02      	cmp	r3, #2
 8005360:	d101      	bne.n	8005366 <LL_RCC_LSI1_IsReady+0x18>
 8005362:	2301      	movs	r3, #1
 8005364:	e000      	b.n	8005368 <LL_RCC_LSI1_IsReady+0x1a>
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8005372:	b480      	push	{r7}
 8005374:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800537a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800537e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005382:	f043 0304 	orr.w	r3, r3, #4
 8005386:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800538a:	bf00      	nop
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8005398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800539c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053a4:	f023 0304 	bic.w	r3, r3, #4
 80053a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80053ac:	bf00      	nop
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 80053b6:	b480      	push	{r7}
 80053b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80053ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b08      	cmp	r3, #8
 80053c8:	d101      	bne.n	80053ce <LL_RCC_LSI2_IsReady+0x18>
 80053ca:	2301      	movs	r3, #1
 80053cc:	e000      	b.n	80053d0 <LL_RCC_LSI2_IsReady+0x1a>
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80053e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053ea:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	021b      	lsls	r3, r3, #8
 80053f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8005408:	b480      	push	{r7}
 800540a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800540c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005416:	f043 0301 	orr.w	r3, r3, #1
 800541a:	6013      	str	r3, [r2, #0]
}
 800541c:	bf00      	nop
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8005426:	b480      	push	{r7}
 8005428:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800542a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005434:	f023 0301 	bic.w	r3, r3, #1
 8005438:	6013      	str	r3, [r2, #0]
}
 800543a:	bf00      	nop
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005448:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0302 	and.w	r3, r3, #2
 8005452:	2b02      	cmp	r3, #2
 8005454:	d101      	bne.n	800545a <LL_RCC_MSI_IsReady+0x16>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <LL_RCC_MSI_IsReady+0x18>
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8005466:	b480      	push	{r7}
 8005468:	b083      	sub	sp, #12
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800546e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005478:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4313      	orrs	r3, r2
 8005480:	600b      	str	r3, [r1, #0]
}
 8005482:	bf00      	nop
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800548e:	b480      	push	{r7}
 8005490:	b083      	sub	sp, #12
 8005492:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005494:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800549e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2bb0      	cmp	r3, #176	; 0xb0
 80054a4:	d901      	bls.n	80054aa <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 80054a6:	23b0      	movs	r3, #176	; 0xb0
 80054a8:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 80054aa:	687b      	ldr	r3, [r7, #4]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80054c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	021b      	lsls	r3, r3, #8
 80054ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054d2:	4313      	orrs	r3, r2
 80054d4:	604b      	str	r3, [r1, #4]
}
 80054d6:	bf00      	nop
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80054e2:	b480      	push	{r7}
 80054e4:	b083      	sub	sp, #12
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80054ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f023 0203 	bic.w	r2, r3, #3
 80054f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	608b      	str	r3, [r1, #8]
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr

0800550a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800550a:	b480      	push	{r7}
 800550c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800550e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	f003 030c 	and.w	r3, r3, #12
}
 8005518:	4618      	mov	r0, r3
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8005522:	b480      	push	{r7}
 8005524:	b083      	sub	sp, #12
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800552a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005534:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4313      	orrs	r3, r2
 800553c:	608b      	str	r3, [r1, #8]
}
 800553e:	bf00      	nop
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800554a:	b480      	push	{r7}
 800554c:	b083      	sub	sp, #12
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005556:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800555a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800555e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800556a:	bf00      	nop
 800556c:	370c      	adds	r7, #12
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8005576:	b480      	push	{r7}
 8005578:	b083      	sub	sp, #12
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800557e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005582:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005586:	f023 020f 	bic.w	r2, r3, #15
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	091b      	lsrs	r3, r3, #4
 800558e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005592:	4313      	orrs	r3, r2
 8005594:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80055ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80055b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4313      	orrs	r3, r2
 80055be:	608b      	str	r3, [r1, #8]
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80055d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	608b      	str	r3, [r1, #8]
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80055f4:	b480      	push	{r7}
 80055f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80055f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005602:	4618      	mov	r0, r3
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005610:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005614:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005618:	011b      	lsls	r3, r3, #4
 800561a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800561e:	4618      	mov	r0, r3
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005628:	b480      	push	{r7}
 800562a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800562c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005636:	4618      	mov	r0, r3
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005640:	b480      	push	{r7}
 8005642:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005644:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800564e:	4618      	mov	r0, r3
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800565c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800566a:	6013      	str	r3, [r2, #0]
}
 800566c:	bf00      	nop
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005676:	b480      	push	{r7}
 8005678:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800567a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005684:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005688:	6013      	str	r3, [r2, #0]
}
 800568a:	bf00      	nop
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005698:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056a6:	d101      	bne.n	80056ac <LL_RCC_PLL_IsReady+0x18>
 80056a8:	2301      	movs	r3, #1
 80056aa:	e000      	b.n	80056ae <LL_RCC_PLL_IsReady+0x1a>
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80056bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	0a1b      	lsrs	r3, r3, #8
 80056c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80056d2:	b480      	push	{r7}
 80056d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80056d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80056ea:	b480      	push	{r7}
 80056ec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80056ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr

08005702 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005702:	b480      	push	{r7}
 8005704:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	f003 0303 	and.w	r3, r3, #3
}
 8005710:	4618      	mov	r0, r3
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800571a:	b480      	push	{r7}
 800571c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800571e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800572c:	d101      	bne.n	8005732 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800572e:	2301      	movs	r3, #1
 8005730:	e000      	b.n	8005734 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr

0800573e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800573e:	b480      	push	{r7}
 8005740:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8005742:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005746:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800574a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005752:	d101      	bne.n	8005758 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8005754:	2301      	movs	r3, #1
 8005756:	e000      	b.n	800575a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005764:	b480      	push	{r7}
 8005766:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005768:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800576c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005778:	d101      	bne.n	800577e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800577a:	2301      	movs	r3, #1
 800577c:	e000      	b.n	8005780 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800578a:	b480      	push	{r7}
 800578c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800578e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005798:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800579c:	d101      	bne.n	80057a2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80057ae:	b480      	push	{r7}
 80057b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80057b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057c0:	d101      	bne.n	80057c6 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80057c2:	2301      	movs	r3, #1
 80057c4:	e000      	b.n	80057c8 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
	...

080057d4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057d4:	b590      	push	{r4, r7, lr}
 80057d6:	b08d      	sub	sp, #52	; 0x34
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d101      	bne.n	80057e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e363      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 808d 	beq.w	800590e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057f4:	f7ff fe89 	bl	800550a <LL_RCC_GetSysClkSource>
 80057f8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057fa:	f7ff ff82 	bl	8005702 <LL_RCC_PLL_GetMainSource>
 80057fe:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005802:	2b00      	cmp	r3, #0
 8005804:	d005      	beq.n	8005812 <HAL_RCC_OscConfig+0x3e>
 8005806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005808:	2b0c      	cmp	r3, #12
 800580a:	d147      	bne.n	800589c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800580c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800580e:	2b01      	cmp	r3, #1
 8005810:	d144      	bne.n	800589c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69db      	ldr	r3, [r3, #28]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e347      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8005822:	f7ff fe34 	bl	800548e <LL_RCC_MSI_GetRange>
 8005826:	4603      	mov	r3, r0
 8005828:	429c      	cmp	r4, r3
 800582a:	d914      	bls.n	8005856 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005830:	4618      	mov	r0, r3
 8005832:	f000 fd31 	bl	8006298 <RCC_SetFlashLatencyFromMSIRange>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d001      	beq.n	8005840 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e336      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	4618      	mov	r0, r3
 8005846:	f7ff fe0e 	bl	8005466 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff fe32 	bl	80054b8 <LL_RCC_MSI_SetCalibTrimming>
 8005854:	e013      	b.n	800587e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585a:	4618      	mov	r0, r3
 800585c:	f7ff fe03 	bl	8005466 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	4618      	mov	r0, r3
 8005866:	f7ff fe27 	bl	80054b8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586e:	4618      	mov	r0, r3
 8005870:	f000 fd12 	bl	8006298 <RCC_SetFlashLatencyFromMSIRange>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e317      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800587e:	f000 fccb 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 8005882:	4603      	mov	r3, r0
 8005884:	4aa4      	ldr	r2, [pc, #656]	; (8005b18 <HAL_RCC_OscConfig+0x344>)
 8005886:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005888:	4ba4      	ldr	r3, [pc, #656]	; (8005b1c <HAL_RCC_OscConfig+0x348>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f7fd fe93 	bl	80035b8 <HAL_InitTick>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d039      	beq.n	800590c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e308      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d01e      	beq.n	80058e2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80058a4:	f7ff fdb0 	bl	8005408 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058a8:	f7fd fed4 	bl	8003654 <HAL_GetTick>
 80058ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80058ae:	e008      	b.n	80058c2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058b0:	f7fd fed0 	bl	8003654 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e2f5      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80058c2:	f7ff fdbf 	bl	8005444 <LL_RCC_MSI_IsReady>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0f1      	beq.n	80058b0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff fdc8 	bl	8005466 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
 80058da:	4618      	mov	r0, r3
 80058dc:	f7ff fdec 	bl	80054b8 <LL_RCC_MSI_SetCalibTrimming>
 80058e0:	e015      	b.n	800590e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80058e2:	f7ff fda0 	bl	8005426 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058e6:	f7fd feb5 	bl	8003654 <HAL_GetTick>
 80058ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058ee:	f7fd feb1 	bl	8003654 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e2d6      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005900:	f7ff fda0 	bl	8005444 <LL_RCC_MSI_IsReady>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1f1      	bne.n	80058ee <HAL_RCC_OscConfig+0x11a>
 800590a:	e000      	b.n	800590e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800590c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d047      	beq.n	80059aa <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800591a:	f7ff fdf6 	bl	800550a <LL_RCC_GetSysClkSource>
 800591e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005920:	f7ff feef 	bl	8005702 <LL_RCC_PLL_GetMainSource>
 8005924:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	2b08      	cmp	r3, #8
 800592a:	d005      	beq.n	8005938 <HAL_RCC_OscConfig+0x164>
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	2b0c      	cmp	r3, #12
 8005930:	d108      	bne.n	8005944 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	2b03      	cmp	r3, #3
 8005936:	d105      	bne.n	8005944 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d134      	bne.n	80059aa <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e2b4      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800594c:	d102      	bne.n	8005954 <HAL_RCC_OscConfig+0x180>
 800594e:	f7ff fbdd 	bl	800510c <LL_RCC_HSE_Enable>
 8005952:	e001      	b.n	8005958 <HAL_RCC_OscConfig+0x184>
 8005954:	f7ff fbe9 	bl	800512a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d012      	beq.n	8005986 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005960:	f7fd fe78 	bl	8003654 <HAL_GetTick>
 8005964:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005966:	e008      	b.n	800597a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005968:	f7fd fe74 	bl	8003654 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b64      	cmp	r3, #100	; 0x64
 8005974:	d901      	bls.n	800597a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e299      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800597a:	f7ff fbe5 	bl	8005148 <LL_RCC_HSE_IsReady>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0f1      	beq.n	8005968 <HAL_RCC_OscConfig+0x194>
 8005984:	e011      	b.n	80059aa <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005986:	f7fd fe65 	bl	8003654 <HAL_GetTick>
 800598a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800598e:	f7fd fe61 	bl	8003654 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b64      	cmp	r3, #100	; 0x64
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e286      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80059a0:	f7ff fbd2 	bl	8005148 <LL_RCC_HSE_IsReady>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1f1      	bne.n	800598e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0302 	and.w	r3, r3, #2
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d04c      	beq.n	8005a50 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059b6:	f7ff fda8 	bl	800550a <LL_RCC_GetSysClkSource>
 80059ba:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059bc:	f7ff fea1 	bl	8005702 <LL_RCC_PLL_GetMainSource>
 80059c0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	2b04      	cmp	r3, #4
 80059c6:	d005      	beq.n	80059d4 <HAL_RCC_OscConfig+0x200>
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	2b0c      	cmp	r3, #12
 80059cc:	d10e      	bne.n	80059ec <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d10b      	bne.n	80059ec <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d101      	bne.n	80059e0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e266      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7ff fbf1 	bl	80051cc <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80059ea:	e031      	b.n	8005a50 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d019      	beq.n	8005a28 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059f4:	f7ff fbba 	bl	800516c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f8:	f7fd fe2c 	bl	8003654 <HAL_GetTick>
 80059fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a00:	f7fd fe28 	bl	8003654 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e24d      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005a12:	f7ff fbc9 	bl	80051a8 <LL_RCC_HSI_IsReady>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d0f1      	beq.n	8005a00 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff fbd3 	bl	80051cc <LL_RCC_HSI_SetCalibTrimming>
 8005a26:	e013      	b.n	8005a50 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a28:	f7ff fbaf 	bl	800518a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2c:	f7fd fe12 	bl	8003654 <HAL_GetTick>
 8005a30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a34:	f7fd fe0e 	bl	8003654 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e233      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005a46:	f7ff fbaf 	bl	80051a8 <LL_RCC_HSI_IsReady>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1f1      	bne.n	8005a34 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d106      	bne.n	8005a6a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 80a3 	beq.w	8005bb0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d076      	beq.n	8005b60 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d046      	beq.n	8005b0c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8005a7e:	f7ff fc66 	bl	800534e <LL_RCC_LSI1_IsReady>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d113      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005a88:	f7ff fc3f 	bl	800530a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005a8c:	f7fd fde2 	bl	8003654 <HAL_GetTick>
 8005a90:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005a94:	f7fd fdde 	bl	8003654 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e203      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8005aa6:	f7ff fc52 	bl	800534e <LL_RCC_LSI1_IsReady>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d0f1      	beq.n	8005a94 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8005ab0:	f7ff fc5f 	bl	8005372 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab4:	f7fd fdce 	bl	8003654 <HAL_GetTick>
 8005ab8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005abc:	f7fd fdca 	bl	8003654 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b03      	cmp	r3, #3
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e1ef      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8005ace:	f7ff fc72 	bl	80053b6 <LL_RCC_LSI2_IsReady>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0f1      	beq.n	8005abc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7ff fc7c 	bl	80053da <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8005ae2:	f7ff fc23 	bl	800532c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae6:	f7fd fdb5 	bl	8003654 <HAL_GetTick>
 8005aea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005aec:	e008      	b.n	8005b00 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005aee:	f7fd fdb1 	bl	8003654 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d901      	bls.n	8005b00 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e1d6      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8005b00:	f7ff fc25 	bl	800534e <LL_RCC_LSI1_IsReady>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1f1      	bne.n	8005aee <HAL_RCC_OscConfig+0x31a>
 8005b0a:	e051      	b.n	8005bb0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005b0c:	f7ff fbfd 	bl	800530a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b10:	f7fd fda0 	bl	8003654 <HAL_GetTick>
 8005b14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005b16:	e00c      	b.n	8005b32 <HAL_RCC_OscConfig+0x35e>
 8005b18:	20000008 	.word	0x20000008
 8005b1c:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005b20:	f7fd fd98 	bl	8003654 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e1bd      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005b32:	f7ff fc0c 	bl	800534e <LL_RCC_LSI1_IsReady>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d0f1      	beq.n	8005b20 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8005b3c:	f7ff fc2a 	bl	8005394 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005b40:	e008      	b.n	8005b54 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005b42:	f7fd fd87 	bl	8003654 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	2b03      	cmp	r3, #3
 8005b4e:	d901      	bls.n	8005b54 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e1ac      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005b54:	f7ff fc2f 	bl	80053b6 <LL_RCC_LSI2_IsReady>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1f1      	bne.n	8005b42 <HAL_RCC_OscConfig+0x36e>
 8005b5e:	e027      	b.n	8005bb0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8005b60:	f7ff fc18 	bl	8005394 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b64:	f7fd fd76 	bl	8003654 <HAL_GetTick>
 8005b68:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005b6c:	f7fd fd72 	bl	8003654 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e197      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005b7e:	f7ff fc1a 	bl	80053b6 <LL_RCC_LSI2_IsReady>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1f1      	bne.n	8005b6c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005b88:	f7ff fbd0 	bl	800532c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b8c:	f7fd fd62 	bl	8003654 <HAL_GetTick>
 8005b90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005b94:	f7fd fd5e 	bl	8003654 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e183      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8005ba6:	f7ff fbd2 	bl	800534e <LL_RCC_LSI1_IsReady>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1f1      	bne.n	8005b94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0304 	and.w	r3, r3, #4
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d05b      	beq.n	8005c74 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bbc:	4ba7      	ldr	r3, [pc, #668]	; (8005e5c <HAL_RCC_OscConfig+0x688>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d114      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005bc8:	f7ff fa70 	bl	80050ac <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bcc:	f7fd fd42 	bl	8003654 <HAL_GetTick>
 8005bd0:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bd4:	f7fd fd3e 	bl	8003654 <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e163      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005be6:	4b9d      	ldr	r3, [pc, #628]	; (8005e5c <HAL_RCC_OscConfig+0x688>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d0f0      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689b      	ldr	r3, [r3, #8]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d102      	bne.n	8005c00 <HAL_RCC_OscConfig+0x42c>
 8005bfa:	f7ff fb30 	bl	800525e <LL_RCC_LSE_Enable>
 8005bfe:	e00c      	b.n	8005c1a <HAL_RCC_OscConfig+0x446>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	2b05      	cmp	r3, #5
 8005c06:	d104      	bne.n	8005c12 <HAL_RCC_OscConfig+0x43e>
 8005c08:	f7ff fb4b 	bl	80052a2 <LL_RCC_LSE_EnableBypass>
 8005c0c:	f7ff fb27 	bl	800525e <LL_RCC_LSE_Enable>
 8005c10:	e003      	b.n	8005c1a <HAL_RCC_OscConfig+0x446>
 8005c12:	f7ff fb35 	bl	8005280 <LL_RCC_LSE_Disable>
 8005c16:	f7ff fb55 	bl	80052c4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d014      	beq.n	8005c4c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c22:	f7fd fd17 	bl	8003654 <HAL_GetTick>
 8005c26:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005c28:	e00a      	b.n	8005c40 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c2a:	f7fd fd13 	bl	8003654 <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d901      	bls.n	8005c40 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005c3c:	2303      	movs	r3, #3
 8005c3e:	e136      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005c40:	f7ff fb51 	bl	80052e6 <LL_RCC_LSE_IsReady>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d0ef      	beq.n	8005c2a <HAL_RCC_OscConfig+0x456>
 8005c4a:	e013      	b.n	8005c74 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c4c:	f7fd fd02 	bl	8003654 <HAL_GetTick>
 8005c50:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005c52:	e00a      	b.n	8005c6a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c54:	f7fd fcfe 	bl	8003654 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d901      	bls.n	8005c6a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e121      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005c6a:	f7ff fb3c 	bl	80052e6 <LL_RCC_LSE_IsReady>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1ef      	bne.n	8005c54 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d02c      	beq.n	8005cda <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d014      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c88:	f7ff fab5 	bl	80051f6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c8c:	f7fd fce2 	bl	8003654 <HAL_GetTick>
 8005c90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005c92:	e008      	b.n	8005ca6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c94:	f7fd fcde 	bl	8003654 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	2b02      	cmp	r3, #2
 8005ca0:	d901      	bls.n	8005ca6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e103      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8005ca6:	f7ff fac8 	bl	800523a <LL_RCC_HSI48_IsReady>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d0f1      	beq.n	8005c94 <HAL_RCC_OscConfig+0x4c0>
 8005cb0:	e013      	b.n	8005cda <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005cb2:	f7ff fab1 	bl	8005218 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb6:	f7fd fccd 	bl	8003654 <HAL_GetTick>
 8005cba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005cbc:	e008      	b.n	8005cd0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cbe:	f7fd fcc9 	bl	8003654 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d901      	bls.n	8005cd0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e0ee      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005cd0:	f7ff fab3 	bl	800523a <LL_RCC_HSI48_IsReady>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1f1      	bne.n	8005cbe <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f000 80e4 	beq.w	8005eac <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ce4:	f7ff fc11 	bl	800550a <LL_RCC_GetSysClkSource>
 8005ce8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8005cea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf6:	2b02      	cmp	r3, #2
 8005cf8:	f040 80b4 	bne.w	8005e64 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f003 0203 	and.w	r2, r3, #3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d123      	bne.n	8005d52 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d11c      	bne.n	8005d52 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	0a1b      	lsrs	r3, r3, #8
 8005d1c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d114      	bne.n	8005d52 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d10d      	bne.n	8005d52 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d106      	bne.n	8005d52 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d05d      	beq.n	8005e0e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	2b0c      	cmp	r3, #12
 8005d56:	d058      	beq.n	8005e0a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005d58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d001      	beq.n	8005d6a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e0a1      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005d6a:	f7ff fc84 	bl	8005676 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d6e:	f7fd fc71 	bl	8003654 <HAL_GetTick>
 8005d72:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d74:	e008      	b.n	8005d88 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d76:	f7fd fc6d 	bl	8003654 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d901      	bls.n	8005d88 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e092      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1ef      	bne.n	8005d76 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	4b30      	ldr	r3, [pc, #192]	; (8005e60 <HAL_RCC_OscConfig+0x68c>)
 8005d9e:	4013      	ands	r3, r2
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005da8:	4311      	orrs	r1, r2
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005dae:	0212      	lsls	r2, r2, #8
 8005db0:	4311      	orrs	r1, r2
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005db6:	4311      	orrs	r1, r2
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005dbc:	4311      	orrs	r1, r2
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005dcc:	f7ff fc44 	bl	8005658 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dde:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005de0:	f7fd fc38 	bl	8003654 <HAL_GetTick>
 8005de4:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005de6:	e008      	b.n	8005dfa <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de8:	f7fd fc34 	bl	8003654 <HAL_GetTick>
 8005dec:	4602      	mov	r2, r0
 8005dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d901      	bls.n	8005dfa <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e059      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0ef      	beq.n	8005de8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e08:	e050      	b.n	8005eac <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e04f      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d147      	bne.n	8005eac <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005e1c:	f7ff fc1c 	bl	8005658 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e2e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e30:	f7fd fc10 	bl	8003654 <HAL_GetTick>
 8005e34:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e36:	e008      	b.n	8005e4a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e38:	f7fd fc0c 	bl	8003654 <HAL_GetTick>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e40:	1ad3      	subs	r3, r2, r3
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d901      	bls.n	8005e4a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e031      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d0ef      	beq.n	8005e38 <HAL_RCC_OscConfig+0x664>
 8005e58:	e028      	b.n	8005eac <HAL_RCC_OscConfig+0x6d8>
 8005e5a:	bf00      	nop
 8005e5c:	58000400 	.word	0x58000400
 8005e60:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	2b0c      	cmp	r3, #12
 8005e68:	d01e      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6a:	f7ff fc04 	bl	8005676 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e6e:	f7fd fbf1 	bl	8003654 <HAL_GetTick>
 8005e72:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e74:	e008      	b.n	8005e88 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e76:	f7fd fbed 	bl	8003654 <HAL_GetTick>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d901      	bls.n	8005e88 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e012      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1ef      	bne.n	8005e76 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ea0:	4b05      	ldr	r3, [pc, #20]	; (8005eb8 <HAL_RCC_OscConfig+0x6e4>)
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	60cb      	str	r3, [r1, #12]
 8005ea6:	e001      	b.n	8005eac <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e000      	b.n	8005eae <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3734      	adds	r7, #52	; 0x34
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd90      	pop	{r4, r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	eefefffc 	.word	0xeefefffc

08005ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b084      	sub	sp, #16
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e12d      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ed0:	4b98      	ldr	r3, [pc, #608]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d91b      	bls.n	8005f16 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ede:	4b95      	ldr	r3, [pc, #596]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f023 0207 	bic.w	r2, r3, #7
 8005ee6:	4993      	ldr	r1, [pc, #588]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eee:	f7fd fbb1 	bl	8003654 <HAL_GetTick>
 8005ef2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef4:	e008      	b.n	8005f08 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005ef6:	f7fd fbad 	bl	8003654 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d901      	bls.n	8005f08 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e111      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f08:	4b8a      	ldr	r3, [pc, #552]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0307 	and.w	r3, r3, #7
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d1ef      	bne.n	8005ef6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d016      	beq.n	8005f50 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff fafb 	bl	8005522 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005f2c:	f7fd fb92 	bl	8003654 <HAL_GetTick>
 8005f30:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005f32:	e008      	b.n	8005f46 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005f34:	f7fd fb8e 	bl	8003654 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e0f2      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005f46:	f7ff fbe8 	bl	800571a <LL_RCC_IsActiveFlag_HPRE>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0f1      	beq.n	8005f34 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 0320 	and.w	r3, r3, #32
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d016      	beq.n	8005f8a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7ff faf2 	bl	800554a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005f66:	f7fd fb75 	bl	8003654 <HAL_GetTick>
 8005f6a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005f6e:	f7fd fb71 	bl	8003654 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e0d5      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005f80:	f7ff fbdd 	bl	800573e <LL_RCC_IsActiveFlag_C2HPRE>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0f1      	beq.n	8005f6e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d016      	beq.n	8005fc4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7ff faeb 	bl	8005576 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005fa0:	f7fd fb58 	bl	8003654 <HAL_GetTick>
 8005fa4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005fa8:	f7fd fb54 	bl	8003654 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e0b8      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005fba:	f7ff fbd3 	bl	8005764 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d0f1      	beq.n	8005fa8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0304 	and.w	r3, r3, #4
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d016      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7ff fae5 	bl	80055a4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005fda:	f7fd fb3b 	bl	8003654 <HAL_GetTick>
 8005fde:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005fe0:	e008      	b.n	8005ff4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005fe2:	f7fd fb37 	bl	8003654 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d901      	bls.n	8005ff4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e09b      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005ff4:	f7ff fbc9 	bl	800578a <LL_RCC_IsActiveFlag_PPRE1>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d0f1      	beq.n	8005fe2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b00      	cmp	r3, #0
 8006008:	d017      	beq.n	800603a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	4618      	mov	r0, r3
 8006012:	f7ff fadb 	bl	80055cc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006016:	f7fd fb1d 	bl	8003654 <HAL_GetTick>
 800601a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800601c:	e008      	b.n	8006030 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800601e:	f7fd fb19 	bl	8003654 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e07d      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006030:	f7ff fbbd 	bl	80057ae <LL_RCC_IsActiveFlag_PPRE2>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d0f1      	beq.n	800601e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d043      	beq.n	80060ce <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	2b02      	cmp	r3, #2
 800604c:	d106      	bne.n	800605c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800604e:	f7ff f87b 	bl	8005148 <LL_RCC_HSE_IsReady>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d11e      	bne.n	8006096 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e067      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	2b03      	cmp	r3, #3
 8006062:	d106      	bne.n	8006072 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006064:	f7ff fb16 	bl	8005694 <LL_RCC_PLL_IsReady>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d113      	bne.n	8006096 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e05c      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d106      	bne.n	8006088 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800607a:	f7ff f9e3 	bl	8005444 <LL_RCC_MSI_IsReady>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d108      	bne.n	8006096 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e051      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006088:	f7ff f88e 	bl	80051a8 <LL_RCC_HSI_IsReady>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e04a      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	4618      	mov	r0, r3
 800609c:	f7ff fa21 	bl	80054e2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060a0:	f7fd fad8 	bl	8003654 <HAL_GetTick>
 80060a4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060a6:	e00a      	b.n	80060be <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060a8:	f7fd fad4 	bl	8003654 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e036      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060be:	f7ff fa24 	bl	800550a <LL_RCC_GetSysClkSource>
 80060c2:	4602      	mov	r2, r0
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d1ec      	bne.n	80060a8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060ce:	4b19      	ldr	r3, [pc, #100]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d21b      	bcs.n	8006114 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060dc:	4b15      	ldr	r3, [pc, #84]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f023 0207 	bic.w	r2, r3, #7
 80060e4:	4913      	ldr	r1, [pc, #76]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060ec:	f7fd fab2 	bl	8003654 <HAL_GetTick>
 80060f0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80060f4:	f7fd faae 	bl	8003654 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e012      	b.n	800612c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006106:	4b0b      	ldr	r3, [pc, #44]	; (8006134 <HAL_RCC_ClockConfig+0x278>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0307 	and.w	r3, r3, #7
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	d1ef      	bne.n	80060f4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006114:	f000 f880 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 8006118:	4603      	mov	r3, r0
 800611a:	4a07      	ldr	r2, [pc, #28]	; (8006138 <HAL_RCC_ClockConfig+0x27c>)
 800611c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800611e:	f7fd faa5 	bl	800366c <HAL_GetTickPrio>
 8006122:	4603      	mov	r3, r0
 8006124:	4618      	mov	r0, r3
 8006126:	f7fd fa47 	bl	80035b8 <HAL_InitTick>
 800612a:	4603      	mov	r3, r0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	58004000 	.word	0x58004000
 8006138:	20000008 	.word	0x20000008

0800613c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800613c:	b590      	push	{r4, r7, lr}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006142:	f7ff f9e2 	bl	800550a <LL_RCC_GetSysClkSource>
 8006146:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10a      	bne.n	8006164 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800614e:	f7ff f99e 	bl	800548e <LL_RCC_MSI_GetRange>
 8006152:	4603      	mov	r3, r0
 8006154:	091b      	lsrs	r3, r3, #4
 8006156:	f003 030f 	and.w	r3, r3, #15
 800615a:	4a2b      	ldr	r2, [pc, #172]	; (8006208 <HAL_RCC_GetSysClockFreq+0xcc>)
 800615c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006160:	60fb      	str	r3, [r7, #12]
 8006162:	e04b      	b.n	80061fc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2b04      	cmp	r3, #4
 8006168:	d102      	bne.n	8006170 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800616a:	4b28      	ldr	r3, [pc, #160]	; (800620c <HAL_RCC_GetSysClockFreq+0xd0>)
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	e045      	b.n	80061fc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2b08      	cmp	r3, #8
 8006174:	d10a      	bne.n	800618c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006176:	f7fe ffb7 	bl	80050e8 <LL_RCC_HSE_IsEnabledDiv2>
 800617a:	4603      	mov	r3, r0
 800617c:	2b01      	cmp	r3, #1
 800617e:	d102      	bne.n	8006186 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006180:	4b23      	ldr	r3, [pc, #140]	; (8006210 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	e03a      	b.n	80061fc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006186:	4b23      	ldr	r3, [pc, #140]	; (8006214 <HAL_RCC_GetSysClockFreq+0xd8>)
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	e037      	b.n	80061fc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800618c:	f7ff fab9 	bl	8005702 <LL_RCC_PLL_GetMainSource>
 8006190:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	2b02      	cmp	r3, #2
 8006196:	d003      	beq.n	80061a0 <HAL_RCC_GetSysClockFreq+0x64>
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	2b03      	cmp	r3, #3
 800619c:	d003      	beq.n	80061a6 <HAL_RCC_GetSysClockFreq+0x6a>
 800619e:	e00d      	b.n	80061bc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80061a0:	4b1a      	ldr	r3, [pc, #104]	; (800620c <HAL_RCC_GetSysClockFreq+0xd0>)
 80061a2:	60bb      	str	r3, [r7, #8]
        break;
 80061a4:	e015      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80061a6:	f7fe ff9f 	bl	80050e8 <LL_RCC_HSE_IsEnabledDiv2>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d102      	bne.n	80061b6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80061b0:	4b17      	ldr	r3, [pc, #92]	; (8006210 <HAL_RCC_GetSysClockFreq+0xd4>)
 80061b2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80061b4:	e00d      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80061b6:	4b17      	ldr	r3, [pc, #92]	; (8006214 <HAL_RCC_GetSysClockFreq+0xd8>)
 80061b8:	60bb      	str	r3, [r7, #8]
        break;
 80061ba:	e00a      	b.n	80061d2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80061bc:	f7ff f967 	bl	800548e <LL_RCC_MSI_GetRange>
 80061c0:	4603      	mov	r3, r0
 80061c2:	091b      	lsrs	r3, r3, #4
 80061c4:	f003 030f 	and.w	r3, r3, #15
 80061c8:	4a0f      	ldr	r2, [pc, #60]	; (8006208 <HAL_RCC_GetSysClockFreq+0xcc>)
 80061ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ce:	60bb      	str	r3, [r7, #8]
        break;
 80061d0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80061d2:	f7ff fa71 	bl	80056b8 <LL_RCC_PLL_GetN>
 80061d6:	4602      	mov	r2, r0
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	fb03 f402 	mul.w	r4, r3, r2
 80061de:	f7ff fa84 	bl	80056ea <LL_RCC_PLL_GetDivider>
 80061e2:	4603      	mov	r3, r0
 80061e4:	091b      	lsrs	r3, r3, #4
 80061e6:	3301      	adds	r3, #1
 80061e8:	fbb4 f4f3 	udiv	r4, r4, r3
 80061ec:	f7ff fa71 	bl	80056d2 <LL_RCC_PLL_GetR>
 80061f0:	4603      	mov	r3, r0
 80061f2:	0f5b      	lsrs	r3, r3, #29
 80061f4:	3301      	adds	r3, #1
 80061f6:	fbb4 f3f3 	udiv	r3, r4, r3
 80061fa:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80061fc:	68fb      	ldr	r3, [r7, #12]
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3714      	adds	r7, #20
 8006202:	46bd      	mov	sp, r7
 8006204:	bd90      	pop	{r4, r7, pc}
 8006206:	bf00      	nop
 8006208:	0800de74 	.word	0x0800de74
 800620c:	00f42400 	.word	0x00f42400
 8006210:	003d0900 	.word	0x003d0900
 8006214:	007a1200 	.word	0x007a1200

08006218 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006218:	b598      	push	{r3, r4, r7, lr}
 800621a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800621c:	f7ff ff8e 	bl	800613c <HAL_RCC_GetSysClockFreq>
 8006220:	4604      	mov	r4, r0
 8006222:	f7ff f9e7 	bl	80055f4 <LL_RCC_GetAHBPrescaler>
 8006226:	4603      	mov	r3, r0
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	4a03      	ldr	r2, [pc, #12]	; (800623c <HAL_RCC_GetHCLKFreq+0x24>)
 8006230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006234:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006238:	4618      	mov	r0, r3
 800623a:	bd98      	pop	{r3, r4, r7, pc}
 800623c:	0800de14 	.word	0x0800de14

08006240 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006240:	b598      	push	{r3, r4, r7, lr}
 8006242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006244:	f7ff ffe8 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 8006248:	4604      	mov	r4, r0
 800624a:	f7ff f9ed 	bl	8005628 <LL_RCC_GetAPB1Prescaler>
 800624e:	4603      	mov	r3, r0
 8006250:	0a1b      	lsrs	r3, r3, #8
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	4a04      	ldr	r2, [pc, #16]	; (8006268 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800625c:	f003 031f 	and.w	r3, r3, #31
 8006260:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006264:	4618      	mov	r0, r3
 8006266:	bd98      	pop	{r3, r4, r7, pc}
 8006268:	0800de54 	.word	0x0800de54

0800626c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800626c:	b598      	push	{r3, r4, r7, lr}
 800626e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006270:	f7ff ffd2 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 8006274:	4604      	mov	r4, r0
 8006276:	f7ff f9e3 	bl	8005640 <LL_RCC_GetAPB2Prescaler>
 800627a:	4603      	mov	r3, r0
 800627c:	0adb      	lsrs	r3, r3, #11
 800627e:	f003 0307 	and.w	r3, r3, #7
 8006282:	4a04      	ldr	r2, [pc, #16]	; (8006294 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006288:	f003 031f 	and.w	r3, r3, #31
 800628c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006290:	4618      	mov	r0, r3
 8006292:	bd98      	pop	{r3, r4, r7, pc}
 8006294:	0800de54 	.word	0x0800de54

08006298 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006298:	b590      	push	{r4, r7, lr}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2bb0      	cmp	r3, #176	; 0xb0
 80062a4:	d903      	bls.n	80062ae <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80062a6:	4b15      	ldr	r3, [pc, #84]	; (80062fc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80062a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062aa:	60fb      	str	r3, [r7, #12]
 80062ac:	e007      	b.n	80062be <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	4a11      	ldr	r2, [pc, #68]	; (80062fc <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80062b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062bc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80062be:	f7ff f9a5 	bl	800560c <LL_RCC_GetAHB4Prescaler>
 80062c2:	4603      	mov	r3, r0
 80062c4:	091b      	lsrs	r3, r3, #4
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	4a0d      	ldr	r2, [pc, #52]	; (8006300 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80062cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	4a0a      	ldr	r2, [pc, #40]	; (8006304 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80062dc:	fba2 2303 	umull	r2, r3, r2, r3
 80062e0:	0c9c      	lsrs	r4, r3, #18
 80062e2:	f7fe fef3 	bl	80050cc <HAL_PWREx_GetVoltageRange>
 80062e6:	4603      	mov	r3, r0
 80062e8:	4619      	mov	r1, r3
 80062ea:	4620      	mov	r0, r4
 80062ec:	f000 f80c 	bl	8006308 <RCC_SetFlashLatency>
 80062f0:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3714      	adds	r7, #20
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd90      	pop	{r4, r7, pc}
 80062fa:	bf00      	nop
 80062fc:	0800de74 	.word	0x0800de74
 8006300:	0800de14 	.word	0x0800de14
 8006304:	431bde83 	.word	0x431bde83

08006308 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006308:	b590      	push	{r4, r7, lr}
 800630a:	b093      	sub	sp, #76	; 0x4c
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8006312:	4b37      	ldr	r3, [pc, #220]	; (80063f0 <RCC_SetFlashLatency+0xe8>)
 8006314:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8006318:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800631a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800631e:	4a35      	ldr	r2, [pc, #212]	; (80063f4 <RCC_SetFlashLatency+0xec>)
 8006320:	f107 031c 	add.w	r3, r7, #28
 8006324:	ca07      	ldmia	r2, {r0, r1, r2}
 8006326:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800632a:	4b33      	ldr	r3, [pc, #204]	; (80063f8 <RCC_SetFlashLatency+0xf0>)
 800632c:	f107 040c 	add.w	r4, r7, #12
 8006330:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006332:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006336:	2300      	movs	r3, #0
 8006338:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006340:	d11a      	bne.n	8006378 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006342:	2300      	movs	r3, #0
 8006344:	643b      	str	r3, [r7, #64]	; 0x40
 8006346:	e013      	b.n	8006370 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006348:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	3348      	adds	r3, #72	; 0x48
 800634e:	443b      	add	r3, r7
 8006350:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	429a      	cmp	r2, r3
 8006358:	d807      	bhi.n	800636a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800635a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	3348      	adds	r3, #72	; 0x48
 8006360:	443b      	add	r3, r7
 8006362:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8006366:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8006368:	e020      	b.n	80063ac <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800636a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800636c:	3301      	adds	r3, #1
 800636e:	643b      	str	r3, [r7, #64]	; 0x40
 8006370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006372:	2b03      	cmp	r3, #3
 8006374:	d9e8      	bls.n	8006348 <RCC_SetFlashLatency+0x40>
 8006376:	e019      	b.n	80063ac <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006378:	2300      	movs	r3, #0
 800637a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800637c:	e013      	b.n	80063a6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800637e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	3348      	adds	r3, #72	; 0x48
 8006384:	443b      	add	r3, r7
 8006386:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	429a      	cmp	r2, r3
 800638e:	d807      	bhi.n	80063a0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	3348      	adds	r3, #72	; 0x48
 8006396:	443b      	add	r3, r7
 8006398:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800639c:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800639e:	e005      	b.n	80063ac <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80063a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a2:	3301      	adds	r3, #1
 80063a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d9e8      	bls.n	800637e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80063ac:	4b13      	ldr	r3, [pc, #76]	; (80063fc <RCC_SetFlashLatency+0xf4>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f023 0207 	bic.w	r2, r3, #7
 80063b4:	4911      	ldr	r1, [pc, #68]	; (80063fc <RCC_SetFlashLatency+0xf4>)
 80063b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063b8:	4313      	orrs	r3, r2
 80063ba:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80063bc:	f7fd f94a 	bl	8003654 <HAL_GetTick>
 80063c0:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80063c2:	e008      	b.n	80063d6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80063c4:	f7fd f946 	bl	8003654 <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d901      	bls.n	80063d6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e007      	b.n	80063e6 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80063d6:	4b09      	ldr	r3, [pc, #36]	; (80063fc <RCC_SetFlashLatency+0xf4>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d1ef      	bne.n	80063c4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	374c      	adds	r7, #76	; 0x4c
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd90      	pop	{r4, r7, pc}
 80063ee:	bf00      	nop
 80063f0:	0800dde8 	.word	0x0800dde8
 80063f4:	0800ddf8 	.word	0x0800ddf8
 80063f8:	0800de04 	.word	0x0800de04
 80063fc:	58004000 	.word	0x58004000

08006400 <LL_RCC_LSE_IsEnabled>:
{
 8006400:	b480      	push	{r7}
 8006402:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8006404:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b01      	cmp	r3, #1
 8006412:	d101      	bne.n	8006418 <LL_RCC_LSE_IsEnabled+0x18>
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <LL_RCC_LSE_IsEnabled+0x1a>
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <LL_RCC_LSE_IsReady>:
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800642c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006430:	f003 0302 	and.w	r3, r3, #2
 8006434:	2b02      	cmp	r3, #2
 8006436:	d101      	bne.n	800643c <LL_RCC_LSE_IsReady+0x18>
 8006438:	2301      	movs	r3, #1
 800643a:	e000      	b.n	800643e <LL_RCC_LSE_IsReady+0x1a>
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <LL_RCC_SetRFWKPClockSource>:
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006450:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006454:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006458:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800645c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4313      	orrs	r3, r2
 8006464:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <LL_RCC_SetSMPSClockSource>:
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800647c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006482:	f023 0203 	bic.w	r2, r3, #3
 8006486:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4313      	orrs	r3, r2
 800648e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <LL_RCC_SetSMPSPrescaler>:
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80064a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	624b      	str	r3, [r1, #36]	; 0x24
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <LL_RCC_SetUSARTClockSource>:
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80064cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d4:	f023 0203 	bic.w	r2, r3, #3
 80064d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4313      	orrs	r3, r2
 80064e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <LL_RCC_SetLPUARTClockSource>:
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80064f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006500:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006504:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4313      	orrs	r3, r2
 800650c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006510:	bf00      	nop
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <LL_RCC_SetI2CClockSource>:
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006524:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006528:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	091b      	lsrs	r3, r3, #4
 8006530:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006534:	43db      	mvns	r3, r3
 8006536:	401a      	ands	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	011b      	lsls	r3, r3, #4
 800653c:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006540:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006544:	4313      	orrs	r3, r2
 8006546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800654a:	bf00      	nop
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <LL_RCC_SetLPTIMClockSource>:
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800655e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006562:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	0c1b      	lsrs	r3, r3, #16
 800656a:	041b      	lsls	r3, r3, #16
 800656c:	43db      	mvns	r3, r3
 800656e:	401a      	ands	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	041b      	lsls	r3, r3, #16
 8006574:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006578:	4313      	orrs	r3, r2
 800657a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <LL_RCC_SetSAIClockSource>:
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8006592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800659a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800659e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <LL_RCC_SetRNGClockSource>:
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80065be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80065ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80065d6:	bf00      	nop
 80065d8:	370c      	adds	r7, #12
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <LL_RCC_SetCLK48ClockSource>:
{
 80065e2:	b480      	push	{r7}
 80065e4:	b083      	sub	sp, #12
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80065ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80065f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <LL_RCC_SetUSBClockSource>:
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b082      	sub	sp, #8
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f7ff ffe3 	bl	80065e2 <LL_RCC_SetCLK48ClockSource>
}
 800661c:	bf00      	nop
 800661e:	3708      	adds	r7, #8
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <LL_RCC_SetADCClockSource>:
{
 8006624:	b480      	push	{r7}
 8006626:	b083      	sub	sp, #12
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800662c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006630:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006634:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006638:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4313      	orrs	r3, r2
 8006640:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <LL_RCC_SetRTCClockSource>:
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006658:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800665c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006660:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006664:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4313      	orrs	r3, r2
 800666c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <LL_RCC_GetRTCClockSource>:
{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006680:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006688:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800668c:	4618      	mov	r0, r3
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <LL_RCC_ForceBackupDomainReset>:
{
 8006696:	b480      	push	{r7}
 8006698:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800669a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800669e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80066ae:	bf00      	nop
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <LL_RCC_ReleaseBackupDomainReset>:
{
 80066b8:	b480      	push	{r7}
 80066ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80066bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80066d0:	bf00      	nop
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <LL_RCC_PLLSAI1_Enable>:
{
 80066da:	b480      	push	{r7}
 80066dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80066de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80066ec:	6013      	str	r3, [r2, #0]
}
 80066ee:	bf00      	nop
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <LL_RCC_PLLSAI1_Disable>:
{
 80066f8:	b480      	push	{r7}
 80066fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80066fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006706:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800670a:	6013      	str	r3, [r2, #0]
}
 800670c:	bf00      	nop
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <LL_RCC_PLLSAI1_IsReady>:
{
 8006716:	b480      	push	{r7}
 8006718:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800671a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006724:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006728:	d101      	bne.n	800672e <LL_RCC_PLLSAI1_IsReady+0x18>
 800672a:	2301      	movs	r3, #1
 800672c:	e000      	b.n	8006730 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr

0800673a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b088      	sub	sp, #32
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8006742:	2300      	movs	r3, #0
 8006744:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006746:	2300      	movs	r3, #0
 8006748:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006752:	2b00      	cmp	r3, #0
 8006754:	d034      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800675e:	d021      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006760:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006764:	d81b      	bhi.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006766:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800676a:	d01d      	beq.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800676c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006770:	d815      	bhi.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00b      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x54>
 8006776:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800677a:	d110      	bne.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800677c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006786:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800678a:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800678c:	e00d      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	3304      	adds	r3, #4
 8006792:	4618      	mov	r0, r3
 8006794:	f000 f947 	bl	8006a26 <RCCEx_PLLSAI1_ConfigNP>
 8006798:	4603      	mov	r3, r0
 800679a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800679c:	e005      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	77fb      	strb	r3, [r7, #31]
        break;
 80067a2:	e002      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80067a4:	bf00      	nop
 80067a6:	e000      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80067a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067aa:	7ffb      	ldrb	r3, [r7, #31]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d105      	bne.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff fee8 	bl	800658a <LL_RCC_SetSAIClockSource>
 80067ba:	e001      	b.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067bc:	7ffb      	ldrb	r3, [r7, #31]
 80067be:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d046      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80067cc:	f7ff ff56 	bl	800667c <LL_RCC_GetRTCClockSource>
 80067d0:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d6:	69ba      	ldr	r2, [r7, #24]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d03c      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80067dc:	f7fe fc66 	bl	80050ac <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d105      	bne.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7ff ff30 	bl	8006650 <LL_RCC_SetRTCClockSource>
 80067f0:	e02e      	b.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80067f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fa:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80067fc:	f7ff ff4b 	bl	8006696 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8006800:	f7ff ff5a 	bl	80066b8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680e:	4313      	orrs	r3, r2
 8006810:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8006812:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800681c:	f7ff fdf0 	bl	8006400 <LL_RCC_LSE_IsEnabled>
 8006820:	4603      	mov	r3, r0
 8006822:	2b01      	cmp	r3, #1
 8006824:	d114      	bne.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006826:	f7fc ff15 	bl	8003654 <HAL_GetTick>
 800682a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800682c:	e00b      	b.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800682e:	f7fc ff11 	bl	8003654 <HAL_GetTick>
 8006832:	4602      	mov	r2, r0
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	f241 3288 	movw	r2, #5000	; 0x1388
 800683c:	4293      	cmp	r3, r2
 800683e:	d902      	bls.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	77fb      	strb	r3, [r7, #31]
              break;
 8006844:	e004      	b.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8006846:	f7ff fded 	bl	8006424 <LL_RCC_LSE_IsReady>
 800684a:	4603      	mov	r3, r0
 800684c:	2b01      	cmp	r3, #1
 800684e:	d1ee      	bne.n	800682e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8006850:	7ffb      	ldrb	r3, [r7, #31]
 8006852:	77bb      	strb	r3, [r7, #30]
 8006854:	e001      	b.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006856:	7ffb      	ldrb	r3, [r7, #31]
 8006858:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	2b00      	cmp	r3, #0
 8006864:	d004      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	699b      	ldr	r3, [r3, #24]
 800686a:	4618      	mov	r0, r3
 800686c:	f7ff fe2a 	bl	80064c4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d004      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	69db      	ldr	r3, [r3, #28]
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fe35 	bl	80064f0 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0310 	and.w	r3, r3, #16
 800688e:	2b00      	cmp	r3, #0
 8006890:	d004      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006896:	4618      	mov	r0, r3
 8006898:	f7ff fe5d 	bl	8006556 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0320 	and.w	r3, r3, #32
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d004      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ac:	4618      	mov	r0, r3
 80068ae:	f7ff fe52 	bl	8006556 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0304 	and.w	r3, r3, #4
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d004      	beq.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f7ff fe2a 	bl	800651c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0308 	and.w	r3, r3, #8
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d004      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d8:	4618      	mov	r0, r3
 80068da:	f7ff fe1f 	bl	800651c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d022      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7ff fe8d 	bl	800660e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80068fc:	d107      	bne.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80068fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006908:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800690c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006912:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006916:	d10b      	bne.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	3304      	adds	r3, #4
 800691c:	4618      	mov	r0, r3
 800691e:	f000 f8dd 	bl	8006adc <RCCEx_PLLSAI1_ConfigNQ>
 8006922:	4603      	mov	r3, r0
 8006924:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006926:	7ffb      	ldrb	r3, [r7, #31]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d001      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800692c:	7ffb      	ldrb	r3, [r7, #31]
 800692e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006938:	2b00      	cmp	r3, #0
 800693a:	d02b      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006944:	d008      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800694e:	d003      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006954:	2b00      	cmp	r3, #0
 8006956:	d105      	bne.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695c:	4618      	mov	r0, r3
 800695e:	f7ff fe2a 	bl	80065b6 <LL_RCC_SetRNGClockSource>
 8006962:	e00a      	b.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x240>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006968:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800696c:	60fb      	str	r3, [r7, #12]
 800696e:	2000      	movs	r0, #0
 8006970:	f7ff fe21 	bl	80065b6 <LL_RCC_SetRNGClockSource>
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f7ff fe34 	bl	80065e2 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8006982:	d107      	bne.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800698e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006992:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800699c:	2b00      	cmp	r3, #0
 800699e:	d022      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069a4:	4618      	mov	r0, r3
 80069a6:	f7ff fe3d 	bl	8006624 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069b2:	d107      	bne.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80069b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80069be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069c2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80069cc:	d10b      	bne.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3304      	adds	r3, #4
 80069d2:	4618      	mov	r0, r3
 80069d4:	f000 f8dd 	bl	8006b92 <RCCEx_PLLSAI1_ConfigNR>
 80069d8:	4603      	mov	r3, r0
 80069da:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80069dc:	7ffb      	ldrb	r3, [r7, #31]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80069e2:	7ffb      	ldrb	r3, [r7, #31]
 80069e4:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d004      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7ff fd26 	bl	8006448 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d009      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff fd45 	bl	800649c <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7ff fd2c 	bl	8006474 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006a1c:	7fbb      	ldrb	r3, [r7, #30]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b084      	sub	sp, #16
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006a32:	f7ff fe61 	bl	80066f8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006a36:	f7fc fe0d 	bl	8003654 <HAL_GetTick>
 8006a3a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006a3c:	e009      	b.n	8006a52 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a3e:	f7fc fe09 	bl	8003654 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	2b02      	cmp	r3, #2
 8006a4a:	d902      	bls.n	8006a52 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8006a50:	e004      	b.n	8006a5c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006a52:	f7ff fe60 	bl	8006716 <LL_RCC_PLLSAI1_IsReady>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1f0      	bne.n	8006a3e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d137      	bne.n	8006ad2 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006a62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	021b      	lsls	r3, r3, #8
 8006a72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006a76:	4313      	orrs	r3, r2
 8006a78:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8006a7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006a90:	f7ff fe23 	bl	80066da <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a94:	f7fc fdde 	bl	8003654 <HAL_GetTick>
 8006a98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006a9a:	e009      	b.n	8006ab0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a9c:	f7fc fdda 	bl	8003654 <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	d902      	bls.n	8006ab0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	73fb      	strb	r3, [r7, #15]
        break;
 8006aae:	e004      	b.n	8006aba <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006ab0:	f7ff fe31 	bl	8006716 <LL_RCC_PLLSAI1_IsReady>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d1f0      	bne.n	8006a9c <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d108      	bne.n	8006ad2 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006ac0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ac4:	691a      	ldr	r2, [r3, #16]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3710      	adds	r7, #16
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b084      	sub	sp, #16
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006ae8:	f7ff fe06 	bl	80066f8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006aec:	f7fc fdb2 	bl	8003654 <HAL_GetTick>
 8006af0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006af2:	e009      	b.n	8006b08 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006af4:	f7fc fdae 	bl	8003654 <HAL_GetTick>
 8006af8:	4602      	mov	r2, r0
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	1ad3      	subs	r3, r2, r3
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d902      	bls.n	8006b08 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	73fb      	strb	r3, [r7, #15]
      break;
 8006b06:	e004      	b.n	8006b12 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006b08:	f7ff fe05 	bl	8006716 <LL_RCC_PLLSAI1_IsReady>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d1f0      	bne.n	8006af4 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8006b12:	7bfb      	ldrb	r3, [r7, #15]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d137      	bne.n	8006b88 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	021b      	lsls	r3, r3, #8
 8006b28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8006b30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b42:	4313      	orrs	r3, r2
 8006b44:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006b46:	f7ff fdc8 	bl	80066da <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b4a:	f7fc fd83 	bl	8003654 <HAL_GetTick>
 8006b4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006b50:	e009      	b.n	8006b66 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b52:	f7fc fd7f 	bl	8003654 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d902      	bls.n	8006b66 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	73fb      	strb	r3, [r7, #15]
        break;
 8006b64:	e004      	b.n	8006b70 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006b66:	f7ff fdd6 	bl	8006716 <LL_RCC_PLLSAI1_IsReady>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d1f0      	bne.n	8006b52 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d108      	bne.n	8006b88 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006b76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b7a:	691a      	ldr	r2, [r3, #16]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006b84:	4313      	orrs	r3, r2
 8006b86:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b084      	sub	sp, #16
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006b9e:	f7ff fdab 	bl	80066f8 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006ba2:	f7fc fd57 	bl	8003654 <HAL_GetTick>
 8006ba6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006ba8:	e009      	b.n	8006bbe <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006baa:	f7fc fd53 	bl	8003654 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d902      	bls.n	8006bbe <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	73fb      	strb	r3, [r7, #15]
      break;
 8006bbc:	e004      	b.n	8006bc8 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006bbe:	f7ff fdaa 	bl	8006716 <LL_RCC_PLLSAI1_IsReady>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1f0      	bne.n	8006baa <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8006bc8:	7bfb      	ldrb	r3, [r7, #15]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d137      	bne.n	8006c3e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	021b      	lsls	r3, r3, #8
 8006bde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006be2:	4313      	orrs	r3, r2
 8006be4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8006be6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006bfc:	f7ff fd6d 	bl	80066da <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c00:	f7fc fd28 	bl	8003654 <HAL_GetTick>
 8006c04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006c06:	e009      	b.n	8006c1c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c08:	f7fc fd24 	bl	8003654 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d902      	bls.n	8006c1c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	73fb      	strb	r3, [r7, #15]
        break;
 8006c1a:	e004      	b.n	8006c26 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006c1c:	f7ff fd7b 	bl	8006716 <LL_RCC_PLLSAI1_IsReady>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d1f0      	bne.n	8006c08 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006c26:	7bfb      	ldrb	r3, [r7, #15]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d108      	bne.n	8006c3e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006c2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c30:	691a      	ldr	r2, [r3, #16]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <LL_RCC_GetUSARTClockSource>:
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b083      	sub	sp, #12
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8006c50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c54:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	4013      	ands	r3, r2
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <LL_RCC_GetLPUARTClockSource>:
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8006c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c74:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	4013      	ands	r3, r2
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e042      	b.n	8006d20 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d106      	bne.n	8006cb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f7fc f8c5 	bl	8002e3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2224      	movs	r2, #36	; 0x24
 8006cb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 0201 	bic.w	r2, r2, #1
 8006cc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fc4a 	bl	8007564 <UART_SetConfig>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d101      	bne.n	8006cda <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e022      	b.n	8006d20 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d002      	beq.n	8006ce8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f000 fe66 	bl	80079b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cf6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	689a      	ldr	r2, [r3, #8]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f042 0201 	orr.w	r2, r2, #1
 8006d16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 feed 	bl	8007af8 <UART_CheckIdleState>
 8006d1e:	4603      	mov	r3, r0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3708      	adds	r7, #8
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b08a      	sub	sp, #40	; 0x28
 8006d2c:	af02      	add	r7, sp, #8
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	603b      	str	r3, [r7, #0]
 8006d34:	4613      	mov	r3, r2
 8006d36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d3e:	2b20      	cmp	r3, #32
 8006d40:	d17b      	bne.n	8006e3a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d002      	beq.n	8006d4e <HAL_UART_Transmit+0x26>
 8006d48:	88fb      	ldrh	r3, [r7, #6]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d101      	bne.n	8006d52 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e074      	b.n	8006e3c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2221      	movs	r2, #33	; 0x21
 8006d5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d62:	f7fc fc77 	bl	8003654 <HAL_GetTick>
 8006d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	88fa      	ldrh	r2, [r7, #6]
 8006d6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	88fa      	ldrh	r2, [r7, #6]
 8006d74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d80:	d108      	bne.n	8006d94 <HAL_UART_Transmit+0x6c>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d104      	bne.n	8006d94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	61bb      	str	r3, [r7, #24]
 8006d92:	e003      	b.n	8006d9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d9c:	e030      	b.n	8006e00 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	2200      	movs	r2, #0
 8006da6:	2180      	movs	r1, #128	; 0x80
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f000 ff4f 	bl	8007c4c <UART_WaitOnFlagUntilTimeout>
 8006dae:	4603      	mov	r3, r0
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d005      	beq.n	8006dc0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e03d      	b.n	8006e3c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10b      	bne.n	8006dde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	881b      	ldrh	r3, [r3, #0]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006dd6:	69bb      	ldr	r3, [r7, #24]
 8006dd8:	3302      	adds	r3, #2
 8006dda:	61bb      	str	r3, [r7, #24]
 8006ddc:	e007      	b.n	8006dee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	781a      	ldrb	r2, [r3, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	3301      	adds	r3, #1
 8006dec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1c8      	bne.n	8006d9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	2200      	movs	r2, #0
 8006e14:	2140      	movs	r1, #64	; 0x40
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f000 ff18 	bl	8007c4c <UART_WaitOnFlagUntilTimeout>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d005      	beq.n	8006e2e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2220      	movs	r2, #32
 8006e26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e006      	b.n	8006e3c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006e36:	2300      	movs	r3, #0
 8006e38:	e000      	b.n	8006e3c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006e3a:	2302      	movs	r3, #2
  }
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3720      	adds	r7, #32
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b08a      	sub	sp, #40	; 0x28
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e58:	2b20      	cmp	r3, #32
 8006e5a:	d137      	bne.n	8006ecc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d002      	beq.n	8006e68 <HAL_UART_Receive_IT+0x24>
 8006e62:	88fb      	ldrh	r3, [r7, #6]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d101      	bne.n	8006e6c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e030      	b.n	8006ece <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	66da      	str	r2, [r3, #108]	; 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a18      	ldr	r2, [pc, #96]	; (8006ed8 <HAL_UART_Receive_IT+0x94>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d01f      	beq.n	8006ebc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d018      	beq.n	8006ebc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	e853 3f00 	ldrex	r3, [r3]
 8006e96:	613b      	str	r3, [r7, #16]
   return(result);
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea8:	623b      	str	r3, [r7, #32]
 8006eaa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	69f9      	ldr	r1, [r7, #28]
 8006eae:	6a3a      	ldr	r2, [r7, #32]
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e6      	bne.n	8006e8a <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ebc:	88fb      	ldrh	r3, [r7, #6]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	68b9      	ldr	r1, [r7, #8]
 8006ec2:	68f8      	ldr	r0, [r7, #12]
 8006ec4:	f000 ff2a 	bl	8007d1c <UART_Start_Receive_IT>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	e000      	b.n	8006ece <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ecc:	2302      	movs	r3, #2
  }
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3728      	adds	r7, #40	; 0x28
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	40008000 	.word	0x40008000

08006edc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b0ba      	sub	sp, #232	; 0xe8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006f06:	f640 030f 	movw	r3, #2063	; 0x80f
 8006f0a:	4013      	ands	r3, r2
 8006f0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006f10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d11b      	bne.n	8006f50 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f1c:	f003 0320 	and.w	r3, r3, #32
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d015      	beq.n	8006f50 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f28:	f003 0320 	and.w	r3, r3, #32
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d105      	bne.n	8006f3c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d009      	beq.n	8006f50 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 82e3 	beq.w	800750c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	4798      	blx	r3
      }
      return;
 8006f4e:	e2dd      	b.n	800750c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006f50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	f000 8123 	beq.w	80071a0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006f5a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006f5e:	4b8d      	ldr	r3, [pc, #564]	; (8007194 <HAL_UART_IRQHandler+0x2b8>)
 8006f60:	4013      	ands	r3, r2
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d106      	bne.n	8006f74 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006f66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006f6a:	4b8b      	ldr	r3, [pc, #556]	; (8007198 <HAL_UART_IRQHandler+0x2bc>)
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f000 8116 	beq.w	80071a0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d011      	beq.n	8006fa4 <HAL_UART_IRQHandler+0xc8>
 8006f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00b      	beq.n	8006fa4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2201      	movs	r2, #1
 8006f92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f9a:	f043 0201 	orr.w	r2, r3, #1
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fa8:	f003 0302 	and.w	r3, r3, #2
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d011      	beq.n	8006fd4 <HAL_UART_IRQHandler+0xf8>
 8006fb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fb4:	f003 0301 	and.w	r3, r3, #1
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00b      	beq.n	8006fd4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fca:	f043 0204 	orr.w	r2, r3, #4
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fd8:	f003 0304 	and.w	r3, r3, #4
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d011      	beq.n	8007004 <HAL_UART_IRQHandler+0x128>
 8006fe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fe4:	f003 0301 	and.w	r3, r3, #1
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00b      	beq.n	8007004 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2204      	movs	r2, #4
 8006ff2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ffa:	f043 0202 	orr.w	r2, r3, #2
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b00      	cmp	r3, #0
 800700e:	d017      	beq.n	8007040 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007014:	f003 0320 	and.w	r3, r3, #32
 8007018:	2b00      	cmp	r3, #0
 800701a:	d105      	bne.n	8007028 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800701c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007020:	4b5c      	ldr	r3, [pc, #368]	; (8007194 <HAL_UART_IRQHandler+0x2b8>)
 8007022:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007024:	2b00      	cmp	r3, #0
 8007026:	d00b      	beq.n	8007040 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2208      	movs	r2, #8
 800702e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007036:	f043 0208 	orr.w	r2, r3, #8
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007044:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007048:	2b00      	cmp	r3, #0
 800704a:	d012      	beq.n	8007072 <HAL_UART_IRQHandler+0x196>
 800704c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007050:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00c      	beq.n	8007072 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007060:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007068:	f043 0220 	orr.w	r2, r3, #32
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 8249 	beq.w	8007510 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800707e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007082:	f003 0320 	and.w	r3, r3, #32
 8007086:	2b00      	cmp	r3, #0
 8007088:	d013      	beq.n	80070b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800708a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800708e:	f003 0320 	and.w	r3, r3, #32
 8007092:	2b00      	cmp	r3, #0
 8007094:	d105      	bne.n	80070a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800709a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d007      	beq.n	80070b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d003      	beq.n	80070b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c6:	2b40      	cmp	r3, #64	; 0x40
 80070c8:	d005      	beq.n	80070d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80070ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80070ce:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d054      	beq.n	8007180 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f000 ff42 	bl	8007f60 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070e6:	2b40      	cmp	r3, #64	; 0x40
 80070e8:	d146      	bne.n	8007178 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	3308      	adds	r3, #8
 80070f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070f8:	e853 3f00 	ldrex	r3, [r3]
 80070fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007100:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007104:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007108:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	3308      	adds	r3, #8
 8007112:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007116:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800711a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007122:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007126:	e841 2300 	strex	r3, r2, [r1]
 800712a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800712e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d1d9      	bne.n	80070ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800713c:	2b00      	cmp	r3, #0
 800713e:	d017      	beq.n	8007170 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007146:	4a15      	ldr	r2, [pc, #84]	; (800719c <HAL_UART_IRQHandler+0x2c0>)
 8007148:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007150:	4618      	mov	r0, r3
 8007152:	f7fc fc29 	bl	80039a8 <HAL_DMA_Abort_IT>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d019      	beq.n	8007190 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800716a:	4610      	mov	r0, r2
 800716c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800716e:	e00f      	b.n	8007190 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 f9e1 	bl	8007538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007176:	e00b      	b.n	8007190 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 f9dd 	bl	8007538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800717e:	e007      	b.n	8007190 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f9d9 	bl	8007538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800718e:	e1bf      	b.n	8007510 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007190:	bf00      	nop
    return;
 8007192:	e1bd      	b.n	8007510 <HAL_UART_IRQHandler+0x634>
 8007194:	10000001 	.word	0x10000001
 8007198:	04000120 	.word	0x04000120
 800719c:	0800802d 	.word	0x0800802d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	f040 8153 	bne.w	8007450 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80071aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071ae:	f003 0310 	and.w	r3, r3, #16
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 814c 	beq.w	8007450 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80071b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071bc:	f003 0310 	and.w	r3, r3, #16
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 8145 	beq.w	8007450 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2210      	movs	r2, #16
 80071cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d8:	2b40      	cmp	r3, #64	; 0x40
 80071da:	f040 80bb 	bne.w	8007354 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f000 818f 	beq.w	8007514 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80071fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007200:	429a      	cmp	r2, r3
 8007202:	f080 8187 	bcs.w	8007514 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800720c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0320 	and.w	r3, r3, #32
 800721e:	2b00      	cmp	r3, #0
 8007220:	f040 8087 	bne.w	8007332 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007230:	e853 3f00 	ldrex	r3, [r3]
 8007234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800723c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007240:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	461a      	mov	r2, r3
 800724a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800724e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007252:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007256:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800725a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007266:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1da      	bne.n	8007224 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3308      	adds	r3, #8
 8007274:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800727e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007280:	f023 0301 	bic.w	r3, r3, #1
 8007284:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3308      	adds	r3, #8
 800728e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007292:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007296:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007298:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800729a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80072a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1e1      	bne.n	800726e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	3308      	adds	r3, #8
 80072b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072b4:	e853 3f00 	ldrex	r3, [r3]
 80072b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80072ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	3308      	adds	r3, #8
 80072ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80072ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80072d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80072d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80072dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e3      	bne.n	80072aa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072f8:	e853 3f00 	ldrex	r3, [r3]
 80072fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80072fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007300:	f023 0310 	bic.w	r3, r3, #16
 8007304:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	461a      	mov	r2, r3
 800730e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007312:	65bb      	str	r3, [r7, #88]	; 0x58
 8007314:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007316:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007318:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800731a:	e841 2300 	strex	r3, r2, [r1]
 800731e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007320:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1e4      	bne.n	80072f0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800732c:	4618      	mov	r0, r3
 800732e:	f7fc fadc 	bl	80038ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2202      	movs	r2, #2
 8007336:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007344:	b29b      	uxth	r3, r3
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	b29b      	uxth	r3, r3
 800734a:	4619      	mov	r1, r3
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 f8fd 	bl	800754c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007352:	e0df      	b.n	8007514 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007360:	b29b      	uxth	r3, r3
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800736e:	b29b      	uxth	r3, r3
 8007370:	2b00      	cmp	r3, #0
 8007372:	f000 80d1 	beq.w	8007518 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007376:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800737a:	2b00      	cmp	r3, #0
 800737c:	f000 80cc 	beq.w	8007518 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007388:	e853 3f00 	ldrex	r3, [r3]
 800738c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800738e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007390:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007394:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	461a      	mov	r2, r3
 800739e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80073a2:	647b      	str	r3, [r7, #68]	; 0x44
 80073a4:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073aa:	e841 2300 	strex	r3, r2, [r1]
 80073ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1e4      	bne.n	8007380 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3308      	adds	r3, #8
 80073bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c0:	e853 3f00 	ldrex	r3, [r3]
 80073c4:	623b      	str	r3, [r7, #32]
   return(result);
 80073c6:	6a3b      	ldr	r3, [r7, #32]
 80073c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	3308      	adds	r3, #8
 80073da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80073de:	633a      	str	r2, [r7, #48]	; 0x30
 80073e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1e1      	bne.n	80073b6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	e853 3f00 	ldrex	r3, [r3]
 8007412:	60fb      	str	r3, [r7, #12]
   return(result);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0310 	bic.w	r3, r3, #16
 800741a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007428:	61fb      	str	r3, [r7, #28]
 800742a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	69b9      	ldr	r1, [r7, #24]
 800742e:	69fa      	ldr	r2, [r7, #28]
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	617b      	str	r3, [r7, #20]
   return(result);
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e4      	bne.n	8007406 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2202      	movs	r2, #2
 8007440:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007442:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007446:	4619      	mov	r1, r3
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f000 f87f 	bl	800754c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800744e:	e063      	b.n	8007518 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007454:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007458:	2b00      	cmp	r3, #0
 800745a:	d00e      	beq.n	800747a <HAL_UART_IRQHandler+0x59e>
 800745c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007460:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d008      	beq.n	800747a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007470:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f001 fb38 	bl	8008ae8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007478:	e051      	b.n	800751e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800747a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800747e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007482:	2b00      	cmp	r3, #0
 8007484:	d014      	beq.n	80074b0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800748a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800748e:	2b00      	cmp	r3, #0
 8007490:	d105      	bne.n	800749e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007492:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007496:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800749a:	2b00      	cmp	r3, #0
 800749c:	d008      	beq.n	80074b0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d03a      	beq.n	800751c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	4798      	blx	r3
    }
    return;
 80074ae:	e035      	b.n	800751c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d009      	beq.n	80074d0 <HAL_UART_IRQHandler+0x5f4>
 80074bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 fdc5 	bl	8008058 <UART_EndTransmit_IT>
    return;
 80074ce:	e026      	b.n	800751e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80074d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d009      	beq.n	80074f0 <HAL_UART_IRQHandler+0x614>
 80074dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d003      	beq.n	80074f0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f001 fb11 	bl	8008b10 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074ee:	e016      	b.n	800751e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80074f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d010      	beq.n	800751e <HAL_UART_IRQHandler+0x642>
 80074fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007500:	2b00      	cmp	r3, #0
 8007502:	da0c      	bge.n	800751e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f001 faf9 	bl	8008afc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800750a:	e008      	b.n	800751e <HAL_UART_IRQHandler+0x642>
      return;
 800750c:	bf00      	nop
 800750e:	e006      	b.n	800751e <HAL_UART_IRQHandler+0x642>
    return;
 8007510:	bf00      	nop
 8007512:	e004      	b.n	800751e <HAL_UART_IRQHandler+0x642>
      return;
 8007514:	bf00      	nop
 8007516:	e002      	b.n	800751e <HAL_UART_IRQHandler+0x642>
      return;
 8007518:	bf00      	nop
 800751a:	e000      	b.n	800751e <HAL_UART_IRQHandler+0x642>
    return;
 800751c:	bf00      	nop
  }
}
 800751e:	37e8      	adds	r7, #232	; 0xe8
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800752c:	bf00      	nop
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	460b      	mov	r3, r1
 8007556:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007568:	b08c      	sub	sp, #48	; 0x30
 800756a:	af00      	add	r7, sp, #0
 800756c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800756e:	2300      	movs	r3, #0
 8007570:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	689a      	ldr	r2, [r3, #8]
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	691b      	ldr	r3, [r3, #16]
 800757c:	431a      	orrs	r2, r3
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	431a      	orrs	r2, r3
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	69db      	ldr	r3, [r3, #28]
 8007588:	4313      	orrs	r3, r2
 800758a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4baf      	ldr	r3, [pc, #700]	; (8007850 <UART_SetConfig+0x2ec>)
 8007594:	4013      	ands	r3, r2
 8007596:	697a      	ldr	r2, [r7, #20]
 8007598:	6812      	ldr	r2, [r2, #0]
 800759a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800759c:	430b      	orrs	r3, r1
 800759e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	68da      	ldr	r2, [r3, #12]
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	430a      	orrs	r2, r1
 80075b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4aa4      	ldr	r2, [pc, #656]	; (8007854 <UART_SetConfig+0x2f0>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d004      	beq.n	80075d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	6a1b      	ldr	r3, [r3, #32]
 80075ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075cc:	4313      	orrs	r3, r2
 80075ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80075da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80075de:	697a      	ldr	r2, [r7, #20]
 80075e0:	6812      	ldr	r2, [r2, #0]
 80075e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075e4:	430b      	orrs	r3, r1
 80075e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ee:	f023 010f 	bic.w	r1, r3, #15
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	430a      	orrs	r2, r1
 80075fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a95      	ldr	r2, [pc, #596]	; (8007858 <UART_SetConfig+0x2f4>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d125      	bne.n	8007654 <UART_SetConfig+0xf0>
 8007608:	2003      	movs	r0, #3
 800760a:	f7ff fb1d 	bl	8006c48 <LL_RCC_GetUSARTClockSource>
 800760e:	4603      	mov	r3, r0
 8007610:	2b03      	cmp	r3, #3
 8007612:	d81b      	bhi.n	800764c <UART_SetConfig+0xe8>
 8007614:	a201      	add	r2, pc, #4	; (adr r2, 800761c <UART_SetConfig+0xb8>)
 8007616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761a:	bf00      	nop
 800761c:	0800762d 	.word	0x0800762d
 8007620:	0800763d 	.word	0x0800763d
 8007624:	08007635 	.word	0x08007635
 8007628:	08007645 	.word	0x08007645
 800762c:	2301      	movs	r3, #1
 800762e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007632:	e042      	b.n	80076ba <UART_SetConfig+0x156>
 8007634:	2302      	movs	r3, #2
 8007636:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800763a:	e03e      	b.n	80076ba <UART_SetConfig+0x156>
 800763c:	2304      	movs	r3, #4
 800763e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007642:	e03a      	b.n	80076ba <UART_SetConfig+0x156>
 8007644:	2308      	movs	r3, #8
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800764a:	e036      	b.n	80076ba <UART_SetConfig+0x156>
 800764c:	2310      	movs	r3, #16
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007652:	e032      	b.n	80076ba <UART_SetConfig+0x156>
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a7e      	ldr	r2, [pc, #504]	; (8007854 <UART_SetConfig+0x2f0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d12a      	bne.n	80076b4 <UART_SetConfig+0x150>
 800765e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007662:	f7ff fb01 	bl	8006c68 <LL_RCC_GetLPUARTClockSource>
 8007666:	4603      	mov	r3, r0
 8007668:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800766c:	d01a      	beq.n	80076a4 <UART_SetConfig+0x140>
 800766e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007672:	d81b      	bhi.n	80076ac <UART_SetConfig+0x148>
 8007674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007678:	d00c      	beq.n	8007694 <UART_SetConfig+0x130>
 800767a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800767e:	d815      	bhi.n	80076ac <UART_SetConfig+0x148>
 8007680:	2b00      	cmp	r3, #0
 8007682:	d003      	beq.n	800768c <UART_SetConfig+0x128>
 8007684:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007688:	d008      	beq.n	800769c <UART_SetConfig+0x138>
 800768a:	e00f      	b.n	80076ac <UART_SetConfig+0x148>
 800768c:	2300      	movs	r3, #0
 800768e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007692:	e012      	b.n	80076ba <UART_SetConfig+0x156>
 8007694:	2302      	movs	r3, #2
 8007696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800769a:	e00e      	b.n	80076ba <UART_SetConfig+0x156>
 800769c:	2304      	movs	r3, #4
 800769e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076a2:	e00a      	b.n	80076ba <UART_SetConfig+0x156>
 80076a4:	2308      	movs	r3, #8
 80076a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076aa:	e006      	b.n	80076ba <UART_SetConfig+0x156>
 80076ac:	2310      	movs	r3, #16
 80076ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80076b2:	e002      	b.n	80076ba <UART_SetConfig+0x156>
 80076b4:	2310      	movs	r3, #16
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a65      	ldr	r2, [pc, #404]	; (8007854 <UART_SetConfig+0x2f0>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	f040 8097 	bne.w	80077f4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80076ca:	2b08      	cmp	r3, #8
 80076cc:	d823      	bhi.n	8007716 <UART_SetConfig+0x1b2>
 80076ce:	a201      	add	r2, pc, #4	; (adr r2, 80076d4 <UART_SetConfig+0x170>)
 80076d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d4:	080076f9 	.word	0x080076f9
 80076d8:	08007717 	.word	0x08007717
 80076dc:	08007701 	.word	0x08007701
 80076e0:	08007717 	.word	0x08007717
 80076e4:	08007707 	.word	0x08007707
 80076e8:	08007717 	.word	0x08007717
 80076ec:	08007717 	.word	0x08007717
 80076f0:	08007717 	.word	0x08007717
 80076f4:	0800770f 	.word	0x0800770f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076f8:	f7fe fda2 	bl	8006240 <HAL_RCC_GetPCLK1Freq>
 80076fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80076fe:	e010      	b.n	8007722 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007700:	4b56      	ldr	r3, [pc, #344]	; (800785c <UART_SetConfig+0x2f8>)
 8007702:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007704:	e00d      	b.n	8007722 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007706:	f7fe fd19 	bl	800613c <HAL_RCC_GetSysClockFreq>
 800770a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800770c:	e009      	b.n	8007722 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800770e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007712:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007714:	e005      	b.n	8007722 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800771a:	2301      	movs	r3, #1
 800771c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007720:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 812b 	beq.w	8007980 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772e:	4a4c      	ldr	r2, [pc, #304]	; (8007860 <UART_SetConfig+0x2fc>)
 8007730:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007734:	461a      	mov	r2, r3
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	fbb3 f3f2 	udiv	r3, r3, r2
 800773c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	685a      	ldr	r2, [r3, #4]
 8007742:	4613      	mov	r3, r2
 8007744:	005b      	lsls	r3, r3, #1
 8007746:	4413      	add	r3, r2
 8007748:	69ba      	ldr	r2, [r7, #24]
 800774a:	429a      	cmp	r2, r3
 800774c:	d305      	bcc.n	800775a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007754:	69ba      	ldr	r2, [r7, #24]
 8007756:	429a      	cmp	r2, r3
 8007758:	d903      	bls.n	8007762 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007760:	e10e      	b.n	8007980 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007764:	2200      	movs	r2, #0
 8007766:	60bb      	str	r3, [r7, #8]
 8007768:	60fa      	str	r2, [r7, #12]
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800776e:	4a3c      	ldr	r2, [pc, #240]	; (8007860 <UART_SetConfig+0x2fc>)
 8007770:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007774:	b29b      	uxth	r3, r3
 8007776:	2200      	movs	r2, #0
 8007778:	603b      	str	r3, [r7, #0]
 800777a:	607a      	str	r2, [r7, #4]
 800777c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007780:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007784:	f7f9 fa58 	bl	8000c38 <__aeabi_uldivmod>
 8007788:	4602      	mov	r2, r0
 800778a:	460b      	mov	r3, r1
 800778c:	4610      	mov	r0, r2
 800778e:	4619      	mov	r1, r3
 8007790:	f04f 0200 	mov.w	r2, #0
 8007794:	f04f 0300 	mov.w	r3, #0
 8007798:	020b      	lsls	r3, r1, #8
 800779a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800779e:	0202      	lsls	r2, r0, #8
 80077a0:	6979      	ldr	r1, [r7, #20]
 80077a2:	6849      	ldr	r1, [r1, #4]
 80077a4:	0849      	lsrs	r1, r1, #1
 80077a6:	2000      	movs	r0, #0
 80077a8:	460c      	mov	r4, r1
 80077aa:	4605      	mov	r5, r0
 80077ac:	eb12 0804 	adds.w	r8, r2, r4
 80077b0:	eb43 0905 	adc.w	r9, r3, r5
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	469a      	mov	sl, r3
 80077bc:	4693      	mov	fp, r2
 80077be:	4652      	mov	r2, sl
 80077c0:	465b      	mov	r3, fp
 80077c2:	4640      	mov	r0, r8
 80077c4:	4649      	mov	r1, r9
 80077c6:	f7f9 fa37 	bl	8000c38 <__aeabi_uldivmod>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	4613      	mov	r3, r2
 80077d0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077d8:	d308      	bcc.n	80077ec <UART_SetConfig+0x288>
 80077da:	6a3b      	ldr	r3, [r7, #32]
 80077dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077e0:	d204      	bcs.n	80077ec <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6a3a      	ldr	r2, [r7, #32]
 80077e8:	60da      	str	r2, [r3, #12]
 80077ea:	e0c9      	b.n	8007980 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80077f2:	e0c5      	b.n	8007980 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	69db      	ldr	r3, [r3, #28]
 80077f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077fc:	d16d      	bne.n	80078da <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80077fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007802:	3b01      	subs	r3, #1
 8007804:	2b07      	cmp	r3, #7
 8007806:	d82d      	bhi.n	8007864 <UART_SetConfig+0x300>
 8007808:	a201      	add	r2, pc, #4	; (adr r2, 8007810 <UART_SetConfig+0x2ac>)
 800780a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800780e:	bf00      	nop
 8007810:	08007831 	.word	0x08007831
 8007814:	08007839 	.word	0x08007839
 8007818:	08007865 	.word	0x08007865
 800781c:	0800783f 	.word	0x0800783f
 8007820:	08007865 	.word	0x08007865
 8007824:	08007865 	.word	0x08007865
 8007828:	08007865 	.word	0x08007865
 800782c:	08007847 	.word	0x08007847
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007830:	f7fe fd1c 	bl	800626c <HAL_RCC_GetPCLK2Freq>
 8007834:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007836:	e01b      	b.n	8007870 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007838:	4b08      	ldr	r3, [pc, #32]	; (800785c <UART_SetConfig+0x2f8>)
 800783a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800783c:	e018      	b.n	8007870 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800783e:	f7fe fc7d 	bl	800613c <HAL_RCC_GetSysClockFreq>
 8007842:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007844:	e014      	b.n	8007870 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800784a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800784c:	e010      	b.n	8007870 <UART_SetConfig+0x30c>
 800784e:	bf00      	nop
 8007850:	cfff69f3 	.word	0xcfff69f3
 8007854:	40008000 	.word	0x40008000
 8007858:	40013800 	.word	0x40013800
 800785c:	00f42400 	.word	0x00f42400
 8007860:	0800dfb4 	.word	0x0800dfb4
      default:
        pclk = 0U;
 8007864:	2300      	movs	r3, #0
 8007866:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800786e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007872:	2b00      	cmp	r3, #0
 8007874:	f000 8084 	beq.w	8007980 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787c:	4a4b      	ldr	r2, [pc, #300]	; (80079ac <UART_SetConfig+0x448>)
 800787e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007882:	461a      	mov	r2, r3
 8007884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007886:	fbb3 f3f2 	udiv	r3, r3, r2
 800788a:	005a      	lsls	r2, r3, #1
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	085b      	lsrs	r3, r3, #1
 8007892:	441a      	add	r2, r3
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	fbb2 f3f3 	udiv	r3, r2, r3
 800789c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800789e:	6a3b      	ldr	r3, [r7, #32]
 80078a0:	2b0f      	cmp	r3, #15
 80078a2:	d916      	bls.n	80078d2 <UART_SetConfig+0x36e>
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078aa:	d212      	bcs.n	80078d2 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	f023 030f 	bic.w	r3, r3, #15
 80078b4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078b6:	6a3b      	ldr	r3, [r7, #32]
 80078b8:	085b      	lsrs	r3, r3, #1
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	f003 0307 	and.w	r3, r3, #7
 80078c0:	b29a      	uxth	r2, r3
 80078c2:	8bfb      	ldrh	r3, [r7, #30]
 80078c4:	4313      	orrs	r3, r2
 80078c6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	8bfa      	ldrh	r2, [r7, #30]
 80078ce:	60da      	str	r2, [r3, #12]
 80078d0:	e056      	b.n	8007980 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80078d8:	e052      	b.n	8007980 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80078de:	3b01      	subs	r3, #1
 80078e0:	2b07      	cmp	r3, #7
 80078e2:	d822      	bhi.n	800792a <UART_SetConfig+0x3c6>
 80078e4:	a201      	add	r2, pc, #4	; (adr r2, 80078ec <UART_SetConfig+0x388>)
 80078e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ea:	bf00      	nop
 80078ec:	0800790d 	.word	0x0800790d
 80078f0:	08007915 	.word	0x08007915
 80078f4:	0800792b 	.word	0x0800792b
 80078f8:	0800791b 	.word	0x0800791b
 80078fc:	0800792b 	.word	0x0800792b
 8007900:	0800792b 	.word	0x0800792b
 8007904:	0800792b 	.word	0x0800792b
 8007908:	08007923 	.word	0x08007923
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800790c:	f7fe fcae 	bl	800626c <HAL_RCC_GetPCLK2Freq>
 8007910:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007912:	e010      	b.n	8007936 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007914:	4b26      	ldr	r3, [pc, #152]	; (80079b0 <UART_SetConfig+0x44c>)
 8007916:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007918:	e00d      	b.n	8007936 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800791a:	f7fe fc0f 	bl	800613c <HAL_RCC_GetSysClockFreq>
 800791e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007920:	e009      	b.n	8007936 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007926:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007928:	e005      	b.n	8007936 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800792a:	2300      	movs	r3, #0
 800792c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007934:	bf00      	nop
    }

    if (pclk != 0U)
 8007936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007938:	2b00      	cmp	r3, #0
 800793a:	d021      	beq.n	8007980 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007940:	4a1a      	ldr	r2, [pc, #104]	; (80079ac <UART_SetConfig+0x448>)
 8007942:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007946:	461a      	mov	r2, r3
 8007948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794a:	fbb3 f2f2 	udiv	r2, r3, r2
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	085b      	lsrs	r3, r3, #1
 8007954:	441a      	add	r2, r3
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	fbb2 f3f3 	udiv	r3, r2, r3
 800795e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007960:	6a3b      	ldr	r3, [r7, #32]
 8007962:	2b0f      	cmp	r3, #15
 8007964:	d909      	bls.n	800797a <UART_SetConfig+0x416>
 8007966:	6a3b      	ldr	r3, [r7, #32]
 8007968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800796c:	d205      	bcs.n	800797a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800796e:	6a3b      	ldr	r3, [r7, #32]
 8007970:	b29a      	uxth	r2, r3
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	60da      	str	r2, [r3, #12]
 8007978:	e002      	b.n	8007980 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	2201      	movs	r2, #1
 8007984:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	2201      	movs	r2, #1
 800798c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	2200      	movs	r2, #0
 8007994:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2200      	movs	r2, #0
 800799a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800799c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3730      	adds	r7, #48	; 0x30
 80079a4:	46bd      	mov	sp, r7
 80079a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079aa:	bf00      	nop
 80079ac:	0800dfb4 	.word	0x0800dfb4
 80079b0:	00f42400 	.word	0x00f42400

080079b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c0:	f003 0301 	and.w	r3, r3, #1
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00a      	beq.n	80079de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	430a      	orrs	r2, r1
 80079dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e2:	f003 0302 	and.w	r3, r3, #2
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00a      	beq.n	8007a00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	430a      	orrs	r2, r1
 80079fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a04:	f003 0304 	and.w	r3, r3, #4
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00a      	beq.n	8007a22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a26:	f003 0308 	and.w	r3, r3, #8
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00a      	beq.n	8007a44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	430a      	orrs	r2, r1
 8007a42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a48:	f003 0310 	and.w	r3, r3, #16
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00a      	beq.n	8007a66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a6a:	f003 0320 	and.w	r3, r3, #32
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d00a      	beq.n	8007a88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	430a      	orrs	r2, r1
 8007a86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d01a      	beq.n	8007aca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	430a      	orrs	r2, r1
 8007aa8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ab2:	d10a      	bne.n	8007aca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00a      	beq.n	8007aec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	605a      	str	r2, [r3, #4]
  }
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b098      	sub	sp, #96	; 0x60
 8007afc:	af02      	add	r7, sp, #8
 8007afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b08:	f7fb fda4 	bl	8003654 <HAL_GetTick>
 8007b0c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0308 	and.w	r3, r3, #8
 8007b18:	2b08      	cmp	r3, #8
 8007b1a:	d12f      	bne.n	8007b7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b20:	9300      	str	r3, [sp, #0]
 8007b22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b24:	2200      	movs	r2, #0
 8007b26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 f88e 	bl	8007c4c <UART_WaitOnFlagUntilTimeout>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d022      	beq.n	8007b7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b3e:	e853 3f00 	ldrex	r3, [r3]
 8007b42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b4a:	653b      	str	r3, [r7, #80]	; 0x50
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	461a      	mov	r2, r3
 8007b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b54:	647b      	str	r3, [r7, #68]	; 0x44
 8007b56:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b5c:	e841 2300 	strex	r3, r2, [r1]
 8007b60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1e6      	bne.n	8007b36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e063      	b.n	8007c44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b04      	cmp	r3, #4
 8007b88:	d149      	bne.n	8007c1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b92:	2200      	movs	r2, #0
 8007b94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 f857 	bl	8007c4c <UART_WaitOnFlagUntilTimeout>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d03c      	beq.n	8007c1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bac:	e853 3f00 	ldrex	r3, [r3]
 8007bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007bb8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bc2:	633b      	str	r3, [r7, #48]	; 0x30
 8007bc4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bca:	e841 2300 	strex	r3, r2, [r1]
 8007bce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d1e6      	bne.n	8007ba4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	3308      	adds	r3, #8
 8007bdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	e853 3f00 	ldrex	r3, [r3]
 8007be4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f023 0301 	bic.w	r3, r3, #1
 8007bec:	64bb      	str	r3, [r7, #72]	; 0x48
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3308      	adds	r3, #8
 8007bf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007bf6:	61fa      	str	r2, [r7, #28]
 8007bf8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfa:	69b9      	ldr	r1, [r7, #24]
 8007bfc:	69fa      	ldr	r2, [r7, #28]
 8007bfe:	e841 2300 	strex	r3, r2, [r1]
 8007c02:	617b      	str	r3, [r7, #20]
   return(result);
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1e5      	bne.n	8007bd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2220      	movs	r2, #32
 8007c0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e012      	b.n	8007c44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2220      	movs	r2, #32
 8007c22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3758      	adds	r7, #88	; 0x58
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	603b      	str	r3, [r7, #0]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c5c:	e049      	b.n	8007cf2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c64:	d045      	beq.n	8007cf2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c66:	f7fb fcf5 	bl	8003654 <HAL_GetTick>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	69ba      	ldr	r2, [r7, #24]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d302      	bcc.n	8007c7c <UART_WaitOnFlagUntilTimeout+0x30>
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d101      	bne.n	8007c80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e048      	b.n	8007d12 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0304 	and.w	r3, r3, #4
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d031      	beq.n	8007cf2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f003 0308 	and.w	r3, r3, #8
 8007c98:	2b08      	cmp	r3, #8
 8007c9a:	d110      	bne.n	8007cbe <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	2208      	movs	r2, #8
 8007ca2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007ca4:	68f8      	ldr	r0, [r7, #12]
 8007ca6:	f000 f95b 	bl	8007f60 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2208      	movs	r2, #8
 8007cae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e029      	b.n	8007d12 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	69db      	ldr	r3, [r3, #28]
 8007cc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007cc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ccc:	d111      	bne.n	8007cf2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007cd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f000 f941 	bl	8007f60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2220      	movs	r2, #32
 8007ce2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e00f      	b.n	8007d12 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	69da      	ldr	r2, [r3, #28]
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	4013      	ands	r3, r2
 8007cfc:	68ba      	ldr	r2, [r7, #8]
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	bf0c      	ite	eq
 8007d02:	2301      	moveq	r3, #1
 8007d04:	2300      	movne	r3, #0
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	461a      	mov	r2, r3
 8007d0a:	79fb      	ldrb	r3, [r7, #7]
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d0a6      	beq.n	8007c5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
	...

08007d1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b0a3      	sub	sp, #140	; 0x8c
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	4613      	mov	r3, r2
 8007d28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	68ba      	ldr	r2, [r7, #8]
 8007d2e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	88fa      	ldrh	r2, [r7, #6]
 8007d34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	88fa      	ldrh	r2, [r7, #6]
 8007d3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2200      	movs	r2, #0
 8007d44:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d4e:	d10e      	bne.n	8007d6e <UART_Start_Receive_IT+0x52>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	691b      	ldr	r3, [r3, #16]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d105      	bne.n	8007d64 <UART_Start_Receive_IT+0x48>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d62:	e02d      	b.n	8007dc0 <UART_Start_Receive_IT+0xa4>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	22ff      	movs	r2, #255	; 0xff
 8007d68:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d6c:	e028      	b.n	8007dc0 <UART_Start_Receive_IT+0xa4>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10d      	bne.n	8007d92 <UART_Start_Receive_IT+0x76>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d104      	bne.n	8007d88 <UART_Start_Receive_IT+0x6c>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	22ff      	movs	r2, #255	; 0xff
 8007d82:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d86:	e01b      	b.n	8007dc0 <UART_Start_Receive_IT+0xa4>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	227f      	movs	r2, #127	; 0x7f
 8007d8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d90:	e016      	b.n	8007dc0 <UART_Start_Receive_IT+0xa4>
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d9a:	d10d      	bne.n	8007db8 <UART_Start_Receive_IT+0x9c>
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d104      	bne.n	8007dae <UART_Start_Receive_IT+0x92>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	227f      	movs	r2, #127	; 0x7f
 8007da8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007dac:	e008      	b.n	8007dc0 <UART_Start_Receive_IT+0xa4>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	223f      	movs	r2, #63	; 0x3f
 8007db2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007db6:	e003      	b.n	8007dc0 <UART_Start_Receive_IT+0xa4>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2222      	movs	r2, #34	; 0x22
 8007dcc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	3308      	adds	r3, #8
 8007dd6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007dda:	e853 3f00 	ldrex	r3, [r3]
 8007dde:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007de0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007de2:	f043 0301 	orr.w	r3, r3, #1
 8007de6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	3308      	adds	r3, #8
 8007df0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007df4:	673a      	str	r2, [r7, #112]	; 0x70
 8007df6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8007dfa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007dfc:	e841 2300 	strex	r3, r2, [r1]
 8007e00:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007e02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1e3      	bne.n	8007dd0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e10:	d14f      	bne.n	8007eb2 <UART_Start_Receive_IT+0x196>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e18:	88fa      	ldrh	r2, [r7, #6]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d349      	bcc.n	8007eb2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e26:	d107      	bne.n	8007e38 <UART_Start_Receive_IT+0x11c>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d103      	bne.n	8007e38 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4a47      	ldr	r2, [pc, #284]	; (8007f50 <UART_Start_Receive_IT+0x234>)
 8007e34:	675a      	str	r2, [r3, #116]	; 0x74
 8007e36:	e002      	b.n	8007e3e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	4a46      	ldr	r2, [pc, #280]	; (8007f54 <UART_Start_Receive_IT+0x238>)
 8007e3c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	691b      	ldr	r3, [r3, #16]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d01a      	beq.n	8007e7c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e4e:	e853 3f00 	ldrex	r3, [r3]
 8007e52:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	461a      	mov	r2, r3
 8007e64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007e68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007e6a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007e6e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007e70:	e841 2300 	strex	r3, r2, [r1]
 8007e74:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007e76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d1e4      	bne.n	8007e46 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3308      	adds	r3, #8
 8007e82:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e86:	e853 3f00 	ldrex	r3, [r3]
 8007e8a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e92:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	3308      	adds	r3, #8
 8007e9a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007e9c:	64ba      	str	r2, [r7, #72]	; 0x48
 8007e9e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007ea2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ea4:	e841 2300 	strex	r3, r2, [r1]
 8007ea8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d1e5      	bne.n	8007e7c <UART_Start_Receive_IT+0x160>
 8007eb0:	e046      	b.n	8007f40 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eba:	d107      	bne.n	8007ecc <UART_Start_Receive_IT+0x1b0>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	691b      	ldr	r3, [r3, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d103      	bne.n	8007ecc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	4a24      	ldr	r2, [pc, #144]	; (8007f58 <UART_Start_Receive_IT+0x23c>)
 8007ec8:	675a      	str	r2, [r3, #116]	; 0x74
 8007eca:	e002      	b.n	8007ed2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	4a23      	ldr	r2, [pc, #140]	; (8007f5c <UART_Start_Receive_IT+0x240>)
 8007ed0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d019      	beq.n	8007f0e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee2:	e853 3f00 	ldrex	r3, [r3]
 8007ee6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eea:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007eee:	677b      	str	r3, [r7, #116]	; 0x74
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8007efa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f00:	e841 2300 	strex	r3, r2, [r1]
 8007f04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1e6      	bne.n	8007eda <UART_Start_Receive_IT+0x1be>
 8007f0c:	e018      	b.n	8007f40 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	697b      	ldr	r3, [r7, #20]
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	613b      	str	r3, [r7, #16]
   return(result);
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	f043 0320 	orr.w	r3, r3, #32
 8007f22:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	461a      	mov	r2, r3
 8007f2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f2c:	623b      	str	r3, [r7, #32]
 8007f2e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f30:	69f9      	ldr	r1, [r7, #28]
 8007f32:	6a3a      	ldr	r2, [r7, #32]
 8007f34:	e841 2300 	strex	r3, r2, [r1]
 8007f38:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e6      	bne.n	8007f0e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	378c      	adds	r7, #140	; 0x8c
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	08008781 	.word	0x08008781
 8007f54:	08008421 	.word	0x08008421
 8007f58:	08008269 	.word	0x08008269
 8007f5c:	080080b1 	.word	0x080080b1

08007f60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b095      	sub	sp, #84	; 0x54
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f70:	e853 3f00 	ldrex	r3, [r3]
 8007f74:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f7c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	461a      	mov	r2, r3
 8007f84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f86:	643b      	str	r3, [r7, #64]	; 0x40
 8007f88:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f8e:	e841 2300 	strex	r3, r2, [r1]
 8007f92:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d1e6      	bne.n	8007f68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3308      	adds	r3, #8
 8007fa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fb0:	f023 0301 	bic.w	r3, r3, #1
 8007fb4:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3308      	adds	r3, #8
 8007fbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007fc0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007fc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fc6:	e841 2300 	strex	r3, r2, [r1]
 8007fca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1e3      	bne.n	8007f9a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d118      	bne.n	800800c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	e853 3f00 	ldrex	r3, [r3]
 8007fe6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	f023 0310 	bic.w	r3, r3, #16
 8007fee:	647b      	str	r3, [r7, #68]	; 0x44
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ff8:	61bb      	str	r3, [r7, #24]
 8007ffa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ffc:	6979      	ldr	r1, [r7, #20]
 8007ffe:	69ba      	ldr	r2, [r7, #24]
 8008000:	e841 2300 	strex	r3, r2, [r1]
 8008004:	613b      	str	r3, [r7, #16]
   return(result);
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1e6      	bne.n	8007fda <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2220      	movs	r2, #32
 8008010:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2200      	movs	r2, #0
 8008018:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2200      	movs	r2, #0
 800801e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008020:	bf00      	nop
 8008022:	3754      	adds	r7, #84	; 0x54
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008038:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2200      	movs	r2, #0
 800803e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2200      	movs	r2, #0
 8008046:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f7ff fa74 	bl	8007538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008050:	bf00      	nop
 8008052:	3710      	adds	r7, #16
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b088      	sub	sp, #32
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	e853 3f00 	ldrex	r3, [r3]
 800806c:	60bb      	str	r3, [r7, #8]
   return(result);
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008074:	61fb      	str	r3, [r7, #28]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	461a      	mov	r2, r3
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	61bb      	str	r3, [r7, #24]
 8008080:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6979      	ldr	r1, [r7, #20]
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	613b      	str	r3, [r7, #16]
   return(result);
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e6      	bne.n	8008060 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2220      	movs	r2, #32
 8008096:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f7ff fa3f 	bl	8007524 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080a6:	bf00      	nop
 80080a8:	3720      	adds	r7, #32
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
	...

080080b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b09c      	sub	sp, #112	; 0x70
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80080be:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080c8:	2b22      	cmp	r3, #34	; 0x22
 80080ca:	f040 80be 	bne.w	800824a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80080d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80080dc:	b2d9      	uxtb	r1, r3
 80080de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80080e2:	b2da      	uxtb	r2, r3
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080e8:	400a      	ands	r2, r1
 80080ea:	b2d2      	uxtb	r2, r2
 80080ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080f2:	1c5a      	adds	r2, r3, #1
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080fe:	b29b      	uxth	r3, r3
 8008100:	3b01      	subs	r3, #1
 8008102:	b29a      	uxth	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008110:	b29b      	uxth	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	f040 80a1 	bne.w	800825a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008120:	e853 3f00 	ldrex	r3, [r3]
 8008124:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008126:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008128:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800812c:	66bb      	str	r3, [r7, #104]	; 0x68
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	461a      	mov	r2, r3
 8008134:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008136:	65bb      	str	r3, [r7, #88]	; 0x58
 8008138:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800813c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800813e:	e841 2300 	strex	r3, r2, [r1]
 8008142:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1e6      	bne.n	8008118 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3308      	adds	r3, #8
 8008150:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800815a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800815c:	f023 0301 	bic.w	r3, r3, #1
 8008160:	667b      	str	r3, [r7, #100]	; 0x64
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	3308      	adds	r3, #8
 8008168:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800816a:	647a      	str	r2, [r7, #68]	; 0x44
 800816c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008170:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008172:	e841 2300 	strex	r3, r2, [r1]
 8008176:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1e5      	bne.n	800814a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2220      	movs	r2, #32
 8008182:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2200      	movs	r2, #0
 800818a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a33      	ldr	r2, [pc, #204]	; (8008264 <UART_RxISR_8BIT+0x1b4>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d01f      	beq.n	80081dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d018      	beq.n	80081dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b2:	e853 3f00 	ldrex	r3, [r3]
 80081b6:	623b      	str	r3, [r7, #32]
   return(result);
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80081be:	663b      	str	r3, [r7, #96]	; 0x60
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	461a      	mov	r2, r3
 80081c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081c8:	633b      	str	r3, [r7, #48]	; 0x30
 80081ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80081ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081d0:	e841 2300 	strex	r3, r2, [r1]
 80081d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80081d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d1e6      	bne.n	80081aa <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d12e      	bne.n	8008242 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	e853 3f00 	ldrex	r3, [r3]
 80081f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f023 0310 	bic.w	r3, r3, #16
 80081fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	461a      	mov	r2, r3
 8008206:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008208:	61fb      	str	r3, [r7, #28]
 800820a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820c:	69b9      	ldr	r1, [r7, #24]
 800820e:	69fa      	ldr	r2, [r7, #28]
 8008210:	e841 2300 	strex	r3, r2, [r1]
 8008214:	617b      	str	r3, [r7, #20]
   return(result);
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1e6      	bne.n	80081ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	69db      	ldr	r3, [r3, #28]
 8008222:	f003 0310 	and.w	r3, r3, #16
 8008226:	2b10      	cmp	r3, #16
 8008228:	d103      	bne.n	8008232 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2210      	movs	r2, #16
 8008230:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008238:	4619      	mov	r1, r3
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff f986 	bl	800754c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008240:	e00b      	b.n	800825a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f7f9 ff52 	bl	80020ec <HAL_UART_RxCpltCallback>
}
 8008248:	e007      	b.n	800825a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	699a      	ldr	r2, [r3, #24]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f042 0208 	orr.w	r2, r2, #8
 8008258:	619a      	str	r2, [r3, #24]
}
 800825a:	bf00      	nop
 800825c:	3770      	adds	r7, #112	; 0x70
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	40008000 	.word	0x40008000

08008268 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b09c      	sub	sp, #112	; 0x70
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008276:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008280:	2b22      	cmp	r3, #34	; 0x22
 8008282:	f040 80be 	bne.w	8008402 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008294:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008296:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800829a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800829e:	4013      	ands	r3, r2
 80082a0:	b29a      	uxth	r2, r3
 80082a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80082a4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082aa:	1c9a      	adds	r2, r3, #2
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	3b01      	subs	r3, #1
 80082ba:	b29a      	uxth	r2, r3
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f040 80a1 	bne.w	8008412 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082d8:	e853 3f00 	ldrex	r3, [r3]
 80082dc:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80082de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082e4:	667b      	str	r3, [r7, #100]	; 0x64
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	461a      	mov	r2, r3
 80082ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082ee:	657b      	str	r3, [r7, #84]	; 0x54
 80082f0:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80082f4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80082f6:	e841 2300 	strex	r3, r2, [r1]
 80082fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80082fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1e6      	bne.n	80082d0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	3308      	adds	r3, #8
 8008308:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800830c:	e853 3f00 	ldrex	r3, [r3]
 8008310:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008314:	f023 0301 	bic.w	r3, r3, #1
 8008318:	663b      	str	r3, [r7, #96]	; 0x60
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	3308      	adds	r3, #8
 8008320:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008322:	643a      	str	r2, [r7, #64]	; 0x40
 8008324:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008326:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008328:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800832a:	e841 2300 	strex	r3, r2, [r1]
 800832e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1e5      	bne.n	8008302 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2220      	movs	r2, #32
 800833a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a33      	ldr	r2, [pc, #204]	; (800841c <UART_RxISR_16BIT+0x1b4>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d01f      	beq.n	8008394 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d018      	beq.n	8008394 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008368:	6a3b      	ldr	r3, [r7, #32]
 800836a:	e853 3f00 	ldrex	r3, [r3]
 800836e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008376:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	461a      	mov	r2, r3
 800837e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008382:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008384:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008388:	e841 2300 	strex	r3, r2, [r1]
 800838c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800838e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008390:	2b00      	cmp	r3, #0
 8008392:	d1e6      	bne.n	8008362 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008398:	2b01      	cmp	r3, #1
 800839a:	d12e      	bne.n	80083fa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2200      	movs	r2, #0
 80083a0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	e853 3f00 	ldrex	r3, [r3]
 80083ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	f023 0310 	bic.w	r3, r3, #16
 80083b6:	65bb      	str	r3, [r7, #88]	; 0x58
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	461a      	mov	r2, r3
 80083be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80083c0:	61bb      	str	r3, [r7, #24]
 80083c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c4:	6979      	ldr	r1, [r7, #20]
 80083c6:	69ba      	ldr	r2, [r7, #24]
 80083c8:	e841 2300 	strex	r3, r2, [r1]
 80083cc:	613b      	str	r3, [r7, #16]
   return(result);
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d1e6      	bne.n	80083a2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	69db      	ldr	r3, [r3, #28]
 80083da:	f003 0310 	and.w	r3, r3, #16
 80083de:	2b10      	cmp	r3, #16
 80083e0:	d103      	bne.n	80083ea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2210      	movs	r2, #16
 80083e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80083f0:	4619      	mov	r1, r3
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f7ff f8aa 	bl	800754c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80083f8:	e00b      	b.n	8008412 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f7f9 fe76 	bl	80020ec <HAL_UART_RxCpltCallback>
}
 8008400:	e007      	b.n	8008412 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	699a      	ldr	r2, [r3, #24]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f042 0208 	orr.w	r2, r2, #8
 8008410:	619a      	str	r2, [r3, #24]
}
 8008412:	bf00      	nop
 8008414:	3770      	adds	r7, #112	; 0x70
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	40008000 	.word	0x40008000

08008420 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b0ac      	sub	sp, #176	; 0xb0
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800842e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008456:	2b22      	cmp	r3, #34	; 0x22
 8008458:	f040 8182 	bne.w	8008760 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008462:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008466:	e125      	b.n	80086b4 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008472:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8008476:	b2d9      	uxtb	r1, r3
 8008478:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800847c:	b2da      	uxtb	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008482:	400a      	ands	r2, r1
 8008484:	b2d2      	uxtb	r2, r2
 8008486:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800848c:	1c5a      	adds	r2, r3, #1
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008498:	b29b      	uxth	r3, r3
 800849a:	3b01      	subs	r3, #1
 800849c:	b29a      	uxth	r2, r3
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	69db      	ldr	r3, [r3, #28]
 80084aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80084ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80084b2:	f003 0307 	and.w	r3, r3, #7
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d053      	beq.n	8008562 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80084be:	f003 0301 	and.w	r3, r3, #1
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d011      	beq.n	80084ea <UART_RxISR_8BIT_FIFOEN+0xca>
 80084c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80084ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00b      	beq.n	80084ea <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2201      	movs	r2, #1
 80084d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084e0:	f043 0201 	orr.w	r2, r3, #1
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d011      	beq.n	800851a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80084f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80084fa:	f003 0301 	and.w	r3, r3, #1
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d00b      	beq.n	800851a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2202      	movs	r2, #2
 8008508:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008510:	f043 0204 	orr.w	r2, r3, #4
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800851a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800851e:	f003 0304 	and.w	r3, r3, #4
 8008522:	2b00      	cmp	r3, #0
 8008524:	d011      	beq.n	800854a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800852a:	f003 0301 	and.w	r3, r3, #1
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00b      	beq.n	800854a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	2204      	movs	r2, #4
 8008538:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008540:	f043 0202 	orr.w	r2, r3, #2
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008550:	2b00      	cmp	r3, #0
 8008552:	d006      	beq.n	8008562 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f7fe ffef 	bl	8007538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2200      	movs	r2, #0
 800855e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008568:	b29b      	uxth	r3, r3
 800856a:	2b00      	cmp	r3, #0
 800856c:	f040 80a2 	bne.w	80086b4 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008576:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008578:	e853 3f00 	ldrex	r3, [r3]
 800857c:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 800857e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008584:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	461a      	mov	r2, r3
 800858e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008592:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008594:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008596:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8008598:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800859a:	e841 2300 	strex	r3, r2, [r1]
 800859e:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80085a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1e4      	bne.n	8008570 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	3308      	adds	r3, #8
 80085ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80085b0:	e853 3f00 	ldrex	r3, [r3]
 80085b4:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80085b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80085b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80085bc:	f023 0301 	bic.w	r3, r3, #1
 80085c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	3308      	adds	r3, #8
 80085ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80085ce:	66ba      	str	r2, [r7, #104]	; 0x68
 80085d0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80085d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80085d6:	e841 2300 	strex	r3, r2, [r1]
 80085da:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80085dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1e1      	bne.n	80085a6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2220      	movs	r2, #32
 80085e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a5f      	ldr	r2, [pc, #380]	; (8008778 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d021      	beq.n	8008644 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d01a      	beq.n	8008644 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008614:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008616:	e853 3f00 	ldrex	r3, [r3]
 800861a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800861c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800861e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008622:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	461a      	mov	r2, r3
 800862c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008630:	657b      	str	r3, [r7, #84]	; 0x54
 8008632:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008634:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008636:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008638:	e841 2300 	strex	r3, r2, [r1]
 800863c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800863e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008640:	2b00      	cmp	r3, #0
 8008642:	d1e4      	bne.n	800860e <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008648:	2b01      	cmp	r3, #1
 800864a:	d130      	bne.n	80086ae <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008662:	f023 0310 	bic.w	r3, r3, #16
 8008666:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	461a      	mov	r2, r3
 8008670:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008674:	643b      	str	r3, [r7, #64]	; 0x40
 8008676:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800867a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e4      	bne.n	8008652 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	69db      	ldr	r3, [r3, #28]
 800868e:	f003 0310 	and.w	r3, r3, #16
 8008692:	2b10      	cmp	r3, #16
 8008694:	d103      	bne.n	800869e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2210      	movs	r2, #16
 800869c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80086a4:	4619      	mov	r1, r3
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f7fe ff50 	bl	800754c <HAL_UARTEx_RxEventCallback>
 80086ac:	e002      	b.n	80086b4 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f7f9 fd1c 	bl	80020ec <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086b4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d006      	beq.n	80086ca <UART_RxISR_8BIT_FIFOEN+0x2aa>
 80086bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086c0:	f003 0320 	and.w	r3, r3, #32
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f47f aecf 	bne.w	8008468 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086d0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80086d4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d049      	beq.n	8008770 <UART_RxISR_8BIT_FIFOEN+0x350>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80086e2:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d242      	bcs.n	8008770 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	3308      	adds	r3, #8
 80086f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f2:	6a3b      	ldr	r3, [r7, #32]
 80086f4:	e853 3f00 	ldrex	r3, [r3]
 80086f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008700:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	3308      	adds	r3, #8
 800870a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800870e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008710:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008712:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008714:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008716:	e841 2300 	strex	r3, r2, [r1]
 800871a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800871c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871e:	2b00      	cmp	r3, #0
 8008720:	d1e3      	bne.n	80086ea <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a15      	ldr	r2, [pc, #84]	; (800877c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008726:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	e853 3f00 	ldrex	r3, [r3]
 8008734:	60bb      	str	r3, [r7, #8]
   return(result);
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	f043 0320 	orr.w	r3, r3, #32
 800873c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	461a      	mov	r2, r3
 8008746:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800874a:	61bb      	str	r3, [r7, #24]
 800874c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874e:	6979      	ldr	r1, [r7, #20]
 8008750:	69ba      	ldr	r2, [r7, #24]
 8008752:	e841 2300 	strex	r3, r2, [r1]
 8008756:	613b      	str	r3, [r7, #16]
   return(result);
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1e4      	bne.n	8008728 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800875e:	e007      	b.n	8008770 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	699a      	ldr	r2, [r3, #24]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f042 0208 	orr.w	r2, r2, #8
 800876e:	619a      	str	r2, [r3, #24]
}
 8008770:	bf00      	nop
 8008772:	37b0      	adds	r7, #176	; 0xb0
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	40008000 	.word	0x40008000
 800877c:	080080b1 	.word	0x080080b1

08008780 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b0ae      	sub	sp, #184	; 0xb8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800878e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	69db      	ldr	r3, [r3, #28]
 8008798:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087b6:	2b22      	cmp	r3, #34	; 0x22
 80087b8:	f040 8186 	bne.w	8008ac8 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80087c2:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80087c6:	e129      	b.n	8008a1c <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ce:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80087da:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80087de:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80087e2:	4013      	ands	r3, r2
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80087ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087f0:	1c9a      	adds	r2, r3, #2
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	3b01      	subs	r3, #1
 8008800:	b29a      	uxth	r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	69db      	ldr	r3, [r3, #28]
 800880e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008812:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008816:	f003 0307 	and.w	r3, r3, #7
 800881a:	2b00      	cmp	r3, #0
 800881c:	d053      	beq.n	80088c6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800881e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008822:	f003 0301 	and.w	r3, r3, #1
 8008826:	2b00      	cmp	r3, #0
 8008828:	d011      	beq.n	800884e <UART_RxISR_16BIT_FIFOEN+0xce>
 800882a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800882e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00b      	beq.n	800884e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2201      	movs	r2, #1
 800883c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008844:	f043 0201 	orr.w	r2, r3, #1
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800884e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008852:	f003 0302 	and.w	r3, r3, #2
 8008856:	2b00      	cmp	r3, #0
 8008858:	d011      	beq.n	800887e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800885a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00b      	beq.n	800887e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	2202      	movs	r2, #2
 800886c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008874:	f043 0204 	orr.w	r2, r3, #4
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800887e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008882:	f003 0304 	and.w	r3, r3, #4
 8008886:	2b00      	cmp	r3, #0
 8008888:	d011      	beq.n	80088ae <UART_RxISR_16BIT_FIFOEN+0x12e>
 800888a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800888e:	f003 0301 	and.w	r3, r3, #1
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00b      	beq.n	80088ae <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2204      	movs	r2, #4
 800889c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088a4:	f043 0202 	orr.w	r2, r3, #2
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d006      	beq.n	80088c6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f7fe fe3d 	bl	8007538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	f040 80a4 	bne.w	8008a1c <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088dc:	e853 3f00 	ldrex	r3, [r3]
 80088e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80088e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80088e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	461a      	mov	r2, r3
 80088f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80088fa:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80088fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008902:	e841 2300 	strex	r3, r2, [r1]
 8008906:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008908:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800890a:	2b00      	cmp	r3, #0
 800890c:	d1e2      	bne.n	80088d4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	3308      	adds	r3, #8
 8008914:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008916:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008918:	e853 3f00 	ldrex	r3, [r3]
 800891c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800891e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008920:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008924:	f023 0301 	bic.w	r3, r3, #1
 8008928:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	3308      	adds	r3, #8
 8008932:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008936:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008938:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800893c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800893e:	e841 2300 	strex	r3, r2, [r1]
 8008942:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008944:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1e1      	bne.n	800890e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2220      	movs	r2, #32
 800894e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a5f      	ldr	r2, [pc, #380]	; (8008ae0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d021      	beq.n	80089ac <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008972:	2b00      	cmp	r3, #0
 8008974:	d01a      	beq.n	80089ac <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800897c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800897e:	e853 3f00 	ldrex	r3, [r3]
 8008982:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008984:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008986:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800898a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	461a      	mov	r2, r3
 8008994:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008998:	65bb      	str	r3, [r7, #88]	; 0x58
 800899a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800899e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089a0:	e841 2300 	strex	r3, r2, [r1]
 80089a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d1e4      	bne.n	8008976 <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d130      	bne.n	8008a16 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c2:	e853 3f00 	ldrex	r3, [r3]
 80089c6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80089c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ca:	f023 0310 	bic.w	r3, r3, #16
 80089ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	461a      	mov	r2, r3
 80089d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80089dc:	647b      	str	r3, [r7, #68]	; 0x44
 80089de:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80089e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089e4:	e841 2300 	strex	r3, r2, [r1]
 80089e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80089ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d1e4      	bne.n	80089ba <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	69db      	ldr	r3, [r3, #28]
 80089f6:	f003 0310 	and.w	r3, r3, #16
 80089fa:	2b10      	cmp	r3, #16
 80089fc:	d103      	bne.n	8008a06 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2210      	movs	r2, #16
 8008a04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7fe fd9c 	bl	800754c <HAL_UARTEx_RxEventCallback>
 8008a14:	e002      	b.n	8008a1c <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f7f9 fb68 	bl	80020ec <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a1c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d006      	beq.n	8008a32 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008a24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008a28:	f003 0320 	and.w	r3, r3, #32
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f47f aecb 	bne.w	80087c8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a38:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008a3c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d049      	beq.n	8008ad8 <UART_RxISR_16BIT_FIFOEN+0x358>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a4a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d242      	bcs.n	8008ad8 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	3308      	adds	r3, #8
 8008a58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5c:	e853 3f00 	ldrex	r3, [r3]
 8008a60:	623b      	str	r3, [r7, #32]
   return(result);
 8008a62:	6a3b      	ldr	r3, [r7, #32]
 8008a64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3308      	adds	r3, #8
 8008a72:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008a76:	633a      	str	r2, [r7, #48]	; 0x30
 8008a78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1e3      	bne.n	8008a52 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a15      	ldr	r2, [pc, #84]	; (8008ae4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008a8e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	e853 3f00 	ldrex	r3, [r3]
 8008a9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f043 0320 	orr.w	r3, r3, #32
 8008aa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	461a      	mov	r2, r3
 8008aae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ab2:	61fb      	str	r3, [r7, #28]
 8008ab4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab6:	69b9      	ldr	r1, [r7, #24]
 8008ab8:	69fa      	ldr	r2, [r7, #28]
 8008aba:	e841 2300 	strex	r3, r2, [r1]
 8008abe:	617b      	str	r3, [r7, #20]
   return(result);
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1e4      	bne.n	8008a90 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ac6:	e007      	b.n	8008ad8 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	699a      	ldr	r2, [r3, #24]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f042 0208 	orr.w	r2, r2, #8
 8008ad6:	619a      	str	r2, [r3, #24]
}
 8008ad8:	bf00      	nop
 8008ada:	37b8      	adds	r7, #184	; 0xb8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	40008000 	.word	0x40008000
 8008ae4:	08008269 	.word	0x08008269

08008ae8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008af0:	bf00      	nop
 8008af2:	370c      	adds	r7, #12
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr

08008afc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b04:	bf00      	nop
 8008b06:	370c      	adds	r7, #12
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b083      	sub	sp, #12
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b18:	bf00      	nop
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b085      	sub	sp, #20
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d101      	bne.n	8008b3a <HAL_UARTEx_DisableFifoMode+0x16>
 8008b36:	2302      	movs	r3, #2
 8008b38:	e027      	b.n	8008b8a <HAL_UARTEx_DisableFifoMode+0x66>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2224      	movs	r2, #36	; 0x24
 8008b46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f022 0201 	bic.w	r2, r2, #1
 8008b60:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008b68:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3714      	adds	r7, #20
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b084      	sub	sp, #16
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
 8008b9e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d101      	bne.n	8008bae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008baa:	2302      	movs	r3, #2
 8008bac:	e02d      	b.n	8008c0a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2224      	movs	r2, #36	; 0x24
 8008bba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f022 0201 	bic.w	r2, r2, #1
 8008bd4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	683a      	ldr	r2, [r7, #0]
 8008be6:	430a      	orrs	r2, r1
 8008be8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f000 f850 	bl	8008c90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68fa      	ldr	r2, [r7, #12]
 8008bf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2220      	movs	r2, #32
 8008bfc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d101      	bne.n	8008c2a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c26:	2302      	movs	r3, #2
 8008c28:	e02d      	b.n	8008c86 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2224      	movs	r2, #36	; 0x24
 8008c36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f022 0201 	bic.w	r2, r2, #1
 8008c50:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	683a      	ldr	r2, [r7, #0]
 8008c62:	430a      	orrs	r2, r1
 8008c64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 f812 	bl	8008c90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68fa      	ldr	r2, [r7, #12]
 8008c72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2220      	movs	r2, #32
 8008c78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008c84:	2300      	movs	r3, #0
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3710      	adds	r7, #16
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
	...

08008c90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b085      	sub	sp, #20
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d108      	bne.n	8008cb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008cb0:	e031      	b.n	8008d16 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008cb2:	2308      	movs	r3, #8
 8008cb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008cb6:	2308      	movs	r3, #8
 8008cb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	0e5b      	lsrs	r3, r3, #25
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	f003 0307 	and.w	r3, r3, #7
 8008cc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	0f5b      	lsrs	r3, r3, #29
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	f003 0307 	and.w	r3, r3, #7
 8008cd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cda:	7bbb      	ldrb	r3, [r7, #14]
 8008cdc:	7b3a      	ldrb	r2, [r7, #12]
 8008cde:	4911      	ldr	r1, [pc, #68]	; (8008d24 <UARTEx_SetNbDataToProcess+0x94>)
 8008ce0:	5c8a      	ldrb	r2, [r1, r2]
 8008ce2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008ce6:	7b3a      	ldrb	r2, [r7, #12]
 8008ce8:	490f      	ldr	r1, [pc, #60]	; (8008d28 <UARTEx_SetNbDataToProcess+0x98>)
 8008cea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cec:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cf8:	7bfb      	ldrb	r3, [r7, #15]
 8008cfa:	7b7a      	ldrb	r2, [r7, #13]
 8008cfc:	4909      	ldr	r1, [pc, #36]	; (8008d24 <UARTEx_SetNbDataToProcess+0x94>)
 8008cfe:	5c8a      	ldrb	r2, [r1, r2]
 8008d00:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008d04:	7b7a      	ldrb	r2, [r7, #13]
 8008d06:	4908      	ldr	r1, [pc, #32]	; (8008d28 <UARTEx_SetNbDataToProcess+0x98>)
 8008d08:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d0a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d0e:	b29a      	uxth	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008d16:	bf00      	nop
 8008d18:	3714      	adds	r7, #20
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	0800dfcc 	.word	0x0800dfcc
 8008d28:	0800dfd4 	.word	0x0800dfd4

08008d2c <__errno>:
 8008d2c:	4b01      	ldr	r3, [pc, #4]	; (8008d34 <__errno+0x8>)
 8008d2e:	6818      	ldr	r0, [r3, #0]
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	20000018 	.word	0x20000018

08008d38 <__libc_init_array>:
 8008d38:	b570      	push	{r4, r5, r6, lr}
 8008d3a:	4d0d      	ldr	r5, [pc, #52]	; (8008d70 <__libc_init_array+0x38>)
 8008d3c:	4c0d      	ldr	r4, [pc, #52]	; (8008d74 <__libc_init_array+0x3c>)
 8008d3e:	1b64      	subs	r4, r4, r5
 8008d40:	10a4      	asrs	r4, r4, #2
 8008d42:	2600      	movs	r6, #0
 8008d44:	42a6      	cmp	r6, r4
 8008d46:	d109      	bne.n	8008d5c <__libc_init_array+0x24>
 8008d48:	4d0b      	ldr	r5, [pc, #44]	; (8008d78 <__libc_init_array+0x40>)
 8008d4a:	4c0c      	ldr	r4, [pc, #48]	; (8008d7c <__libc_init_array+0x44>)
 8008d4c:	f004 fd86 	bl	800d85c <_init>
 8008d50:	1b64      	subs	r4, r4, r5
 8008d52:	10a4      	asrs	r4, r4, #2
 8008d54:	2600      	movs	r6, #0
 8008d56:	42a6      	cmp	r6, r4
 8008d58:	d105      	bne.n	8008d66 <__libc_init_array+0x2e>
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}
 8008d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d60:	4798      	blx	r3
 8008d62:	3601      	adds	r6, #1
 8008d64:	e7ee      	b.n	8008d44 <__libc_init_array+0xc>
 8008d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d6a:	4798      	blx	r3
 8008d6c:	3601      	adds	r6, #1
 8008d6e:	e7f2      	b.n	8008d56 <__libc_init_array+0x1e>
 8008d70:	0800e494 	.word	0x0800e494
 8008d74:	0800e494 	.word	0x0800e494
 8008d78:	0800e494 	.word	0x0800e494
 8008d7c:	0800e498 	.word	0x0800e498

08008d80 <malloc>:
 8008d80:	4b02      	ldr	r3, [pc, #8]	; (8008d8c <malloc+0xc>)
 8008d82:	4601      	mov	r1, r0
 8008d84:	6818      	ldr	r0, [r3, #0]
 8008d86:	f000 b88d 	b.w	8008ea4 <_malloc_r>
 8008d8a:	bf00      	nop
 8008d8c:	20000018 	.word	0x20000018

08008d90 <free>:
 8008d90:	4b02      	ldr	r3, [pc, #8]	; (8008d9c <free+0xc>)
 8008d92:	4601      	mov	r1, r0
 8008d94:	6818      	ldr	r0, [r3, #0]
 8008d96:	f000 b819 	b.w	8008dcc <_free_r>
 8008d9a:	bf00      	nop
 8008d9c:	20000018 	.word	0x20000018

08008da0 <memcpy>:
 8008da0:	440a      	add	r2, r1
 8008da2:	4291      	cmp	r1, r2
 8008da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008da8:	d100      	bne.n	8008dac <memcpy+0xc>
 8008daa:	4770      	bx	lr
 8008dac:	b510      	push	{r4, lr}
 8008dae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008db2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008db6:	4291      	cmp	r1, r2
 8008db8:	d1f9      	bne.n	8008dae <memcpy+0xe>
 8008dba:	bd10      	pop	{r4, pc}

08008dbc <memset>:
 8008dbc:	4402      	add	r2, r0
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d100      	bne.n	8008dc6 <memset+0xa>
 8008dc4:	4770      	bx	lr
 8008dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8008dca:	e7f9      	b.n	8008dc0 <memset+0x4>

08008dcc <_free_r>:
 8008dcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008dce:	2900      	cmp	r1, #0
 8008dd0:	d044      	beq.n	8008e5c <_free_r+0x90>
 8008dd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dd6:	9001      	str	r0, [sp, #4]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	f1a1 0404 	sub.w	r4, r1, #4
 8008dde:	bfb8      	it	lt
 8008de0:	18e4      	addlt	r4, r4, r3
 8008de2:	f003 fbff 	bl	800c5e4 <__malloc_lock>
 8008de6:	4a1e      	ldr	r2, [pc, #120]	; (8008e60 <_free_r+0x94>)
 8008de8:	9801      	ldr	r0, [sp, #4]
 8008dea:	6813      	ldr	r3, [r2, #0]
 8008dec:	b933      	cbnz	r3, 8008dfc <_free_r+0x30>
 8008dee:	6063      	str	r3, [r4, #4]
 8008df0:	6014      	str	r4, [r2, #0]
 8008df2:	b003      	add	sp, #12
 8008df4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008df8:	f003 bbfa 	b.w	800c5f0 <__malloc_unlock>
 8008dfc:	42a3      	cmp	r3, r4
 8008dfe:	d908      	bls.n	8008e12 <_free_r+0x46>
 8008e00:	6825      	ldr	r5, [r4, #0]
 8008e02:	1961      	adds	r1, r4, r5
 8008e04:	428b      	cmp	r3, r1
 8008e06:	bf01      	itttt	eq
 8008e08:	6819      	ldreq	r1, [r3, #0]
 8008e0a:	685b      	ldreq	r3, [r3, #4]
 8008e0c:	1949      	addeq	r1, r1, r5
 8008e0e:	6021      	streq	r1, [r4, #0]
 8008e10:	e7ed      	b.n	8008dee <_free_r+0x22>
 8008e12:	461a      	mov	r2, r3
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	b10b      	cbz	r3, 8008e1c <_free_r+0x50>
 8008e18:	42a3      	cmp	r3, r4
 8008e1a:	d9fa      	bls.n	8008e12 <_free_r+0x46>
 8008e1c:	6811      	ldr	r1, [r2, #0]
 8008e1e:	1855      	adds	r5, r2, r1
 8008e20:	42a5      	cmp	r5, r4
 8008e22:	d10b      	bne.n	8008e3c <_free_r+0x70>
 8008e24:	6824      	ldr	r4, [r4, #0]
 8008e26:	4421      	add	r1, r4
 8008e28:	1854      	adds	r4, r2, r1
 8008e2a:	42a3      	cmp	r3, r4
 8008e2c:	6011      	str	r1, [r2, #0]
 8008e2e:	d1e0      	bne.n	8008df2 <_free_r+0x26>
 8008e30:	681c      	ldr	r4, [r3, #0]
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	6053      	str	r3, [r2, #4]
 8008e36:	4421      	add	r1, r4
 8008e38:	6011      	str	r1, [r2, #0]
 8008e3a:	e7da      	b.n	8008df2 <_free_r+0x26>
 8008e3c:	d902      	bls.n	8008e44 <_free_r+0x78>
 8008e3e:	230c      	movs	r3, #12
 8008e40:	6003      	str	r3, [r0, #0]
 8008e42:	e7d6      	b.n	8008df2 <_free_r+0x26>
 8008e44:	6825      	ldr	r5, [r4, #0]
 8008e46:	1961      	adds	r1, r4, r5
 8008e48:	428b      	cmp	r3, r1
 8008e4a:	bf04      	itt	eq
 8008e4c:	6819      	ldreq	r1, [r3, #0]
 8008e4e:	685b      	ldreq	r3, [r3, #4]
 8008e50:	6063      	str	r3, [r4, #4]
 8008e52:	bf04      	itt	eq
 8008e54:	1949      	addeq	r1, r1, r5
 8008e56:	6021      	streq	r1, [r4, #0]
 8008e58:	6054      	str	r4, [r2, #4]
 8008e5a:	e7ca      	b.n	8008df2 <_free_r+0x26>
 8008e5c:	b003      	add	sp, #12
 8008e5e:	bd30      	pop	{r4, r5, pc}
 8008e60:	200005a0 	.word	0x200005a0

08008e64 <sbrk_aligned>:
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	4e0e      	ldr	r6, [pc, #56]	; (8008ea0 <sbrk_aligned+0x3c>)
 8008e68:	460c      	mov	r4, r1
 8008e6a:	6831      	ldr	r1, [r6, #0]
 8008e6c:	4605      	mov	r5, r0
 8008e6e:	b911      	cbnz	r1, 8008e76 <sbrk_aligned+0x12>
 8008e70:	f000 ff94 	bl	8009d9c <_sbrk_r>
 8008e74:	6030      	str	r0, [r6, #0]
 8008e76:	4621      	mov	r1, r4
 8008e78:	4628      	mov	r0, r5
 8008e7a:	f000 ff8f 	bl	8009d9c <_sbrk_r>
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	d00a      	beq.n	8008e98 <sbrk_aligned+0x34>
 8008e82:	1cc4      	adds	r4, r0, #3
 8008e84:	f024 0403 	bic.w	r4, r4, #3
 8008e88:	42a0      	cmp	r0, r4
 8008e8a:	d007      	beq.n	8008e9c <sbrk_aligned+0x38>
 8008e8c:	1a21      	subs	r1, r4, r0
 8008e8e:	4628      	mov	r0, r5
 8008e90:	f000 ff84 	bl	8009d9c <_sbrk_r>
 8008e94:	3001      	adds	r0, #1
 8008e96:	d101      	bne.n	8008e9c <sbrk_aligned+0x38>
 8008e98:	f04f 34ff 	mov.w	r4, #4294967295
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ea0:	200005a4 	.word	0x200005a4

08008ea4 <_malloc_r>:
 8008ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea8:	1ccd      	adds	r5, r1, #3
 8008eaa:	f025 0503 	bic.w	r5, r5, #3
 8008eae:	3508      	adds	r5, #8
 8008eb0:	2d0c      	cmp	r5, #12
 8008eb2:	bf38      	it	cc
 8008eb4:	250c      	movcc	r5, #12
 8008eb6:	2d00      	cmp	r5, #0
 8008eb8:	4607      	mov	r7, r0
 8008eba:	db01      	blt.n	8008ec0 <_malloc_r+0x1c>
 8008ebc:	42a9      	cmp	r1, r5
 8008ebe:	d905      	bls.n	8008ecc <_malloc_r+0x28>
 8008ec0:	230c      	movs	r3, #12
 8008ec2:	603b      	str	r3, [r7, #0]
 8008ec4:	2600      	movs	r6, #0
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ecc:	4e2e      	ldr	r6, [pc, #184]	; (8008f88 <_malloc_r+0xe4>)
 8008ece:	f003 fb89 	bl	800c5e4 <__malloc_lock>
 8008ed2:	6833      	ldr	r3, [r6, #0]
 8008ed4:	461c      	mov	r4, r3
 8008ed6:	bb34      	cbnz	r4, 8008f26 <_malloc_r+0x82>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	4638      	mov	r0, r7
 8008edc:	f7ff ffc2 	bl	8008e64 <sbrk_aligned>
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	d14d      	bne.n	8008f82 <_malloc_r+0xde>
 8008ee6:	6834      	ldr	r4, [r6, #0]
 8008ee8:	4626      	mov	r6, r4
 8008eea:	2e00      	cmp	r6, #0
 8008eec:	d140      	bne.n	8008f70 <_malloc_r+0xcc>
 8008eee:	6823      	ldr	r3, [r4, #0]
 8008ef0:	4631      	mov	r1, r6
 8008ef2:	4638      	mov	r0, r7
 8008ef4:	eb04 0803 	add.w	r8, r4, r3
 8008ef8:	f000 ff50 	bl	8009d9c <_sbrk_r>
 8008efc:	4580      	cmp	r8, r0
 8008efe:	d13a      	bne.n	8008f76 <_malloc_r+0xd2>
 8008f00:	6821      	ldr	r1, [r4, #0]
 8008f02:	3503      	adds	r5, #3
 8008f04:	1a6d      	subs	r5, r5, r1
 8008f06:	f025 0503 	bic.w	r5, r5, #3
 8008f0a:	3508      	adds	r5, #8
 8008f0c:	2d0c      	cmp	r5, #12
 8008f0e:	bf38      	it	cc
 8008f10:	250c      	movcc	r5, #12
 8008f12:	4629      	mov	r1, r5
 8008f14:	4638      	mov	r0, r7
 8008f16:	f7ff ffa5 	bl	8008e64 <sbrk_aligned>
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	d02b      	beq.n	8008f76 <_malloc_r+0xd2>
 8008f1e:	6823      	ldr	r3, [r4, #0]
 8008f20:	442b      	add	r3, r5
 8008f22:	6023      	str	r3, [r4, #0]
 8008f24:	e00e      	b.n	8008f44 <_malloc_r+0xa0>
 8008f26:	6822      	ldr	r2, [r4, #0]
 8008f28:	1b52      	subs	r2, r2, r5
 8008f2a:	d41e      	bmi.n	8008f6a <_malloc_r+0xc6>
 8008f2c:	2a0b      	cmp	r2, #11
 8008f2e:	d916      	bls.n	8008f5e <_malloc_r+0xba>
 8008f30:	1961      	adds	r1, r4, r5
 8008f32:	42a3      	cmp	r3, r4
 8008f34:	6025      	str	r5, [r4, #0]
 8008f36:	bf18      	it	ne
 8008f38:	6059      	strne	r1, [r3, #4]
 8008f3a:	6863      	ldr	r3, [r4, #4]
 8008f3c:	bf08      	it	eq
 8008f3e:	6031      	streq	r1, [r6, #0]
 8008f40:	5162      	str	r2, [r4, r5]
 8008f42:	604b      	str	r3, [r1, #4]
 8008f44:	4638      	mov	r0, r7
 8008f46:	f104 060b 	add.w	r6, r4, #11
 8008f4a:	f003 fb51 	bl	800c5f0 <__malloc_unlock>
 8008f4e:	f026 0607 	bic.w	r6, r6, #7
 8008f52:	1d23      	adds	r3, r4, #4
 8008f54:	1af2      	subs	r2, r6, r3
 8008f56:	d0b6      	beq.n	8008ec6 <_malloc_r+0x22>
 8008f58:	1b9b      	subs	r3, r3, r6
 8008f5a:	50a3      	str	r3, [r4, r2]
 8008f5c:	e7b3      	b.n	8008ec6 <_malloc_r+0x22>
 8008f5e:	6862      	ldr	r2, [r4, #4]
 8008f60:	42a3      	cmp	r3, r4
 8008f62:	bf0c      	ite	eq
 8008f64:	6032      	streq	r2, [r6, #0]
 8008f66:	605a      	strne	r2, [r3, #4]
 8008f68:	e7ec      	b.n	8008f44 <_malloc_r+0xa0>
 8008f6a:	4623      	mov	r3, r4
 8008f6c:	6864      	ldr	r4, [r4, #4]
 8008f6e:	e7b2      	b.n	8008ed6 <_malloc_r+0x32>
 8008f70:	4634      	mov	r4, r6
 8008f72:	6876      	ldr	r6, [r6, #4]
 8008f74:	e7b9      	b.n	8008eea <_malloc_r+0x46>
 8008f76:	230c      	movs	r3, #12
 8008f78:	603b      	str	r3, [r7, #0]
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	f003 fb38 	bl	800c5f0 <__malloc_unlock>
 8008f80:	e7a1      	b.n	8008ec6 <_malloc_r+0x22>
 8008f82:	6025      	str	r5, [r4, #0]
 8008f84:	e7de      	b.n	8008f44 <_malloc_r+0xa0>
 8008f86:	bf00      	nop
 8008f88:	200005a0 	.word	0x200005a0

08008f8c <__cvt>:
 8008f8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f90:	ec55 4b10 	vmov	r4, r5, d0
 8008f94:	2d00      	cmp	r5, #0
 8008f96:	460e      	mov	r6, r1
 8008f98:	4619      	mov	r1, r3
 8008f9a:	462b      	mov	r3, r5
 8008f9c:	bfbb      	ittet	lt
 8008f9e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008fa2:	461d      	movlt	r5, r3
 8008fa4:	2300      	movge	r3, #0
 8008fa6:	232d      	movlt	r3, #45	; 0x2d
 8008fa8:	700b      	strb	r3, [r1, #0]
 8008faa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008fb0:	4691      	mov	r9, r2
 8008fb2:	f023 0820 	bic.w	r8, r3, #32
 8008fb6:	bfbc      	itt	lt
 8008fb8:	4622      	movlt	r2, r4
 8008fba:	4614      	movlt	r4, r2
 8008fbc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008fc0:	d005      	beq.n	8008fce <__cvt+0x42>
 8008fc2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008fc6:	d100      	bne.n	8008fca <__cvt+0x3e>
 8008fc8:	3601      	adds	r6, #1
 8008fca:	2102      	movs	r1, #2
 8008fcc:	e000      	b.n	8008fd0 <__cvt+0x44>
 8008fce:	2103      	movs	r1, #3
 8008fd0:	ab03      	add	r3, sp, #12
 8008fd2:	9301      	str	r3, [sp, #4]
 8008fd4:	ab02      	add	r3, sp, #8
 8008fd6:	9300      	str	r3, [sp, #0]
 8008fd8:	ec45 4b10 	vmov	d0, r4, r5
 8008fdc:	4653      	mov	r3, sl
 8008fde:	4632      	mov	r2, r6
 8008fe0:	f001 ff6e 	bl	800aec0 <_dtoa_r>
 8008fe4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008fe8:	4607      	mov	r7, r0
 8008fea:	d102      	bne.n	8008ff2 <__cvt+0x66>
 8008fec:	f019 0f01 	tst.w	r9, #1
 8008ff0:	d022      	beq.n	8009038 <__cvt+0xac>
 8008ff2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008ff6:	eb07 0906 	add.w	r9, r7, r6
 8008ffa:	d110      	bne.n	800901e <__cvt+0x92>
 8008ffc:	783b      	ldrb	r3, [r7, #0]
 8008ffe:	2b30      	cmp	r3, #48	; 0x30
 8009000:	d10a      	bne.n	8009018 <__cvt+0x8c>
 8009002:	2200      	movs	r2, #0
 8009004:	2300      	movs	r3, #0
 8009006:	4620      	mov	r0, r4
 8009008:	4629      	mov	r1, r5
 800900a:	f7f7 fd35 	bl	8000a78 <__aeabi_dcmpeq>
 800900e:	b918      	cbnz	r0, 8009018 <__cvt+0x8c>
 8009010:	f1c6 0601 	rsb	r6, r6, #1
 8009014:	f8ca 6000 	str.w	r6, [sl]
 8009018:	f8da 3000 	ldr.w	r3, [sl]
 800901c:	4499      	add	r9, r3
 800901e:	2200      	movs	r2, #0
 8009020:	2300      	movs	r3, #0
 8009022:	4620      	mov	r0, r4
 8009024:	4629      	mov	r1, r5
 8009026:	f7f7 fd27 	bl	8000a78 <__aeabi_dcmpeq>
 800902a:	b108      	cbz	r0, 8009030 <__cvt+0xa4>
 800902c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009030:	2230      	movs	r2, #48	; 0x30
 8009032:	9b03      	ldr	r3, [sp, #12]
 8009034:	454b      	cmp	r3, r9
 8009036:	d307      	bcc.n	8009048 <__cvt+0xbc>
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800903c:	1bdb      	subs	r3, r3, r7
 800903e:	4638      	mov	r0, r7
 8009040:	6013      	str	r3, [r2, #0]
 8009042:	b004      	add	sp, #16
 8009044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009048:	1c59      	adds	r1, r3, #1
 800904a:	9103      	str	r1, [sp, #12]
 800904c:	701a      	strb	r2, [r3, #0]
 800904e:	e7f0      	b.n	8009032 <__cvt+0xa6>

08009050 <__exponent>:
 8009050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009052:	4603      	mov	r3, r0
 8009054:	2900      	cmp	r1, #0
 8009056:	bfb8      	it	lt
 8009058:	4249      	neglt	r1, r1
 800905a:	f803 2b02 	strb.w	r2, [r3], #2
 800905e:	bfb4      	ite	lt
 8009060:	222d      	movlt	r2, #45	; 0x2d
 8009062:	222b      	movge	r2, #43	; 0x2b
 8009064:	2909      	cmp	r1, #9
 8009066:	7042      	strb	r2, [r0, #1]
 8009068:	dd2a      	ble.n	80090c0 <__exponent+0x70>
 800906a:	f10d 0407 	add.w	r4, sp, #7
 800906e:	46a4      	mov	ip, r4
 8009070:	270a      	movs	r7, #10
 8009072:	46a6      	mov	lr, r4
 8009074:	460a      	mov	r2, r1
 8009076:	fb91 f6f7 	sdiv	r6, r1, r7
 800907a:	fb07 1516 	mls	r5, r7, r6, r1
 800907e:	3530      	adds	r5, #48	; 0x30
 8009080:	2a63      	cmp	r2, #99	; 0x63
 8009082:	f104 34ff 	add.w	r4, r4, #4294967295
 8009086:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800908a:	4631      	mov	r1, r6
 800908c:	dcf1      	bgt.n	8009072 <__exponent+0x22>
 800908e:	3130      	adds	r1, #48	; 0x30
 8009090:	f1ae 0502 	sub.w	r5, lr, #2
 8009094:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009098:	1c44      	adds	r4, r0, #1
 800909a:	4629      	mov	r1, r5
 800909c:	4561      	cmp	r1, ip
 800909e:	d30a      	bcc.n	80090b6 <__exponent+0x66>
 80090a0:	f10d 0209 	add.w	r2, sp, #9
 80090a4:	eba2 020e 	sub.w	r2, r2, lr
 80090a8:	4565      	cmp	r5, ip
 80090aa:	bf88      	it	hi
 80090ac:	2200      	movhi	r2, #0
 80090ae:	4413      	add	r3, r2
 80090b0:	1a18      	subs	r0, r3, r0
 80090b2:	b003      	add	sp, #12
 80090b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 80090be:	e7ed      	b.n	800909c <__exponent+0x4c>
 80090c0:	2330      	movs	r3, #48	; 0x30
 80090c2:	3130      	adds	r1, #48	; 0x30
 80090c4:	7083      	strb	r3, [r0, #2]
 80090c6:	70c1      	strb	r1, [r0, #3]
 80090c8:	1d03      	adds	r3, r0, #4
 80090ca:	e7f1      	b.n	80090b0 <__exponent+0x60>

080090cc <_printf_float>:
 80090cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d0:	ed2d 8b02 	vpush	{d8}
 80090d4:	b08d      	sub	sp, #52	; 0x34
 80090d6:	460c      	mov	r4, r1
 80090d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80090dc:	4616      	mov	r6, r2
 80090de:	461f      	mov	r7, r3
 80090e0:	4605      	mov	r5, r0
 80090e2:	f003 fa01 	bl	800c4e8 <_localeconv_r>
 80090e6:	f8d0 a000 	ldr.w	sl, [r0]
 80090ea:	4650      	mov	r0, sl
 80090ec:	f7f7 f848 	bl	8000180 <strlen>
 80090f0:	2300      	movs	r3, #0
 80090f2:	930a      	str	r3, [sp, #40]	; 0x28
 80090f4:	6823      	ldr	r3, [r4, #0]
 80090f6:	9305      	str	r3, [sp, #20]
 80090f8:	f8d8 3000 	ldr.w	r3, [r8]
 80090fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009100:	3307      	adds	r3, #7
 8009102:	f023 0307 	bic.w	r3, r3, #7
 8009106:	f103 0208 	add.w	r2, r3, #8
 800910a:	f8c8 2000 	str.w	r2, [r8]
 800910e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009112:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009116:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800911a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800911e:	9307      	str	r3, [sp, #28]
 8009120:	f8cd 8018 	str.w	r8, [sp, #24]
 8009124:	ee08 0a10 	vmov	s16, r0
 8009128:	4b9f      	ldr	r3, [pc, #636]	; (80093a8 <_printf_float+0x2dc>)
 800912a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800912e:	f04f 32ff 	mov.w	r2, #4294967295
 8009132:	f7f7 fcd3 	bl	8000adc <__aeabi_dcmpun>
 8009136:	bb88      	cbnz	r0, 800919c <_printf_float+0xd0>
 8009138:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800913c:	4b9a      	ldr	r3, [pc, #616]	; (80093a8 <_printf_float+0x2dc>)
 800913e:	f04f 32ff 	mov.w	r2, #4294967295
 8009142:	f7f7 fcad 	bl	8000aa0 <__aeabi_dcmple>
 8009146:	bb48      	cbnz	r0, 800919c <_printf_float+0xd0>
 8009148:	2200      	movs	r2, #0
 800914a:	2300      	movs	r3, #0
 800914c:	4640      	mov	r0, r8
 800914e:	4649      	mov	r1, r9
 8009150:	f7f7 fc9c 	bl	8000a8c <__aeabi_dcmplt>
 8009154:	b110      	cbz	r0, 800915c <_printf_float+0x90>
 8009156:	232d      	movs	r3, #45	; 0x2d
 8009158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800915c:	4b93      	ldr	r3, [pc, #588]	; (80093ac <_printf_float+0x2e0>)
 800915e:	4894      	ldr	r0, [pc, #592]	; (80093b0 <_printf_float+0x2e4>)
 8009160:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009164:	bf94      	ite	ls
 8009166:	4698      	movls	r8, r3
 8009168:	4680      	movhi	r8, r0
 800916a:	2303      	movs	r3, #3
 800916c:	6123      	str	r3, [r4, #16]
 800916e:	9b05      	ldr	r3, [sp, #20]
 8009170:	f023 0204 	bic.w	r2, r3, #4
 8009174:	6022      	str	r2, [r4, #0]
 8009176:	f04f 0900 	mov.w	r9, #0
 800917a:	9700      	str	r7, [sp, #0]
 800917c:	4633      	mov	r3, r6
 800917e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009180:	4621      	mov	r1, r4
 8009182:	4628      	mov	r0, r5
 8009184:	f000 f9d8 	bl	8009538 <_printf_common>
 8009188:	3001      	adds	r0, #1
 800918a:	f040 8090 	bne.w	80092ae <_printf_float+0x1e2>
 800918e:	f04f 30ff 	mov.w	r0, #4294967295
 8009192:	b00d      	add	sp, #52	; 0x34
 8009194:	ecbd 8b02 	vpop	{d8}
 8009198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800919c:	4642      	mov	r2, r8
 800919e:	464b      	mov	r3, r9
 80091a0:	4640      	mov	r0, r8
 80091a2:	4649      	mov	r1, r9
 80091a4:	f7f7 fc9a 	bl	8000adc <__aeabi_dcmpun>
 80091a8:	b140      	cbz	r0, 80091bc <_printf_float+0xf0>
 80091aa:	464b      	mov	r3, r9
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	bfbc      	itt	lt
 80091b0:	232d      	movlt	r3, #45	; 0x2d
 80091b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80091b6:	487f      	ldr	r0, [pc, #508]	; (80093b4 <_printf_float+0x2e8>)
 80091b8:	4b7f      	ldr	r3, [pc, #508]	; (80093b8 <_printf_float+0x2ec>)
 80091ba:	e7d1      	b.n	8009160 <_printf_float+0x94>
 80091bc:	6863      	ldr	r3, [r4, #4]
 80091be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80091c2:	9206      	str	r2, [sp, #24]
 80091c4:	1c5a      	adds	r2, r3, #1
 80091c6:	d13f      	bne.n	8009248 <_printf_float+0x17c>
 80091c8:	2306      	movs	r3, #6
 80091ca:	6063      	str	r3, [r4, #4]
 80091cc:	9b05      	ldr	r3, [sp, #20]
 80091ce:	6861      	ldr	r1, [r4, #4]
 80091d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80091d4:	2300      	movs	r3, #0
 80091d6:	9303      	str	r3, [sp, #12]
 80091d8:	ab0a      	add	r3, sp, #40	; 0x28
 80091da:	e9cd b301 	strd	fp, r3, [sp, #4]
 80091de:	ab09      	add	r3, sp, #36	; 0x24
 80091e0:	ec49 8b10 	vmov	d0, r8, r9
 80091e4:	9300      	str	r3, [sp, #0]
 80091e6:	6022      	str	r2, [r4, #0]
 80091e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80091ec:	4628      	mov	r0, r5
 80091ee:	f7ff fecd 	bl	8008f8c <__cvt>
 80091f2:	9b06      	ldr	r3, [sp, #24]
 80091f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091f6:	2b47      	cmp	r3, #71	; 0x47
 80091f8:	4680      	mov	r8, r0
 80091fa:	d108      	bne.n	800920e <_printf_float+0x142>
 80091fc:	1cc8      	adds	r0, r1, #3
 80091fe:	db02      	blt.n	8009206 <_printf_float+0x13a>
 8009200:	6863      	ldr	r3, [r4, #4]
 8009202:	4299      	cmp	r1, r3
 8009204:	dd41      	ble.n	800928a <_printf_float+0x1be>
 8009206:	f1ab 0b02 	sub.w	fp, fp, #2
 800920a:	fa5f fb8b 	uxtb.w	fp, fp
 800920e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009212:	d820      	bhi.n	8009256 <_printf_float+0x18a>
 8009214:	3901      	subs	r1, #1
 8009216:	465a      	mov	r2, fp
 8009218:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800921c:	9109      	str	r1, [sp, #36]	; 0x24
 800921e:	f7ff ff17 	bl	8009050 <__exponent>
 8009222:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009224:	1813      	adds	r3, r2, r0
 8009226:	2a01      	cmp	r2, #1
 8009228:	4681      	mov	r9, r0
 800922a:	6123      	str	r3, [r4, #16]
 800922c:	dc02      	bgt.n	8009234 <_printf_float+0x168>
 800922e:	6822      	ldr	r2, [r4, #0]
 8009230:	07d2      	lsls	r2, r2, #31
 8009232:	d501      	bpl.n	8009238 <_printf_float+0x16c>
 8009234:	3301      	adds	r3, #1
 8009236:	6123      	str	r3, [r4, #16]
 8009238:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800923c:	2b00      	cmp	r3, #0
 800923e:	d09c      	beq.n	800917a <_printf_float+0xae>
 8009240:	232d      	movs	r3, #45	; 0x2d
 8009242:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009246:	e798      	b.n	800917a <_printf_float+0xae>
 8009248:	9a06      	ldr	r2, [sp, #24]
 800924a:	2a47      	cmp	r2, #71	; 0x47
 800924c:	d1be      	bne.n	80091cc <_printf_float+0x100>
 800924e:	2b00      	cmp	r3, #0
 8009250:	d1bc      	bne.n	80091cc <_printf_float+0x100>
 8009252:	2301      	movs	r3, #1
 8009254:	e7b9      	b.n	80091ca <_printf_float+0xfe>
 8009256:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800925a:	d118      	bne.n	800928e <_printf_float+0x1c2>
 800925c:	2900      	cmp	r1, #0
 800925e:	6863      	ldr	r3, [r4, #4]
 8009260:	dd0b      	ble.n	800927a <_printf_float+0x1ae>
 8009262:	6121      	str	r1, [r4, #16]
 8009264:	b913      	cbnz	r3, 800926c <_printf_float+0x1a0>
 8009266:	6822      	ldr	r2, [r4, #0]
 8009268:	07d0      	lsls	r0, r2, #31
 800926a:	d502      	bpl.n	8009272 <_printf_float+0x1a6>
 800926c:	3301      	adds	r3, #1
 800926e:	440b      	add	r3, r1
 8009270:	6123      	str	r3, [r4, #16]
 8009272:	65a1      	str	r1, [r4, #88]	; 0x58
 8009274:	f04f 0900 	mov.w	r9, #0
 8009278:	e7de      	b.n	8009238 <_printf_float+0x16c>
 800927a:	b913      	cbnz	r3, 8009282 <_printf_float+0x1b6>
 800927c:	6822      	ldr	r2, [r4, #0]
 800927e:	07d2      	lsls	r2, r2, #31
 8009280:	d501      	bpl.n	8009286 <_printf_float+0x1ba>
 8009282:	3302      	adds	r3, #2
 8009284:	e7f4      	b.n	8009270 <_printf_float+0x1a4>
 8009286:	2301      	movs	r3, #1
 8009288:	e7f2      	b.n	8009270 <_printf_float+0x1a4>
 800928a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800928e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009290:	4299      	cmp	r1, r3
 8009292:	db05      	blt.n	80092a0 <_printf_float+0x1d4>
 8009294:	6823      	ldr	r3, [r4, #0]
 8009296:	6121      	str	r1, [r4, #16]
 8009298:	07d8      	lsls	r0, r3, #31
 800929a:	d5ea      	bpl.n	8009272 <_printf_float+0x1a6>
 800929c:	1c4b      	adds	r3, r1, #1
 800929e:	e7e7      	b.n	8009270 <_printf_float+0x1a4>
 80092a0:	2900      	cmp	r1, #0
 80092a2:	bfd4      	ite	le
 80092a4:	f1c1 0202 	rsble	r2, r1, #2
 80092a8:	2201      	movgt	r2, #1
 80092aa:	4413      	add	r3, r2
 80092ac:	e7e0      	b.n	8009270 <_printf_float+0x1a4>
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	055a      	lsls	r2, r3, #21
 80092b2:	d407      	bmi.n	80092c4 <_printf_float+0x1f8>
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	4642      	mov	r2, r8
 80092b8:	4631      	mov	r1, r6
 80092ba:	4628      	mov	r0, r5
 80092bc:	47b8      	blx	r7
 80092be:	3001      	adds	r0, #1
 80092c0:	d12c      	bne.n	800931c <_printf_float+0x250>
 80092c2:	e764      	b.n	800918e <_printf_float+0xc2>
 80092c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80092c8:	f240 80e0 	bls.w	800948c <_printf_float+0x3c0>
 80092cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80092d0:	2200      	movs	r2, #0
 80092d2:	2300      	movs	r3, #0
 80092d4:	f7f7 fbd0 	bl	8000a78 <__aeabi_dcmpeq>
 80092d8:	2800      	cmp	r0, #0
 80092da:	d034      	beq.n	8009346 <_printf_float+0x27a>
 80092dc:	4a37      	ldr	r2, [pc, #220]	; (80093bc <_printf_float+0x2f0>)
 80092de:	2301      	movs	r3, #1
 80092e0:	4631      	mov	r1, r6
 80092e2:	4628      	mov	r0, r5
 80092e4:	47b8      	blx	r7
 80092e6:	3001      	adds	r0, #1
 80092e8:	f43f af51 	beq.w	800918e <_printf_float+0xc2>
 80092ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80092f0:	429a      	cmp	r2, r3
 80092f2:	db02      	blt.n	80092fa <_printf_float+0x22e>
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	07d8      	lsls	r0, r3, #31
 80092f8:	d510      	bpl.n	800931c <_printf_float+0x250>
 80092fa:	ee18 3a10 	vmov	r3, s16
 80092fe:	4652      	mov	r2, sl
 8009300:	4631      	mov	r1, r6
 8009302:	4628      	mov	r0, r5
 8009304:	47b8      	blx	r7
 8009306:	3001      	adds	r0, #1
 8009308:	f43f af41 	beq.w	800918e <_printf_float+0xc2>
 800930c:	f04f 0800 	mov.w	r8, #0
 8009310:	f104 091a 	add.w	r9, r4, #26
 8009314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009316:	3b01      	subs	r3, #1
 8009318:	4543      	cmp	r3, r8
 800931a:	dc09      	bgt.n	8009330 <_printf_float+0x264>
 800931c:	6823      	ldr	r3, [r4, #0]
 800931e:	079b      	lsls	r3, r3, #30
 8009320:	f100 8105 	bmi.w	800952e <_printf_float+0x462>
 8009324:	68e0      	ldr	r0, [r4, #12]
 8009326:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009328:	4298      	cmp	r0, r3
 800932a:	bfb8      	it	lt
 800932c:	4618      	movlt	r0, r3
 800932e:	e730      	b.n	8009192 <_printf_float+0xc6>
 8009330:	2301      	movs	r3, #1
 8009332:	464a      	mov	r2, r9
 8009334:	4631      	mov	r1, r6
 8009336:	4628      	mov	r0, r5
 8009338:	47b8      	blx	r7
 800933a:	3001      	adds	r0, #1
 800933c:	f43f af27 	beq.w	800918e <_printf_float+0xc2>
 8009340:	f108 0801 	add.w	r8, r8, #1
 8009344:	e7e6      	b.n	8009314 <_printf_float+0x248>
 8009346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009348:	2b00      	cmp	r3, #0
 800934a:	dc39      	bgt.n	80093c0 <_printf_float+0x2f4>
 800934c:	4a1b      	ldr	r2, [pc, #108]	; (80093bc <_printf_float+0x2f0>)
 800934e:	2301      	movs	r3, #1
 8009350:	4631      	mov	r1, r6
 8009352:	4628      	mov	r0, r5
 8009354:	47b8      	blx	r7
 8009356:	3001      	adds	r0, #1
 8009358:	f43f af19 	beq.w	800918e <_printf_float+0xc2>
 800935c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009360:	4313      	orrs	r3, r2
 8009362:	d102      	bne.n	800936a <_printf_float+0x29e>
 8009364:	6823      	ldr	r3, [r4, #0]
 8009366:	07d9      	lsls	r1, r3, #31
 8009368:	d5d8      	bpl.n	800931c <_printf_float+0x250>
 800936a:	ee18 3a10 	vmov	r3, s16
 800936e:	4652      	mov	r2, sl
 8009370:	4631      	mov	r1, r6
 8009372:	4628      	mov	r0, r5
 8009374:	47b8      	blx	r7
 8009376:	3001      	adds	r0, #1
 8009378:	f43f af09 	beq.w	800918e <_printf_float+0xc2>
 800937c:	f04f 0900 	mov.w	r9, #0
 8009380:	f104 0a1a 	add.w	sl, r4, #26
 8009384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009386:	425b      	negs	r3, r3
 8009388:	454b      	cmp	r3, r9
 800938a:	dc01      	bgt.n	8009390 <_printf_float+0x2c4>
 800938c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800938e:	e792      	b.n	80092b6 <_printf_float+0x1ea>
 8009390:	2301      	movs	r3, #1
 8009392:	4652      	mov	r2, sl
 8009394:	4631      	mov	r1, r6
 8009396:	4628      	mov	r0, r5
 8009398:	47b8      	blx	r7
 800939a:	3001      	adds	r0, #1
 800939c:	f43f aef7 	beq.w	800918e <_printf_float+0xc2>
 80093a0:	f109 0901 	add.w	r9, r9, #1
 80093a4:	e7ee      	b.n	8009384 <_printf_float+0x2b8>
 80093a6:	bf00      	nop
 80093a8:	7fefffff 	.word	0x7fefffff
 80093ac:	0800dfe0 	.word	0x0800dfe0
 80093b0:	0800dfe4 	.word	0x0800dfe4
 80093b4:	0800dfec 	.word	0x0800dfec
 80093b8:	0800dfe8 	.word	0x0800dfe8
 80093bc:	0800dff0 	.word	0x0800dff0
 80093c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093c4:	429a      	cmp	r2, r3
 80093c6:	bfa8      	it	ge
 80093c8:	461a      	movge	r2, r3
 80093ca:	2a00      	cmp	r2, #0
 80093cc:	4691      	mov	r9, r2
 80093ce:	dc37      	bgt.n	8009440 <_printf_float+0x374>
 80093d0:	f04f 0b00 	mov.w	fp, #0
 80093d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093d8:	f104 021a 	add.w	r2, r4, #26
 80093dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093de:	9305      	str	r3, [sp, #20]
 80093e0:	eba3 0309 	sub.w	r3, r3, r9
 80093e4:	455b      	cmp	r3, fp
 80093e6:	dc33      	bgt.n	8009450 <_printf_float+0x384>
 80093e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093ec:	429a      	cmp	r2, r3
 80093ee:	db3b      	blt.n	8009468 <_printf_float+0x39c>
 80093f0:	6823      	ldr	r3, [r4, #0]
 80093f2:	07da      	lsls	r2, r3, #31
 80093f4:	d438      	bmi.n	8009468 <_printf_float+0x39c>
 80093f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093f8:	9a05      	ldr	r2, [sp, #20]
 80093fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093fc:	1a9a      	subs	r2, r3, r2
 80093fe:	eba3 0901 	sub.w	r9, r3, r1
 8009402:	4591      	cmp	r9, r2
 8009404:	bfa8      	it	ge
 8009406:	4691      	movge	r9, r2
 8009408:	f1b9 0f00 	cmp.w	r9, #0
 800940c:	dc35      	bgt.n	800947a <_printf_float+0x3ae>
 800940e:	f04f 0800 	mov.w	r8, #0
 8009412:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009416:	f104 0a1a 	add.w	sl, r4, #26
 800941a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800941e:	1a9b      	subs	r3, r3, r2
 8009420:	eba3 0309 	sub.w	r3, r3, r9
 8009424:	4543      	cmp	r3, r8
 8009426:	f77f af79 	ble.w	800931c <_printf_float+0x250>
 800942a:	2301      	movs	r3, #1
 800942c:	4652      	mov	r2, sl
 800942e:	4631      	mov	r1, r6
 8009430:	4628      	mov	r0, r5
 8009432:	47b8      	blx	r7
 8009434:	3001      	adds	r0, #1
 8009436:	f43f aeaa 	beq.w	800918e <_printf_float+0xc2>
 800943a:	f108 0801 	add.w	r8, r8, #1
 800943e:	e7ec      	b.n	800941a <_printf_float+0x34e>
 8009440:	4613      	mov	r3, r2
 8009442:	4631      	mov	r1, r6
 8009444:	4642      	mov	r2, r8
 8009446:	4628      	mov	r0, r5
 8009448:	47b8      	blx	r7
 800944a:	3001      	adds	r0, #1
 800944c:	d1c0      	bne.n	80093d0 <_printf_float+0x304>
 800944e:	e69e      	b.n	800918e <_printf_float+0xc2>
 8009450:	2301      	movs	r3, #1
 8009452:	4631      	mov	r1, r6
 8009454:	4628      	mov	r0, r5
 8009456:	9205      	str	r2, [sp, #20]
 8009458:	47b8      	blx	r7
 800945a:	3001      	adds	r0, #1
 800945c:	f43f ae97 	beq.w	800918e <_printf_float+0xc2>
 8009460:	9a05      	ldr	r2, [sp, #20]
 8009462:	f10b 0b01 	add.w	fp, fp, #1
 8009466:	e7b9      	b.n	80093dc <_printf_float+0x310>
 8009468:	ee18 3a10 	vmov	r3, s16
 800946c:	4652      	mov	r2, sl
 800946e:	4631      	mov	r1, r6
 8009470:	4628      	mov	r0, r5
 8009472:	47b8      	blx	r7
 8009474:	3001      	adds	r0, #1
 8009476:	d1be      	bne.n	80093f6 <_printf_float+0x32a>
 8009478:	e689      	b.n	800918e <_printf_float+0xc2>
 800947a:	9a05      	ldr	r2, [sp, #20]
 800947c:	464b      	mov	r3, r9
 800947e:	4442      	add	r2, r8
 8009480:	4631      	mov	r1, r6
 8009482:	4628      	mov	r0, r5
 8009484:	47b8      	blx	r7
 8009486:	3001      	adds	r0, #1
 8009488:	d1c1      	bne.n	800940e <_printf_float+0x342>
 800948a:	e680      	b.n	800918e <_printf_float+0xc2>
 800948c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800948e:	2a01      	cmp	r2, #1
 8009490:	dc01      	bgt.n	8009496 <_printf_float+0x3ca>
 8009492:	07db      	lsls	r3, r3, #31
 8009494:	d538      	bpl.n	8009508 <_printf_float+0x43c>
 8009496:	2301      	movs	r3, #1
 8009498:	4642      	mov	r2, r8
 800949a:	4631      	mov	r1, r6
 800949c:	4628      	mov	r0, r5
 800949e:	47b8      	blx	r7
 80094a0:	3001      	adds	r0, #1
 80094a2:	f43f ae74 	beq.w	800918e <_printf_float+0xc2>
 80094a6:	ee18 3a10 	vmov	r3, s16
 80094aa:	4652      	mov	r2, sl
 80094ac:	4631      	mov	r1, r6
 80094ae:	4628      	mov	r0, r5
 80094b0:	47b8      	blx	r7
 80094b2:	3001      	adds	r0, #1
 80094b4:	f43f ae6b 	beq.w	800918e <_printf_float+0xc2>
 80094b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80094bc:	2200      	movs	r2, #0
 80094be:	2300      	movs	r3, #0
 80094c0:	f7f7 fada 	bl	8000a78 <__aeabi_dcmpeq>
 80094c4:	b9d8      	cbnz	r0, 80094fe <_printf_float+0x432>
 80094c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094c8:	f108 0201 	add.w	r2, r8, #1
 80094cc:	3b01      	subs	r3, #1
 80094ce:	4631      	mov	r1, r6
 80094d0:	4628      	mov	r0, r5
 80094d2:	47b8      	blx	r7
 80094d4:	3001      	adds	r0, #1
 80094d6:	d10e      	bne.n	80094f6 <_printf_float+0x42a>
 80094d8:	e659      	b.n	800918e <_printf_float+0xc2>
 80094da:	2301      	movs	r3, #1
 80094dc:	4652      	mov	r2, sl
 80094de:	4631      	mov	r1, r6
 80094e0:	4628      	mov	r0, r5
 80094e2:	47b8      	blx	r7
 80094e4:	3001      	adds	r0, #1
 80094e6:	f43f ae52 	beq.w	800918e <_printf_float+0xc2>
 80094ea:	f108 0801 	add.w	r8, r8, #1
 80094ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094f0:	3b01      	subs	r3, #1
 80094f2:	4543      	cmp	r3, r8
 80094f4:	dcf1      	bgt.n	80094da <_printf_float+0x40e>
 80094f6:	464b      	mov	r3, r9
 80094f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80094fc:	e6dc      	b.n	80092b8 <_printf_float+0x1ec>
 80094fe:	f04f 0800 	mov.w	r8, #0
 8009502:	f104 0a1a 	add.w	sl, r4, #26
 8009506:	e7f2      	b.n	80094ee <_printf_float+0x422>
 8009508:	2301      	movs	r3, #1
 800950a:	4642      	mov	r2, r8
 800950c:	e7df      	b.n	80094ce <_printf_float+0x402>
 800950e:	2301      	movs	r3, #1
 8009510:	464a      	mov	r2, r9
 8009512:	4631      	mov	r1, r6
 8009514:	4628      	mov	r0, r5
 8009516:	47b8      	blx	r7
 8009518:	3001      	adds	r0, #1
 800951a:	f43f ae38 	beq.w	800918e <_printf_float+0xc2>
 800951e:	f108 0801 	add.w	r8, r8, #1
 8009522:	68e3      	ldr	r3, [r4, #12]
 8009524:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009526:	1a5b      	subs	r3, r3, r1
 8009528:	4543      	cmp	r3, r8
 800952a:	dcf0      	bgt.n	800950e <_printf_float+0x442>
 800952c:	e6fa      	b.n	8009324 <_printf_float+0x258>
 800952e:	f04f 0800 	mov.w	r8, #0
 8009532:	f104 0919 	add.w	r9, r4, #25
 8009536:	e7f4      	b.n	8009522 <_printf_float+0x456>

08009538 <_printf_common>:
 8009538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800953c:	4616      	mov	r6, r2
 800953e:	4699      	mov	r9, r3
 8009540:	688a      	ldr	r2, [r1, #8]
 8009542:	690b      	ldr	r3, [r1, #16]
 8009544:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009548:	4293      	cmp	r3, r2
 800954a:	bfb8      	it	lt
 800954c:	4613      	movlt	r3, r2
 800954e:	6033      	str	r3, [r6, #0]
 8009550:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009554:	4607      	mov	r7, r0
 8009556:	460c      	mov	r4, r1
 8009558:	b10a      	cbz	r2, 800955e <_printf_common+0x26>
 800955a:	3301      	adds	r3, #1
 800955c:	6033      	str	r3, [r6, #0]
 800955e:	6823      	ldr	r3, [r4, #0]
 8009560:	0699      	lsls	r1, r3, #26
 8009562:	bf42      	ittt	mi
 8009564:	6833      	ldrmi	r3, [r6, #0]
 8009566:	3302      	addmi	r3, #2
 8009568:	6033      	strmi	r3, [r6, #0]
 800956a:	6825      	ldr	r5, [r4, #0]
 800956c:	f015 0506 	ands.w	r5, r5, #6
 8009570:	d106      	bne.n	8009580 <_printf_common+0x48>
 8009572:	f104 0a19 	add.w	sl, r4, #25
 8009576:	68e3      	ldr	r3, [r4, #12]
 8009578:	6832      	ldr	r2, [r6, #0]
 800957a:	1a9b      	subs	r3, r3, r2
 800957c:	42ab      	cmp	r3, r5
 800957e:	dc26      	bgt.n	80095ce <_printf_common+0x96>
 8009580:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009584:	1e13      	subs	r3, r2, #0
 8009586:	6822      	ldr	r2, [r4, #0]
 8009588:	bf18      	it	ne
 800958a:	2301      	movne	r3, #1
 800958c:	0692      	lsls	r2, r2, #26
 800958e:	d42b      	bmi.n	80095e8 <_printf_common+0xb0>
 8009590:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009594:	4649      	mov	r1, r9
 8009596:	4638      	mov	r0, r7
 8009598:	47c0      	blx	r8
 800959a:	3001      	adds	r0, #1
 800959c:	d01e      	beq.n	80095dc <_printf_common+0xa4>
 800959e:	6823      	ldr	r3, [r4, #0]
 80095a0:	68e5      	ldr	r5, [r4, #12]
 80095a2:	6832      	ldr	r2, [r6, #0]
 80095a4:	f003 0306 	and.w	r3, r3, #6
 80095a8:	2b04      	cmp	r3, #4
 80095aa:	bf08      	it	eq
 80095ac:	1aad      	subeq	r5, r5, r2
 80095ae:	68a3      	ldr	r3, [r4, #8]
 80095b0:	6922      	ldr	r2, [r4, #16]
 80095b2:	bf0c      	ite	eq
 80095b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095b8:	2500      	movne	r5, #0
 80095ba:	4293      	cmp	r3, r2
 80095bc:	bfc4      	itt	gt
 80095be:	1a9b      	subgt	r3, r3, r2
 80095c0:	18ed      	addgt	r5, r5, r3
 80095c2:	2600      	movs	r6, #0
 80095c4:	341a      	adds	r4, #26
 80095c6:	42b5      	cmp	r5, r6
 80095c8:	d11a      	bne.n	8009600 <_printf_common+0xc8>
 80095ca:	2000      	movs	r0, #0
 80095cc:	e008      	b.n	80095e0 <_printf_common+0xa8>
 80095ce:	2301      	movs	r3, #1
 80095d0:	4652      	mov	r2, sl
 80095d2:	4649      	mov	r1, r9
 80095d4:	4638      	mov	r0, r7
 80095d6:	47c0      	blx	r8
 80095d8:	3001      	adds	r0, #1
 80095da:	d103      	bne.n	80095e4 <_printf_common+0xac>
 80095dc:	f04f 30ff 	mov.w	r0, #4294967295
 80095e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e4:	3501      	adds	r5, #1
 80095e6:	e7c6      	b.n	8009576 <_printf_common+0x3e>
 80095e8:	18e1      	adds	r1, r4, r3
 80095ea:	1c5a      	adds	r2, r3, #1
 80095ec:	2030      	movs	r0, #48	; 0x30
 80095ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80095f2:	4422      	add	r2, r4
 80095f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095fc:	3302      	adds	r3, #2
 80095fe:	e7c7      	b.n	8009590 <_printf_common+0x58>
 8009600:	2301      	movs	r3, #1
 8009602:	4622      	mov	r2, r4
 8009604:	4649      	mov	r1, r9
 8009606:	4638      	mov	r0, r7
 8009608:	47c0      	blx	r8
 800960a:	3001      	adds	r0, #1
 800960c:	d0e6      	beq.n	80095dc <_printf_common+0xa4>
 800960e:	3601      	adds	r6, #1
 8009610:	e7d9      	b.n	80095c6 <_printf_common+0x8e>
	...

08009614 <_printf_i>:
 8009614:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009618:	7e0f      	ldrb	r7, [r1, #24]
 800961a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800961c:	2f78      	cmp	r7, #120	; 0x78
 800961e:	4691      	mov	r9, r2
 8009620:	4680      	mov	r8, r0
 8009622:	460c      	mov	r4, r1
 8009624:	469a      	mov	sl, r3
 8009626:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800962a:	d807      	bhi.n	800963c <_printf_i+0x28>
 800962c:	2f62      	cmp	r7, #98	; 0x62
 800962e:	d80a      	bhi.n	8009646 <_printf_i+0x32>
 8009630:	2f00      	cmp	r7, #0
 8009632:	f000 80d8 	beq.w	80097e6 <_printf_i+0x1d2>
 8009636:	2f58      	cmp	r7, #88	; 0x58
 8009638:	f000 80a3 	beq.w	8009782 <_printf_i+0x16e>
 800963c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009640:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009644:	e03a      	b.n	80096bc <_printf_i+0xa8>
 8009646:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800964a:	2b15      	cmp	r3, #21
 800964c:	d8f6      	bhi.n	800963c <_printf_i+0x28>
 800964e:	a101      	add	r1, pc, #4	; (adr r1, 8009654 <_printf_i+0x40>)
 8009650:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009654:	080096ad 	.word	0x080096ad
 8009658:	080096c1 	.word	0x080096c1
 800965c:	0800963d 	.word	0x0800963d
 8009660:	0800963d 	.word	0x0800963d
 8009664:	0800963d 	.word	0x0800963d
 8009668:	0800963d 	.word	0x0800963d
 800966c:	080096c1 	.word	0x080096c1
 8009670:	0800963d 	.word	0x0800963d
 8009674:	0800963d 	.word	0x0800963d
 8009678:	0800963d 	.word	0x0800963d
 800967c:	0800963d 	.word	0x0800963d
 8009680:	080097cd 	.word	0x080097cd
 8009684:	080096f1 	.word	0x080096f1
 8009688:	080097af 	.word	0x080097af
 800968c:	0800963d 	.word	0x0800963d
 8009690:	0800963d 	.word	0x0800963d
 8009694:	080097ef 	.word	0x080097ef
 8009698:	0800963d 	.word	0x0800963d
 800969c:	080096f1 	.word	0x080096f1
 80096a0:	0800963d 	.word	0x0800963d
 80096a4:	0800963d 	.word	0x0800963d
 80096a8:	080097b7 	.word	0x080097b7
 80096ac:	682b      	ldr	r3, [r5, #0]
 80096ae:	1d1a      	adds	r2, r3, #4
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	602a      	str	r2, [r5, #0]
 80096b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80096bc:	2301      	movs	r3, #1
 80096be:	e0a3      	b.n	8009808 <_printf_i+0x1f4>
 80096c0:	6820      	ldr	r0, [r4, #0]
 80096c2:	6829      	ldr	r1, [r5, #0]
 80096c4:	0606      	lsls	r6, r0, #24
 80096c6:	f101 0304 	add.w	r3, r1, #4
 80096ca:	d50a      	bpl.n	80096e2 <_printf_i+0xce>
 80096cc:	680e      	ldr	r6, [r1, #0]
 80096ce:	602b      	str	r3, [r5, #0]
 80096d0:	2e00      	cmp	r6, #0
 80096d2:	da03      	bge.n	80096dc <_printf_i+0xc8>
 80096d4:	232d      	movs	r3, #45	; 0x2d
 80096d6:	4276      	negs	r6, r6
 80096d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096dc:	485e      	ldr	r0, [pc, #376]	; (8009858 <_printf_i+0x244>)
 80096de:	230a      	movs	r3, #10
 80096e0:	e019      	b.n	8009716 <_printf_i+0x102>
 80096e2:	680e      	ldr	r6, [r1, #0]
 80096e4:	602b      	str	r3, [r5, #0]
 80096e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80096ea:	bf18      	it	ne
 80096ec:	b236      	sxthne	r6, r6
 80096ee:	e7ef      	b.n	80096d0 <_printf_i+0xbc>
 80096f0:	682b      	ldr	r3, [r5, #0]
 80096f2:	6820      	ldr	r0, [r4, #0]
 80096f4:	1d19      	adds	r1, r3, #4
 80096f6:	6029      	str	r1, [r5, #0]
 80096f8:	0601      	lsls	r1, r0, #24
 80096fa:	d501      	bpl.n	8009700 <_printf_i+0xec>
 80096fc:	681e      	ldr	r6, [r3, #0]
 80096fe:	e002      	b.n	8009706 <_printf_i+0xf2>
 8009700:	0646      	lsls	r6, r0, #25
 8009702:	d5fb      	bpl.n	80096fc <_printf_i+0xe8>
 8009704:	881e      	ldrh	r6, [r3, #0]
 8009706:	4854      	ldr	r0, [pc, #336]	; (8009858 <_printf_i+0x244>)
 8009708:	2f6f      	cmp	r7, #111	; 0x6f
 800970a:	bf0c      	ite	eq
 800970c:	2308      	moveq	r3, #8
 800970e:	230a      	movne	r3, #10
 8009710:	2100      	movs	r1, #0
 8009712:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009716:	6865      	ldr	r5, [r4, #4]
 8009718:	60a5      	str	r5, [r4, #8]
 800971a:	2d00      	cmp	r5, #0
 800971c:	bfa2      	ittt	ge
 800971e:	6821      	ldrge	r1, [r4, #0]
 8009720:	f021 0104 	bicge.w	r1, r1, #4
 8009724:	6021      	strge	r1, [r4, #0]
 8009726:	b90e      	cbnz	r6, 800972c <_printf_i+0x118>
 8009728:	2d00      	cmp	r5, #0
 800972a:	d04d      	beq.n	80097c8 <_printf_i+0x1b4>
 800972c:	4615      	mov	r5, r2
 800972e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009732:	fb03 6711 	mls	r7, r3, r1, r6
 8009736:	5dc7      	ldrb	r7, [r0, r7]
 8009738:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800973c:	4637      	mov	r7, r6
 800973e:	42bb      	cmp	r3, r7
 8009740:	460e      	mov	r6, r1
 8009742:	d9f4      	bls.n	800972e <_printf_i+0x11a>
 8009744:	2b08      	cmp	r3, #8
 8009746:	d10b      	bne.n	8009760 <_printf_i+0x14c>
 8009748:	6823      	ldr	r3, [r4, #0]
 800974a:	07de      	lsls	r6, r3, #31
 800974c:	d508      	bpl.n	8009760 <_printf_i+0x14c>
 800974e:	6923      	ldr	r3, [r4, #16]
 8009750:	6861      	ldr	r1, [r4, #4]
 8009752:	4299      	cmp	r1, r3
 8009754:	bfde      	ittt	le
 8009756:	2330      	movle	r3, #48	; 0x30
 8009758:	f805 3c01 	strble.w	r3, [r5, #-1]
 800975c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009760:	1b52      	subs	r2, r2, r5
 8009762:	6122      	str	r2, [r4, #16]
 8009764:	f8cd a000 	str.w	sl, [sp]
 8009768:	464b      	mov	r3, r9
 800976a:	aa03      	add	r2, sp, #12
 800976c:	4621      	mov	r1, r4
 800976e:	4640      	mov	r0, r8
 8009770:	f7ff fee2 	bl	8009538 <_printf_common>
 8009774:	3001      	adds	r0, #1
 8009776:	d14c      	bne.n	8009812 <_printf_i+0x1fe>
 8009778:	f04f 30ff 	mov.w	r0, #4294967295
 800977c:	b004      	add	sp, #16
 800977e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009782:	4835      	ldr	r0, [pc, #212]	; (8009858 <_printf_i+0x244>)
 8009784:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009788:	6829      	ldr	r1, [r5, #0]
 800978a:	6823      	ldr	r3, [r4, #0]
 800978c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009790:	6029      	str	r1, [r5, #0]
 8009792:	061d      	lsls	r5, r3, #24
 8009794:	d514      	bpl.n	80097c0 <_printf_i+0x1ac>
 8009796:	07df      	lsls	r7, r3, #31
 8009798:	bf44      	itt	mi
 800979a:	f043 0320 	orrmi.w	r3, r3, #32
 800979e:	6023      	strmi	r3, [r4, #0]
 80097a0:	b91e      	cbnz	r6, 80097aa <_printf_i+0x196>
 80097a2:	6823      	ldr	r3, [r4, #0]
 80097a4:	f023 0320 	bic.w	r3, r3, #32
 80097a8:	6023      	str	r3, [r4, #0]
 80097aa:	2310      	movs	r3, #16
 80097ac:	e7b0      	b.n	8009710 <_printf_i+0xfc>
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	f043 0320 	orr.w	r3, r3, #32
 80097b4:	6023      	str	r3, [r4, #0]
 80097b6:	2378      	movs	r3, #120	; 0x78
 80097b8:	4828      	ldr	r0, [pc, #160]	; (800985c <_printf_i+0x248>)
 80097ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80097be:	e7e3      	b.n	8009788 <_printf_i+0x174>
 80097c0:	0659      	lsls	r1, r3, #25
 80097c2:	bf48      	it	mi
 80097c4:	b2b6      	uxthmi	r6, r6
 80097c6:	e7e6      	b.n	8009796 <_printf_i+0x182>
 80097c8:	4615      	mov	r5, r2
 80097ca:	e7bb      	b.n	8009744 <_printf_i+0x130>
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	6826      	ldr	r6, [r4, #0]
 80097d0:	6961      	ldr	r1, [r4, #20]
 80097d2:	1d18      	adds	r0, r3, #4
 80097d4:	6028      	str	r0, [r5, #0]
 80097d6:	0635      	lsls	r5, r6, #24
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	d501      	bpl.n	80097e0 <_printf_i+0x1cc>
 80097dc:	6019      	str	r1, [r3, #0]
 80097de:	e002      	b.n	80097e6 <_printf_i+0x1d2>
 80097e0:	0670      	lsls	r0, r6, #25
 80097e2:	d5fb      	bpl.n	80097dc <_printf_i+0x1c8>
 80097e4:	8019      	strh	r1, [r3, #0]
 80097e6:	2300      	movs	r3, #0
 80097e8:	6123      	str	r3, [r4, #16]
 80097ea:	4615      	mov	r5, r2
 80097ec:	e7ba      	b.n	8009764 <_printf_i+0x150>
 80097ee:	682b      	ldr	r3, [r5, #0]
 80097f0:	1d1a      	adds	r2, r3, #4
 80097f2:	602a      	str	r2, [r5, #0]
 80097f4:	681d      	ldr	r5, [r3, #0]
 80097f6:	6862      	ldr	r2, [r4, #4]
 80097f8:	2100      	movs	r1, #0
 80097fa:	4628      	mov	r0, r5
 80097fc:	f7f6 fcc8 	bl	8000190 <memchr>
 8009800:	b108      	cbz	r0, 8009806 <_printf_i+0x1f2>
 8009802:	1b40      	subs	r0, r0, r5
 8009804:	6060      	str	r0, [r4, #4]
 8009806:	6863      	ldr	r3, [r4, #4]
 8009808:	6123      	str	r3, [r4, #16]
 800980a:	2300      	movs	r3, #0
 800980c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009810:	e7a8      	b.n	8009764 <_printf_i+0x150>
 8009812:	6923      	ldr	r3, [r4, #16]
 8009814:	462a      	mov	r2, r5
 8009816:	4649      	mov	r1, r9
 8009818:	4640      	mov	r0, r8
 800981a:	47d0      	blx	sl
 800981c:	3001      	adds	r0, #1
 800981e:	d0ab      	beq.n	8009778 <_printf_i+0x164>
 8009820:	6823      	ldr	r3, [r4, #0]
 8009822:	079b      	lsls	r3, r3, #30
 8009824:	d413      	bmi.n	800984e <_printf_i+0x23a>
 8009826:	68e0      	ldr	r0, [r4, #12]
 8009828:	9b03      	ldr	r3, [sp, #12]
 800982a:	4298      	cmp	r0, r3
 800982c:	bfb8      	it	lt
 800982e:	4618      	movlt	r0, r3
 8009830:	e7a4      	b.n	800977c <_printf_i+0x168>
 8009832:	2301      	movs	r3, #1
 8009834:	4632      	mov	r2, r6
 8009836:	4649      	mov	r1, r9
 8009838:	4640      	mov	r0, r8
 800983a:	47d0      	blx	sl
 800983c:	3001      	adds	r0, #1
 800983e:	d09b      	beq.n	8009778 <_printf_i+0x164>
 8009840:	3501      	adds	r5, #1
 8009842:	68e3      	ldr	r3, [r4, #12]
 8009844:	9903      	ldr	r1, [sp, #12]
 8009846:	1a5b      	subs	r3, r3, r1
 8009848:	42ab      	cmp	r3, r5
 800984a:	dcf2      	bgt.n	8009832 <_printf_i+0x21e>
 800984c:	e7eb      	b.n	8009826 <_printf_i+0x212>
 800984e:	2500      	movs	r5, #0
 8009850:	f104 0619 	add.w	r6, r4, #25
 8009854:	e7f5      	b.n	8009842 <_printf_i+0x22e>
 8009856:	bf00      	nop
 8009858:	0800dff2 	.word	0x0800dff2
 800985c:	0800e003 	.word	0x0800e003

08009860 <_scanf_float>:
 8009860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009864:	b087      	sub	sp, #28
 8009866:	4617      	mov	r7, r2
 8009868:	9303      	str	r3, [sp, #12]
 800986a:	688b      	ldr	r3, [r1, #8]
 800986c:	1e5a      	subs	r2, r3, #1
 800986e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009872:	bf83      	ittte	hi
 8009874:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009878:	195b      	addhi	r3, r3, r5
 800987a:	9302      	strhi	r3, [sp, #8]
 800987c:	2300      	movls	r3, #0
 800987e:	bf86      	itte	hi
 8009880:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009884:	608b      	strhi	r3, [r1, #8]
 8009886:	9302      	strls	r3, [sp, #8]
 8009888:	680b      	ldr	r3, [r1, #0]
 800988a:	468b      	mov	fp, r1
 800988c:	2500      	movs	r5, #0
 800988e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009892:	f84b 3b1c 	str.w	r3, [fp], #28
 8009896:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800989a:	4680      	mov	r8, r0
 800989c:	460c      	mov	r4, r1
 800989e:	465e      	mov	r6, fp
 80098a0:	46aa      	mov	sl, r5
 80098a2:	46a9      	mov	r9, r5
 80098a4:	9501      	str	r5, [sp, #4]
 80098a6:	68a2      	ldr	r2, [r4, #8]
 80098a8:	b152      	cbz	r2, 80098c0 <_scanf_float+0x60>
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	781b      	ldrb	r3, [r3, #0]
 80098ae:	2b4e      	cmp	r3, #78	; 0x4e
 80098b0:	d864      	bhi.n	800997c <_scanf_float+0x11c>
 80098b2:	2b40      	cmp	r3, #64	; 0x40
 80098b4:	d83c      	bhi.n	8009930 <_scanf_float+0xd0>
 80098b6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80098ba:	b2c8      	uxtb	r0, r1
 80098bc:	280e      	cmp	r0, #14
 80098be:	d93a      	bls.n	8009936 <_scanf_float+0xd6>
 80098c0:	f1b9 0f00 	cmp.w	r9, #0
 80098c4:	d003      	beq.n	80098ce <_scanf_float+0x6e>
 80098c6:	6823      	ldr	r3, [r4, #0]
 80098c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80098cc:	6023      	str	r3, [r4, #0]
 80098ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098d2:	f1ba 0f01 	cmp.w	sl, #1
 80098d6:	f200 8113 	bhi.w	8009b00 <_scanf_float+0x2a0>
 80098da:	455e      	cmp	r6, fp
 80098dc:	f200 8105 	bhi.w	8009aea <_scanf_float+0x28a>
 80098e0:	2501      	movs	r5, #1
 80098e2:	4628      	mov	r0, r5
 80098e4:	b007      	add	sp, #28
 80098e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80098ee:	2a0d      	cmp	r2, #13
 80098f0:	d8e6      	bhi.n	80098c0 <_scanf_float+0x60>
 80098f2:	a101      	add	r1, pc, #4	; (adr r1, 80098f8 <_scanf_float+0x98>)
 80098f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80098f8:	08009a37 	.word	0x08009a37
 80098fc:	080098c1 	.word	0x080098c1
 8009900:	080098c1 	.word	0x080098c1
 8009904:	080098c1 	.word	0x080098c1
 8009908:	08009a97 	.word	0x08009a97
 800990c:	08009a6f 	.word	0x08009a6f
 8009910:	080098c1 	.word	0x080098c1
 8009914:	080098c1 	.word	0x080098c1
 8009918:	08009a45 	.word	0x08009a45
 800991c:	080098c1 	.word	0x080098c1
 8009920:	080098c1 	.word	0x080098c1
 8009924:	080098c1 	.word	0x080098c1
 8009928:	080098c1 	.word	0x080098c1
 800992c:	080099fd 	.word	0x080099fd
 8009930:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009934:	e7db      	b.n	80098ee <_scanf_float+0x8e>
 8009936:	290e      	cmp	r1, #14
 8009938:	d8c2      	bhi.n	80098c0 <_scanf_float+0x60>
 800993a:	a001      	add	r0, pc, #4	; (adr r0, 8009940 <_scanf_float+0xe0>)
 800993c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009940:	080099ef 	.word	0x080099ef
 8009944:	080098c1 	.word	0x080098c1
 8009948:	080099ef 	.word	0x080099ef
 800994c:	08009a83 	.word	0x08009a83
 8009950:	080098c1 	.word	0x080098c1
 8009954:	0800999d 	.word	0x0800999d
 8009958:	080099d9 	.word	0x080099d9
 800995c:	080099d9 	.word	0x080099d9
 8009960:	080099d9 	.word	0x080099d9
 8009964:	080099d9 	.word	0x080099d9
 8009968:	080099d9 	.word	0x080099d9
 800996c:	080099d9 	.word	0x080099d9
 8009970:	080099d9 	.word	0x080099d9
 8009974:	080099d9 	.word	0x080099d9
 8009978:	080099d9 	.word	0x080099d9
 800997c:	2b6e      	cmp	r3, #110	; 0x6e
 800997e:	d809      	bhi.n	8009994 <_scanf_float+0x134>
 8009980:	2b60      	cmp	r3, #96	; 0x60
 8009982:	d8b2      	bhi.n	80098ea <_scanf_float+0x8a>
 8009984:	2b54      	cmp	r3, #84	; 0x54
 8009986:	d077      	beq.n	8009a78 <_scanf_float+0x218>
 8009988:	2b59      	cmp	r3, #89	; 0x59
 800998a:	d199      	bne.n	80098c0 <_scanf_float+0x60>
 800998c:	2d07      	cmp	r5, #7
 800998e:	d197      	bne.n	80098c0 <_scanf_float+0x60>
 8009990:	2508      	movs	r5, #8
 8009992:	e029      	b.n	80099e8 <_scanf_float+0x188>
 8009994:	2b74      	cmp	r3, #116	; 0x74
 8009996:	d06f      	beq.n	8009a78 <_scanf_float+0x218>
 8009998:	2b79      	cmp	r3, #121	; 0x79
 800999a:	e7f6      	b.n	800998a <_scanf_float+0x12a>
 800999c:	6821      	ldr	r1, [r4, #0]
 800999e:	05c8      	lsls	r0, r1, #23
 80099a0:	d51a      	bpl.n	80099d8 <_scanf_float+0x178>
 80099a2:	9b02      	ldr	r3, [sp, #8]
 80099a4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80099a8:	6021      	str	r1, [r4, #0]
 80099aa:	f109 0901 	add.w	r9, r9, #1
 80099ae:	b11b      	cbz	r3, 80099b8 <_scanf_float+0x158>
 80099b0:	3b01      	subs	r3, #1
 80099b2:	3201      	adds	r2, #1
 80099b4:	9302      	str	r3, [sp, #8]
 80099b6:	60a2      	str	r2, [r4, #8]
 80099b8:	68a3      	ldr	r3, [r4, #8]
 80099ba:	3b01      	subs	r3, #1
 80099bc:	60a3      	str	r3, [r4, #8]
 80099be:	6923      	ldr	r3, [r4, #16]
 80099c0:	3301      	adds	r3, #1
 80099c2:	6123      	str	r3, [r4, #16]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	3b01      	subs	r3, #1
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	607b      	str	r3, [r7, #4]
 80099cc:	f340 8084 	ble.w	8009ad8 <_scanf_float+0x278>
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	3301      	adds	r3, #1
 80099d4:	603b      	str	r3, [r7, #0]
 80099d6:	e766      	b.n	80098a6 <_scanf_float+0x46>
 80099d8:	eb1a 0f05 	cmn.w	sl, r5
 80099dc:	f47f af70 	bne.w	80098c0 <_scanf_float+0x60>
 80099e0:	6822      	ldr	r2, [r4, #0]
 80099e2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80099e6:	6022      	str	r2, [r4, #0]
 80099e8:	f806 3b01 	strb.w	r3, [r6], #1
 80099ec:	e7e4      	b.n	80099b8 <_scanf_float+0x158>
 80099ee:	6822      	ldr	r2, [r4, #0]
 80099f0:	0610      	lsls	r0, r2, #24
 80099f2:	f57f af65 	bpl.w	80098c0 <_scanf_float+0x60>
 80099f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80099fa:	e7f4      	b.n	80099e6 <_scanf_float+0x186>
 80099fc:	f1ba 0f00 	cmp.w	sl, #0
 8009a00:	d10e      	bne.n	8009a20 <_scanf_float+0x1c0>
 8009a02:	f1b9 0f00 	cmp.w	r9, #0
 8009a06:	d10e      	bne.n	8009a26 <_scanf_float+0x1c6>
 8009a08:	6822      	ldr	r2, [r4, #0]
 8009a0a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009a0e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009a12:	d108      	bne.n	8009a26 <_scanf_float+0x1c6>
 8009a14:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009a18:	6022      	str	r2, [r4, #0]
 8009a1a:	f04f 0a01 	mov.w	sl, #1
 8009a1e:	e7e3      	b.n	80099e8 <_scanf_float+0x188>
 8009a20:	f1ba 0f02 	cmp.w	sl, #2
 8009a24:	d055      	beq.n	8009ad2 <_scanf_float+0x272>
 8009a26:	2d01      	cmp	r5, #1
 8009a28:	d002      	beq.n	8009a30 <_scanf_float+0x1d0>
 8009a2a:	2d04      	cmp	r5, #4
 8009a2c:	f47f af48 	bne.w	80098c0 <_scanf_float+0x60>
 8009a30:	3501      	adds	r5, #1
 8009a32:	b2ed      	uxtb	r5, r5
 8009a34:	e7d8      	b.n	80099e8 <_scanf_float+0x188>
 8009a36:	f1ba 0f01 	cmp.w	sl, #1
 8009a3a:	f47f af41 	bne.w	80098c0 <_scanf_float+0x60>
 8009a3e:	f04f 0a02 	mov.w	sl, #2
 8009a42:	e7d1      	b.n	80099e8 <_scanf_float+0x188>
 8009a44:	b97d      	cbnz	r5, 8009a66 <_scanf_float+0x206>
 8009a46:	f1b9 0f00 	cmp.w	r9, #0
 8009a4a:	f47f af3c 	bne.w	80098c6 <_scanf_float+0x66>
 8009a4e:	6822      	ldr	r2, [r4, #0]
 8009a50:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009a54:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009a58:	f47f af39 	bne.w	80098ce <_scanf_float+0x6e>
 8009a5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009a60:	6022      	str	r2, [r4, #0]
 8009a62:	2501      	movs	r5, #1
 8009a64:	e7c0      	b.n	80099e8 <_scanf_float+0x188>
 8009a66:	2d03      	cmp	r5, #3
 8009a68:	d0e2      	beq.n	8009a30 <_scanf_float+0x1d0>
 8009a6a:	2d05      	cmp	r5, #5
 8009a6c:	e7de      	b.n	8009a2c <_scanf_float+0x1cc>
 8009a6e:	2d02      	cmp	r5, #2
 8009a70:	f47f af26 	bne.w	80098c0 <_scanf_float+0x60>
 8009a74:	2503      	movs	r5, #3
 8009a76:	e7b7      	b.n	80099e8 <_scanf_float+0x188>
 8009a78:	2d06      	cmp	r5, #6
 8009a7a:	f47f af21 	bne.w	80098c0 <_scanf_float+0x60>
 8009a7e:	2507      	movs	r5, #7
 8009a80:	e7b2      	b.n	80099e8 <_scanf_float+0x188>
 8009a82:	6822      	ldr	r2, [r4, #0]
 8009a84:	0591      	lsls	r1, r2, #22
 8009a86:	f57f af1b 	bpl.w	80098c0 <_scanf_float+0x60>
 8009a8a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009a8e:	6022      	str	r2, [r4, #0]
 8009a90:	f8cd 9004 	str.w	r9, [sp, #4]
 8009a94:	e7a8      	b.n	80099e8 <_scanf_float+0x188>
 8009a96:	6822      	ldr	r2, [r4, #0]
 8009a98:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009a9c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009aa0:	d006      	beq.n	8009ab0 <_scanf_float+0x250>
 8009aa2:	0550      	lsls	r0, r2, #21
 8009aa4:	f57f af0c 	bpl.w	80098c0 <_scanf_float+0x60>
 8009aa8:	f1b9 0f00 	cmp.w	r9, #0
 8009aac:	f43f af0f 	beq.w	80098ce <_scanf_float+0x6e>
 8009ab0:	0591      	lsls	r1, r2, #22
 8009ab2:	bf58      	it	pl
 8009ab4:	9901      	ldrpl	r1, [sp, #4]
 8009ab6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009aba:	bf58      	it	pl
 8009abc:	eba9 0101 	subpl.w	r1, r9, r1
 8009ac0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009ac4:	bf58      	it	pl
 8009ac6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009aca:	6022      	str	r2, [r4, #0]
 8009acc:	f04f 0900 	mov.w	r9, #0
 8009ad0:	e78a      	b.n	80099e8 <_scanf_float+0x188>
 8009ad2:	f04f 0a03 	mov.w	sl, #3
 8009ad6:	e787      	b.n	80099e8 <_scanf_float+0x188>
 8009ad8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009adc:	4639      	mov	r1, r7
 8009ade:	4640      	mov	r0, r8
 8009ae0:	4798      	blx	r3
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	f43f aedf 	beq.w	80098a6 <_scanf_float+0x46>
 8009ae8:	e6ea      	b.n	80098c0 <_scanf_float+0x60>
 8009aea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009aee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009af2:	463a      	mov	r2, r7
 8009af4:	4640      	mov	r0, r8
 8009af6:	4798      	blx	r3
 8009af8:	6923      	ldr	r3, [r4, #16]
 8009afa:	3b01      	subs	r3, #1
 8009afc:	6123      	str	r3, [r4, #16]
 8009afe:	e6ec      	b.n	80098da <_scanf_float+0x7a>
 8009b00:	1e6b      	subs	r3, r5, #1
 8009b02:	2b06      	cmp	r3, #6
 8009b04:	d825      	bhi.n	8009b52 <_scanf_float+0x2f2>
 8009b06:	2d02      	cmp	r5, #2
 8009b08:	d836      	bhi.n	8009b78 <_scanf_float+0x318>
 8009b0a:	455e      	cmp	r6, fp
 8009b0c:	f67f aee8 	bls.w	80098e0 <_scanf_float+0x80>
 8009b10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b14:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b18:	463a      	mov	r2, r7
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	4798      	blx	r3
 8009b1e:	6923      	ldr	r3, [r4, #16]
 8009b20:	3b01      	subs	r3, #1
 8009b22:	6123      	str	r3, [r4, #16]
 8009b24:	e7f1      	b.n	8009b0a <_scanf_float+0x2aa>
 8009b26:	9802      	ldr	r0, [sp, #8]
 8009b28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b2c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009b30:	9002      	str	r0, [sp, #8]
 8009b32:	463a      	mov	r2, r7
 8009b34:	4640      	mov	r0, r8
 8009b36:	4798      	blx	r3
 8009b38:	6923      	ldr	r3, [r4, #16]
 8009b3a:	3b01      	subs	r3, #1
 8009b3c:	6123      	str	r3, [r4, #16]
 8009b3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b42:	fa5f fa8a 	uxtb.w	sl, sl
 8009b46:	f1ba 0f02 	cmp.w	sl, #2
 8009b4a:	d1ec      	bne.n	8009b26 <_scanf_float+0x2c6>
 8009b4c:	3d03      	subs	r5, #3
 8009b4e:	b2ed      	uxtb	r5, r5
 8009b50:	1b76      	subs	r6, r6, r5
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	05da      	lsls	r2, r3, #23
 8009b56:	d52f      	bpl.n	8009bb8 <_scanf_float+0x358>
 8009b58:	055b      	lsls	r3, r3, #21
 8009b5a:	d510      	bpl.n	8009b7e <_scanf_float+0x31e>
 8009b5c:	455e      	cmp	r6, fp
 8009b5e:	f67f aebf 	bls.w	80098e0 <_scanf_float+0x80>
 8009b62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b6a:	463a      	mov	r2, r7
 8009b6c:	4640      	mov	r0, r8
 8009b6e:	4798      	blx	r3
 8009b70:	6923      	ldr	r3, [r4, #16]
 8009b72:	3b01      	subs	r3, #1
 8009b74:	6123      	str	r3, [r4, #16]
 8009b76:	e7f1      	b.n	8009b5c <_scanf_float+0x2fc>
 8009b78:	46aa      	mov	sl, r5
 8009b7a:	9602      	str	r6, [sp, #8]
 8009b7c:	e7df      	b.n	8009b3e <_scanf_float+0x2de>
 8009b7e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009b82:	6923      	ldr	r3, [r4, #16]
 8009b84:	2965      	cmp	r1, #101	; 0x65
 8009b86:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b8a:	f106 35ff 	add.w	r5, r6, #4294967295
 8009b8e:	6123      	str	r3, [r4, #16]
 8009b90:	d00c      	beq.n	8009bac <_scanf_float+0x34c>
 8009b92:	2945      	cmp	r1, #69	; 0x45
 8009b94:	d00a      	beq.n	8009bac <_scanf_float+0x34c>
 8009b96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009b9a:	463a      	mov	r2, r7
 8009b9c:	4640      	mov	r0, r8
 8009b9e:	4798      	blx	r3
 8009ba0:	6923      	ldr	r3, [r4, #16]
 8009ba2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	1eb5      	subs	r5, r6, #2
 8009baa:	6123      	str	r3, [r4, #16]
 8009bac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009bb0:	463a      	mov	r2, r7
 8009bb2:	4640      	mov	r0, r8
 8009bb4:	4798      	blx	r3
 8009bb6:	462e      	mov	r6, r5
 8009bb8:	6825      	ldr	r5, [r4, #0]
 8009bba:	f015 0510 	ands.w	r5, r5, #16
 8009bbe:	d159      	bne.n	8009c74 <_scanf_float+0x414>
 8009bc0:	7035      	strb	r5, [r6, #0]
 8009bc2:	6823      	ldr	r3, [r4, #0]
 8009bc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009bcc:	d11b      	bne.n	8009c06 <_scanf_float+0x3a6>
 8009bce:	9b01      	ldr	r3, [sp, #4]
 8009bd0:	454b      	cmp	r3, r9
 8009bd2:	eba3 0209 	sub.w	r2, r3, r9
 8009bd6:	d123      	bne.n	8009c20 <_scanf_float+0x3c0>
 8009bd8:	2200      	movs	r2, #0
 8009bda:	4659      	mov	r1, fp
 8009bdc:	4640      	mov	r0, r8
 8009bde:	f000 ff99 	bl	800ab14 <_strtod_r>
 8009be2:	6822      	ldr	r2, [r4, #0]
 8009be4:	9b03      	ldr	r3, [sp, #12]
 8009be6:	f012 0f02 	tst.w	r2, #2
 8009bea:	ec57 6b10 	vmov	r6, r7, d0
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	d021      	beq.n	8009c36 <_scanf_float+0x3d6>
 8009bf2:	9903      	ldr	r1, [sp, #12]
 8009bf4:	1d1a      	adds	r2, r3, #4
 8009bf6:	600a      	str	r2, [r1, #0]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	e9c3 6700 	strd	r6, r7, [r3]
 8009bfe:	68e3      	ldr	r3, [r4, #12]
 8009c00:	3301      	adds	r3, #1
 8009c02:	60e3      	str	r3, [r4, #12]
 8009c04:	e66d      	b.n	80098e2 <_scanf_float+0x82>
 8009c06:	9b04      	ldr	r3, [sp, #16]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d0e5      	beq.n	8009bd8 <_scanf_float+0x378>
 8009c0c:	9905      	ldr	r1, [sp, #20]
 8009c0e:	230a      	movs	r3, #10
 8009c10:	462a      	mov	r2, r5
 8009c12:	3101      	adds	r1, #1
 8009c14:	4640      	mov	r0, r8
 8009c16:	f001 f805 	bl	800ac24 <_strtol_r>
 8009c1a:	9b04      	ldr	r3, [sp, #16]
 8009c1c:	9e05      	ldr	r6, [sp, #20]
 8009c1e:	1ac2      	subs	r2, r0, r3
 8009c20:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009c24:	429e      	cmp	r6, r3
 8009c26:	bf28      	it	cs
 8009c28:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009c2c:	4912      	ldr	r1, [pc, #72]	; (8009c78 <_scanf_float+0x418>)
 8009c2e:	4630      	mov	r0, r6
 8009c30:	f000 f8fe 	bl	8009e30 <siprintf>
 8009c34:	e7d0      	b.n	8009bd8 <_scanf_float+0x378>
 8009c36:	9903      	ldr	r1, [sp, #12]
 8009c38:	f012 0f04 	tst.w	r2, #4
 8009c3c:	f103 0204 	add.w	r2, r3, #4
 8009c40:	600a      	str	r2, [r1, #0]
 8009c42:	d1d9      	bne.n	8009bf8 <_scanf_float+0x398>
 8009c44:	f8d3 8000 	ldr.w	r8, [r3]
 8009c48:	ee10 2a10 	vmov	r2, s0
 8009c4c:	ee10 0a10 	vmov	r0, s0
 8009c50:	463b      	mov	r3, r7
 8009c52:	4639      	mov	r1, r7
 8009c54:	f7f6 ff42 	bl	8000adc <__aeabi_dcmpun>
 8009c58:	b128      	cbz	r0, 8009c66 <_scanf_float+0x406>
 8009c5a:	4808      	ldr	r0, [pc, #32]	; (8009c7c <_scanf_float+0x41c>)
 8009c5c:	f000 f8ae 	bl	8009dbc <nanf>
 8009c60:	ed88 0a00 	vstr	s0, [r8]
 8009c64:	e7cb      	b.n	8009bfe <_scanf_float+0x39e>
 8009c66:	4630      	mov	r0, r6
 8009c68:	4639      	mov	r1, r7
 8009c6a:	f7f6 ff95 	bl	8000b98 <__aeabi_d2f>
 8009c6e:	f8c8 0000 	str.w	r0, [r8]
 8009c72:	e7c4      	b.n	8009bfe <_scanf_float+0x39e>
 8009c74:	2500      	movs	r5, #0
 8009c76:	e634      	b.n	80098e2 <_scanf_float+0x82>
 8009c78:	0800e014 	.word	0x0800e014
 8009c7c:	0800e488 	.word	0x0800e488

08009c80 <iprintf>:
 8009c80:	b40f      	push	{r0, r1, r2, r3}
 8009c82:	4b0a      	ldr	r3, [pc, #40]	; (8009cac <iprintf+0x2c>)
 8009c84:	b513      	push	{r0, r1, r4, lr}
 8009c86:	681c      	ldr	r4, [r3, #0]
 8009c88:	b124      	cbz	r4, 8009c94 <iprintf+0x14>
 8009c8a:	69a3      	ldr	r3, [r4, #24]
 8009c8c:	b913      	cbnz	r3, 8009c94 <iprintf+0x14>
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f002 f81e 	bl	800bcd0 <__sinit>
 8009c94:	ab05      	add	r3, sp, #20
 8009c96:	9a04      	ldr	r2, [sp, #16]
 8009c98:	68a1      	ldr	r1, [r4, #8]
 8009c9a:	9301      	str	r3, [sp, #4]
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	f003 fb09 	bl	800d2b4 <_vfiprintf_r>
 8009ca2:	b002      	add	sp, #8
 8009ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ca8:	b004      	add	sp, #16
 8009caa:	4770      	bx	lr
 8009cac:	20000018 	.word	0x20000018

08009cb0 <_puts_r>:
 8009cb0:	b570      	push	{r4, r5, r6, lr}
 8009cb2:	460e      	mov	r6, r1
 8009cb4:	4605      	mov	r5, r0
 8009cb6:	b118      	cbz	r0, 8009cc0 <_puts_r+0x10>
 8009cb8:	6983      	ldr	r3, [r0, #24]
 8009cba:	b90b      	cbnz	r3, 8009cc0 <_puts_r+0x10>
 8009cbc:	f002 f808 	bl	800bcd0 <__sinit>
 8009cc0:	69ab      	ldr	r3, [r5, #24]
 8009cc2:	68ac      	ldr	r4, [r5, #8]
 8009cc4:	b913      	cbnz	r3, 8009ccc <_puts_r+0x1c>
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	f002 f802 	bl	800bcd0 <__sinit>
 8009ccc:	4b2c      	ldr	r3, [pc, #176]	; (8009d80 <_puts_r+0xd0>)
 8009cce:	429c      	cmp	r4, r3
 8009cd0:	d120      	bne.n	8009d14 <_puts_r+0x64>
 8009cd2:	686c      	ldr	r4, [r5, #4]
 8009cd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cd6:	07db      	lsls	r3, r3, #31
 8009cd8:	d405      	bmi.n	8009ce6 <_puts_r+0x36>
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	0598      	lsls	r0, r3, #22
 8009cde:	d402      	bmi.n	8009ce6 <_puts_r+0x36>
 8009ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ce2:	f002 fc06 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	0719      	lsls	r1, r3, #28
 8009cea:	d51d      	bpl.n	8009d28 <_puts_r+0x78>
 8009cec:	6923      	ldr	r3, [r4, #16]
 8009cee:	b1db      	cbz	r3, 8009d28 <_puts_r+0x78>
 8009cf0:	3e01      	subs	r6, #1
 8009cf2:	68a3      	ldr	r3, [r4, #8]
 8009cf4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009cf8:	3b01      	subs	r3, #1
 8009cfa:	60a3      	str	r3, [r4, #8]
 8009cfc:	bb39      	cbnz	r1, 8009d4e <_puts_r+0x9e>
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	da38      	bge.n	8009d74 <_puts_r+0xc4>
 8009d02:	4622      	mov	r2, r4
 8009d04:	210a      	movs	r1, #10
 8009d06:	4628      	mov	r0, r5
 8009d08:	f000 ff8e 	bl	800ac28 <__swbuf_r>
 8009d0c:	3001      	adds	r0, #1
 8009d0e:	d011      	beq.n	8009d34 <_puts_r+0x84>
 8009d10:	250a      	movs	r5, #10
 8009d12:	e011      	b.n	8009d38 <_puts_r+0x88>
 8009d14:	4b1b      	ldr	r3, [pc, #108]	; (8009d84 <_puts_r+0xd4>)
 8009d16:	429c      	cmp	r4, r3
 8009d18:	d101      	bne.n	8009d1e <_puts_r+0x6e>
 8009d1a:	68ac      	ldr	r4, [r5, #8]
 8009d1c:	e7da      	b.n	8009cd4 <_puts_r+0x24>
 8009d1e:	4b1a      	ldr	r3, [pc, #104]	; (8009d88 <_puts_r+0xd8>)
 8009d20:	429c      	cmp	r4, r3
 8009d22:	bf08      	it	eq
 8009d24:	68ec      	ldreq	r4, [r5, #12]
 8009d26:	e7d5      	b.n	8009cd4 <_puts_r+0x24>
 8009d28:	4621      	mov	r1, r4
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	f000 ffce 	bl	800accc <__swsetup_r>
 8009d30:	2800      	cmp	r0, #0
 8009d32:	d0dd      	beq.n	8009cf0 <_puts_r+0x40>
 8009d34:	f04f 35ff 	mov.w	r5, #4294967295
 8009d38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d3a:	07da      	lsls	r2, r3, #31
 8009d3c:	d405      	bmi.n	8009d4a <_puts_r+0x9a>
 8009d3e:	89a3      	ldrh	r3, [r4, #12]
 8009d40:	059b      	lsls	r3, r3, #22
 8009d42:	d402      	bmi.n	8009d4a <_puts_r+0x9a>
 8009d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d46:	f002 fbd5 	bl	800c4f4 <__retarget_lock_release_recursive>
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	bd70      	pop	{r4, r5, r6, pc}
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	da04      	bge.n	8009d5c <_puts_r+0xac>
 8009d52:	69a2      	ldr	r2, [r4, #24]
 8009d54:	429a      	cmp	r2, r3
 8009d56:	dc06      	bgt.n	8009d66 <_puts_r+0xb6>
 8009d58:	290a      	cmp	r1, #10
 8009d5a:	d004      	beq.n	8009d66 <_puts_r+0xb6>
 8009d5c:	6823      	ldr	r3, [r4, #0]
 8009d5e:	1c5a      	adds	r2, r3, #1
 8009d60:	6022      	str	r2, [r4, #0]
 8009d62:	7019      	strb	r1, [r3, #0]
 8009d64:	e7c5      	b.n	8009cf2 <_puts_r+0x42>
 8009d66:	4622      	mov	r2, r4
 8009d68:	4628      	mov	r0, r5
 8009d6a:	f000 ff5d 	bl	800ac28 <__swbuf_r>
 8009d6e:	3001      	adds	r0, #1
 8009d70:	d1bf      	bne.n	8009cf2 <_puts_r+0x42>
 8009d72:	e7df      	b.n	8009d34 <_puts_r+0x84>
 8009d74:	6823      	ldr	r3, [r4, #0]
 8009d76:	250a      	movs	r5, #10
 8009d78:	1c5a      	adds	r2, r3, #1
 8009d7a:	6022      	str	r2, [r4, #0]
 8009d7c:	701d      	strb	r5, [r3, #0]
 8009d7e:	e7db      	b.n	8009d38 <_puts_r+0x88>
 8009d80:	0800e224 	.word	0x0800e224
 8009d84:	0800e244 	.word	0x0800e244
 8009d88:	0800e204 	.word	0x0800e204

08009d8c <puts>:
 8009d8c:	4b02      	ldr	r3, [pc, #8]	; (8009d98 <puts+0xc>)
 8009d8e:	4601      	mov	r1, r0
 8009d90:	6818      	ldr	r0, [r3, #0]
 8009d92:	f7ff bf8d 	b.w	8009cb0 <_puts_r>
 8009d96:	bf00      	nop
 8009d98:	20000018 	.word	0x20000018

08009d9c <_sbrk_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	4d06      	ldr	r5, [pc, #24]	; (8009db8 <_sbrk_r+0x1c>)
 8009da0:	2300      	movs	r3, #0
 8009da2:	4604      	mov	r4, r0
 8009da4:	4608      	mov	r0, r1
 8009da6:	602b      	str	r3, [r5, #0]
 8009da8:	f7f9 f9aa 	bl	8003100 <_sbrk>
 8009dac:	1c43      	adds	r3, r0, #1
 8009dae:	d102      	bne.n	8009db6 <_sbrk_r+0x1a>
 8009db0:	682b      	ldr	r3, [r5, #0]
 8009db2:	b103      	cbz	r3, 8009db6 <_sbrk_r+0x1a>
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
 8009db8:	200005ac 	.word	0x200005ac

08009dbc <nanf>:
 8009dbc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009dc4 <nanf+0x8>
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	7fc00000 	.word	0x7fc00000

08009dc8 <sniprintf>:
 8009dc8:	b40c      	push	{r2, r3}
 8009dca:	b530      	push	{r4, r5, lr}
 8009dcc:	4b17      	ldr	r3, [pc, #92]	; (8009e2c <sniprintf+0x64>)
 8009dce:	1e0c      	subs	r4, r1, #0
 8009dd0:	681d      	ldr	r5, [r3, #0]
 8009dd2:	b09d      	sub	sp, #116	; 0x74
 8009dd4:	da08      	bge.n	8009de8 <sniprintf+0x20>
 8009dd6:	238b      	movs	r3, #139	; 0x8b
 8009dd8:	602b      	str	r3, [r5, #0]
 8009dda:	f04f 30ff 	mov.w	r0, #4294967295
 8009dde:	b01d      	add	sp, #116	; 0x74
 8009de0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009de4:	b002      	add	sp, #8
 8009de6:	4770      	bx	lr
 8009de8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009dec:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009df0:	bf14      	ite	ne
 8009df2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009df6:	4623      	moveq	r3, r4
 8009df8:	9304      	str	r3, [sp, #16]
 8009dfa:	9307      	str	r3, [sp, #28]
 8009dfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e00:	9002      	str	r0, [sp, #8]
 8009e02:	9006      	str	r0, [sp, #24]
 8009e04:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009e08:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009e0a:	ab21      	add	r3, sp, #132	; 0x84
 8009e0c:	a902      	add	r1, sp, #8
 8009e0e:	4628      	mov	r0, r5
 8009e10:	9301      	str	r3, [sp, #4]
 8009e12:	f003 f925 	bl	800d060 <_svfiprintf_r>
 8009e16:	1c43      	adds	r3, r0, #1
 8009e18:	bfbc      	itt	lt
 8009e1a:	238b      	movlt	r3, #139	; 0x8b
 8009e1c:	602b      	strlt	r3, [r5, #0]
 8009e1e:	2c00      	cmp	r4, #0
 8009e20:	d0dd      	beq.n	8009dde <sniprintf+0x16>
 8009e22:	9b02      	ldr	r3, [sp, #8]
 8009e24:	2200      	movs	r2, #0
 8009e26:	701a      	strb	r2, [r3, #0]
 8009e28:	e7d9      	b.n	8009dde <sniprintf+0x16>
 8009e2a:	bf00      	nop
 8009e2c:	20000018 	.word	0x20000018

08009e30 <siprintf>:
 8009e30:	b40e      	push	{r1, r2, r3}
 8009e32:	b500      	push	{lr}
 8009e34:	b09c      	sub	sp, #112	; 0x70
 8009e36:	ab1d      	add	r3, sp, #116	; 0x74
 8009e38:	9002      	str	r0, [sp, #8]
 8009e3a:	9006      	str	r0, [sp, #24]
 8009e3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e40:	4809      	ldr	r0, [pc, #36]	; (8009e68 <siprintf+0x38>)
 8009e42:	9107      	str	r1, [sp, #28]
 8009e44:	9104      	str	r1, [sp, #16]
 8009e46:	4909      	ldr	r1, [pc, #36]	; (8009e6c <siprintf+0x3c>)
 8009e48:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e4c:	9105      	str	r1, [sp, #20]
 8009e4e:	6800      	ldr	r0, [r0, #0]
 8009e50:	9301      	str	r3, [sp, #4]
 8009e52:	a902      	add	r1, sp, #8
 8009e54:	f003 f904 	bl	800d060 <_svfiprintf_r>
 8009e58:	9b02      	ldr	r3, [sp, #8]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	701a      	strb	r2, [r3, #0]
 8009e5e:	b01c      	add	sp, #112	; 0x70
 8009e60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e64:	b003      	add	sp, #12
 8009e66:	4770      	bx	lr
 8009e68:	20000018 	.word	0x20000018
 8009e6c:	ffff0208 	.word	0xffff0208

08009e70 <strcat>:
 8009e70:	b510      	push	{r4, lr}
 8009e72:	4602      	mov	r2, r0
 8009e74:	7814      	ldrb	r4, [r2, #0]
 8009e76:	4613      	mov	r3, r2
 8009e78:	3201      	adds	r2, #1
 8009e7a:	2c00      	cmp	r4, #0
 8009e7c:	d1fa      	bne.n	8009e74 <strcat+0x4>
 8009e7e:	3b01      	subs	r3, #1
 8009e80:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e84:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e88:	2a00      	cmp	r2, #0
 8009e8a:	d1f9      	bne.n	8009e80 <strcat+0x10>
 8009e8c:	bd10      	pop	{r4, pc}

08009e8e <strcpy>:
 8009e8e:	4603      	mov	r3, r0
 8009e90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e94:	f803 2b01 	strb.w	r2, [r3], #1
 8009e98:	2a00      	cmp	r2, #0
 8009e9a:	d1f9      	bne.n	8009e90 <strcpy+0x2>
 8009e9c:	4770      	bx	lr

08009e9e <strstr>:
 8009e9e:	780a      	ldrb	r2, [r1, #0]
 8009ea0:	b570      	push	{r4, r5, r6, lr}
 8009ea2:	b96a      	cbnz	r2, 8009ec0 <strstr+0x22>
 8009ea4:	bd70      	pop	{r4, r5, r6, pc}
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d109      	bne.n	8009ebe <strstr+0x20>
 8009eaa:	460c      	mov	r4, r1
 8009eac:	4605      	mov	r5, r0
 8009eae:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d0f6      	beq.n	8009ea4 <strstr+0x6>
 8009eb6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009eba:	429e      	cmp	r6, r3
 8009ebc:	d0f7      	beq.n	8009eae <strstr+0x10>
 8009ebe:	3001      	adds	r0, #1
 8009ec0:	7803      	ldrb	r3, [r0, #0]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1ef      	bne.n	8009ea6 <strstr+0x8>
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	e7ec      	b.n	8009ea4 <strstr+0x6>

08009eca <sulp>:
 8009eca:	b570      	push	{r4, r5, r6, lr}
 8009ecc:	4604      	mov	r4, r0
 8009ece:	460d      	mov	r5, r1
 8009ed0:	ec45 4b10 	vmov	d0, r4, r5
 8009ed4:	4616      	mov	r6, r2
 8009ed6:	f002 ff03 	bl	800cce0 <__ulp>
 8009eda:	ec51 0b10 	vmov	r0, r1, d0
 8009ede:	b17e      	cbz	r6, 8009f00 <sulp+0x36>
 8009ee0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009ee4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	dd09      	ble.n	8009f00 <sulp+0x36>
 8009eec:	051b      	lsls	r3, r3, #20
 8009eee:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009ef2:	2400      	movs	r4, #0
 8009ef4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009ef8:	4622      	mov	r2, r4
 8009efa:	462b      	mov	r3, r5
 8009efc:	f7f6 fb54 	bl	80005a8 <__aeabi_dmul>
 8009f00:	bd70      	pop	{r4, r5, r6, pc}
 8009f02:	0000      	movs	r0, r0
 8009f04:	0000      	movs	r0, r0
	...

08009f08 <_strtod_l>:
 8009f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0c:	ed2d 8b02 	vpush	{d8}
 8009f10:	b09d      	sub	sp, #116	; 0x74
 8009f12:	461f      	mov	r7, r3
 8009f14:	2300      	movs	r3, #0
 8009f16:	9318      	str	r3, [sp, #96]	; 0x60
 8009f18:	4ba2      	ldr	r3, [pc, #648]	; (800a1a4 <_strtod_l+0x29c>)
 8009f1a:	9213      	str	r2, [sp, #76]	; 0x4c
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	9305      	str	r3, [sp, #20]
 8009f20:	4604      	mov	r4, r0
 8009f22:	4618      	mov	r0, r3
 8009f24:	4688      	mov	r8, r1
 8009f26:	f7f6 f92b 	bl	8000180 <strlen>
 8009f2a:	f04f 0a00 	mov.w	sl, #0
 8009f2e:	4605      	mov	r5, r0
 8009f30:	f04f 0b00 	mov.w	fp, #0
 8009f34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009f38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f3a:	781a      	ldrb	r2, [r3, #0]
 8009f3c:	2a2b      	cmp	r2, #43	; 0x2b
 8009f3e:	d04e      	beq.n	8009fde <_strtod_l+0xd6>
 8009f40:	d83b      	bhi.n	8009fba <_strtod_l+0xb2>
 8009f42:	2a0d      	cmp	r2, #13
 8009f44:	d834      	bhi.n	8009fb0 <_strtod_l+0xa8>
 8009f46:	2a08      	cmp	r2, #8
 8009f48:	d834      	bhi.n	8009fb4 <_strtod_l+0xac>
 8009f4a:	2a00      	cmp	r2, #0
 8009f4c:	d03e      	beq.n	8009fcc <_strtod_l+0xc4>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	930a      	str	r3, [sp, #40]	; 0x28
 8009f52:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009f54:	7833      	ldrb	r3, [r6, #0]
 8009f56:	2b30      	cmp	r3, #48	; 0x30
 8009f58:	f040 80b0 	bne.w	800a0bc <_strtod_l+0x1b4>
 8009f5c:	7873      	ldrb	r3, [r6, #1]
 8009f5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009f62:	2b58      	cmp	r3, #88	; 0x58
 8009f64:	d168      	bne.n	800a038 <_strtod_l+0x130>
 8009f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f68:	9301      	str	r3, [sp, #4]
 8009f6a:	ab18      	add	r3, sp, #96	; 0x60
 8009f6c:	9702      	str	r7, [sp, #8]
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	4a8d      	ldr	r2, [pc, #564]	; (800a1a8 <_strtod_l+0x2a0>)
 8009f72:	ab19      	add	r3, sp, #100	; 0x64
 8009f74:	a917      	add	r1, sp, #92	; 0x5c
 8009f76:	4620      	mov	r0, r4
 8009f78:	f001 ffae 	bl	800bed8 <__gethex>
 8009f7c:	f010 0707 	ands.w	r7, r0, #7
 8009f80:	4605      	mov	r5, r0
 8009f82:	d005      	beq.n	8009f90 <_strtod_l+0x88>
 8009f84:	2f06      	cmp	r7, #6
 8009f86:	d12c      	bne.n	8009fe2 <_strtod_l+0xda>
 8009f88:	3601      	adds	r6, #1
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	9617      	str	r6, [sp, #92]	; 0x5c
 8009f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f040 8590 	bne.w	800aab8 <_strtod_l+0xbb0>
 8009f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f9a:	b1eb      	cbz	r3, 8009fd8 <_strtod_l+0xd0>
 8009f9c:	4652      	mov	r2, sl
 8009f9e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009fa2:	ec43 2b10 	vmov	d0, r2, r3
 8009fa6:	b01d      	add	sp, #116	; 0x74
 8009fa8:	ecbd 8b02 	vpop	{d8}
 8009fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fb0:	2a20      	cmp	r2, #32
 8009fb2:	d1cc      	bne.n	8009f4e <_strtod_l+0x46>
 8009fb4:	3301      	adds	r3, #1
 8009fb6:	9317      	str	r3, [sp, #92]	; 0x5c
 8009fb8:	e7be      	b.n	8009f38 <_strtod_l+0x30>
 8009fba:	2a2d      	cmp	r2, #45	; 0x2d
 8009fbc:	d1c7      	bne.n	8009f4e <_strtod_l+0x46>
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	920a      	str	r2, [sp, #40]	; 0x28
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8009fc6:	785b      	ldrb	r3, [r3, #1]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d1c2      	bne.n	8009f52 <_strtod_l+0x4a>
 8009fcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009fce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f040 856e 	bne.w	800aab4 <_strtod_l+0xbac>
 8009fd8:	4652      	mov	r2, sl
 8009fda:	465b      	mov	r3, fp
 8009fdc:	e7e1      	b.n	8009fa2 <_strtod_l+0x9a>
 8009fde:	2200      	movs	r2, #0
 8009fe0:	e7ee      	b.n	8009fc0 <_strtod_l+0xb8>
 8009fe2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009fe4:	b13a      	cbz	r2, 8009ff6 <_strtod_l+0xee>
 8009fe6:	2135      	movs	r1, #53	; 0x35
 8009fe8:	a81a      	add	r0, sp, #104	; 0x68
 8009fea:	f002 ff84 	bl	800cef6 <__copybits>
 8009fee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	f002 fb43 	bl	800c67c <_Bfree>
 8009ff6:	3f01      	subs	r7, #1
 8009ff8:	2f04      	cmp	r7, #4
 8009ffa:	d806      	bhi.n	800a00a <_strtod_l+0x102>
 8009ffc:	e8df f007 	tbb	[pc, r7]
 800a000:	1714030a 	.word	0x1714030a
 800a004:	0a          	.byte	0x0a
 800a005:	00          	.byte	0x00
 800a006:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a00a:	0728      	lsls	r0, r5, #28
 800a00c:	d5c0      	bpl.n	8009f90 <_strtod_l+0x88>
 800a00e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a012:	e7bd      	b.n	8009f90 <_strtod_l+0x88>
 800a014:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a018:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a01a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a01e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a022:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a026:	e7f0      	b.n	800a00a <_strtod_l+0x102>
 800a028:	f8df b180 	ldr.w	fp, [pc, #384]	; 800a1ac <_strtod_l+0x2a4>
 800a02c:	e7ed      	b.n	800a00a <_strtod_l+0x102>
 800a02e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a032:	f04f 3aff 	mov.w	sl, #4294967295
 800a036:	e7e8      	b.n	800a00a <_strtod_l+0x102>
 800a038:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a03a:	1c5a      	adds	r2, r3, #1
 800a03c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a03e:	785b      	ldrb	r3, [r3, #1]
 800a040:	2b30      	cmp	r3, #48	; 0x30
 800a042:	d0f9      	beq.n	800a038 <_strtod_l+0x130>
 800a044:	2b00      	cmp	r3, #0
 800a046:	d0a3      	beq.n	8009f90 <_strtod_l+0x88>
 800a048:	2301      	movs	r3, #1
 800a04a:	f04f 0900 	mov.w	r9, #0
 800a04e:	9304      	str	r3, [sp, #16]
 800a050:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a052:	9308      	str	r3, [sp, #32]
 800a054:	f8cd 901c 	str.w	r9, [sp, #28]
 800a058:	464f      	mov	r7, r9
 800a05a:	220a      	movs	r2, #10
 800a05c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a05e:	7806      	ldrb	r6, [r0, #0]
 800a060:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a064:	b2d9      	uxtb	r1, r3
 800a066:	2909      	cmp	r1, #9
 800a068:	d92a      	bls.n	800a0c0 <_strtod_l+0x1b8>
 800a06a:	9905      	ldr	r1, [sp, #20]
 800a06c:	462a      	mov	r2, r5
 800a06e:	f003 fa9e 	bl	800d5ae <strncmp>
 800a072:	b398      	cbz	r0, 800a0dc <_strtod_l+0x1d4>
 800a074:	2000      	movs	r0, #0
 800a076:	4632      	mov	r2, r6
 800a078:	463d      	mov	r5, r7
 800a07a:	9005      	str	r0, [sp, #20]
 800a07c:	4603      	mov	r3, r0
 800a07e:	2a65      	cmp	r2, #101	; 0x65
 800a080:	d001      	beq.n	800a086 <_strtod_l+0x17e>
 800a082:	2a45      	cmp	r2, #69	; 0x45
 800a084:	d118      	bne.n	800a0b8 <_strtod_l+0x1b0>
 800a086:	b91d      	cbnz	r5, 800a090 <_strtod_l+0x188>
 800a088:	9a04      	ldr	r2, [sp, #16]
 800a08a:	4302      	orrs	r2, r0
 800a08c:	d09e      	beq.n	8009fcc <_strtod_l+0xc4>
 800a08e:	2500      	movs	r5, #0
 800a090:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a094:	f108 0201 	add.w	r2, r8, #1
 800a098:	9217      	str	r2, [sp, #92]	; 0x5c
 800a09a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a09e:	2a2b      	cmp	r2, #43	; 0x2b
 800a0a0:	d075      	beq.n	800a18e <_strtod_l+0x286>
 800a0a2:	2a2d      	cmp	r2, #45	; 0x2d
 800a0a4:	d07b      	beq.n	800a19e <_strtod_l+0x296>
 800a0a6:	f04f 0c00 	mov.w	ip, #0
 800a0aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a0ae:	2909      	cmp	r1, #9
 800a0b0:	f240 8082 	bls.w	800a1b8 <_strtod_l+0x2b0>
 800a0b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a0b8:	2600      	movs	r6, #0
 800a0ba:	e09d      	b.n	800a1f8 <_strtod_l+0x2f0>
 800a0bc:	2300      	movs	r3, #0
 800a0be:	e7c4      	b.n	800a04a <_strtod_l+0x142>
 800a0c0:	2f08      	cmp	r7, #8
 800a0c2:	bfd8      	it	le
 800a0c4:	9907      	ldrle	r1, [sp, #28]
 800a0c6:	f100 0001 	add.w	r0, r0, #1
 800a0ca:	bfda      	itte	le
 800a0cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800a0d0:	9307      	strle	r3, [sp, #28]
 800a0d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a0d6:	3701      	adds	r7, #1
 800a0d8:	9017      	str	r0, [sp, #92]	; 0x5c
 800a0da:	e7bf      	b.n	800a05c <_strtod_l+0x154>
 800a0dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0de:	195a      	adds	r2, r3, r5
 800a0e0:	9217      	str	r2, [sp, #92]	; 0x5c
 800a0e2:	5d5a      	ldrb	r2, [r3, r5]
 800a0e4:	2f00      	cmp	r7, #0
 800a0e6:	d037      	beq.n	800a158 <_strtod_l+0x250>
 800a0e8:	9005      	str	r0, [sp, #20]
 800a0ea:	463d      	mov	r5, r7
 800a0ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a0f0:	2b09      	cmp	r3, #9
 800a0f2:	d912      	bls.n	800a11a <_strtod_l+0x212>
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	e7c2      	b.n	800a07e <_strtod_l+0x176>
 800a0f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0fa:	1c5a      	adds	r2, r3, #1
 800a0fc:	9217      	str	r2, [sp, #92]	; 0x5c
 800a0fe:	785a      	ldrb	r2, [r3, #1]
 800a100:	3001      	adds	r0, #1
 800a102:	2a30      	cmp	r2, #48	; 0x30
 800a104:	d0f8      	beq.n	800a0f8 <_strtod_l+0x1f0>
 800a106:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a10a:	2b08      	cmp	r3, #8
 800a10c:	f200 84d9 	bhi.w	800aac2 <_strtod_l+0xbba>
 800a110:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a112:	9005      	str	r0, [sp, #20]
 800a114:	2000      	movs	r0, #0
 800a116:	9308      	str	r3, [sp, #32]
 800a118:	4605      	mov	r5, r0
 800a11a:	3a30      	subs	r2, #48	; 0x30
 800a11c:	f100 0301 	add.w	r3, r0, #1
 800a120:	d014      	beq.n	800a14c <_strtod_l+0x244>
 800a122:	9905      	ldr	r1, [sp, #20]
 800a124:	4419      	add	r1, r3
 800a126:	9105      	str	r1, [sp, #20]
 800a128:	462b      	mov	r3, r5
 800a12a:	eb00 0e05 	add.w	lr, r0, r5
 800a12e:	210a      	movs	r1, #10
 800a130:	4573      	cmp	r3, lr
 800a132:	d113      	bne.n	800a15c <_strtod_l+0x254>
 800a134:	182b      	adds	r3, r5, r0
 800a136:	2b08      	cmp	r3, #8
 800a138:	f105 0501 	add.w	r5, r5, #1
 800a13c:	4405      	add	r5, r0
 800a13e:	dc1c      	bgt.n	800a17a <_strtod_l+0x272>
 800a140:	9907      	ldr	r1, [sp, #28]
 800a142:	230a      	movs	r3, #10
 800a144:	fb03 2301 	mla	r3, r3, r1, r2
 800a148:	9307      	str	r3, [sp, #28]
 800a14a:	2300      	movs	r3, #0
 800a14c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a14e:	1c51      	adds	r1, r2, #1
 800a150:	9117      	str	r1, [sp, #92]	; 0x5c
 800a152:	7852      	ldrb	r2, [r2, #1]
 800a154:	4618      	mov	r0, r3
 800a156:	e7c9      	b.n	800a0ec <_strtod_l+0x1e4>
 800a158:	4638      	mov	r0, r7
 800a15a:	e7d2      	b.n	800a102 <_strtod_l+0x1fa>
 800a15c:	2b08      	cmp	r3, #8
 800a15e:	dc04      	bgt.n	800a16a <_strtod_l+0x262>
 800a160:	9e07      	ldr	r6, [sp, #28]
 800a162:	434e      	muls	r6, r1
 800a164:	9607      	str	r6, [sp, #28]
 800a166:	3301      	adds	r3, #1
 800a168:	e7e2      	b.n	800a130 <_strtod_l+0x228>
 800a16a:	f103 0c01 	add.w	ip, r3, #1
 800a16e:	f1bc 0f10 	cmp.w	ip, #16
 800a172:	bfd8      	it	le
 800a174:	fb01 f909 	mulle.w	r9, r1, r9
 800a178:	e7f5      	b.n	800a166 <_strtod_l+0x25e>
 800a17a:	2d10      	cmp	r5, #16
 800a17c:	bfdc      	itt	le
 800a17e:	230a      	movle	r3, #10
 800a180:	fb03 2909 	mlale	r9, r3, r9, r2
 800a184:	e7e1      	b.n	800a14a <_strtod_l+0x242>
 800a186:	2300      	movs	r3, #0
 800a188:	9305      	str	r3, [sp, #20]
 800a18a:	2301      	movs	r3, #1
 800a18c:	e77c      	b.n	800a088 <_strtod_l+0x180>
 800a18e:	f04f 0c00 	mov.w	ip, #0
 800a192:	f108 0202 	add.w	r2, r8, #2
 800a196:	9217      	str	r2, [sp, #92]	; 0x5c
 800a198:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a19c:	e785      	b.n	800a0aa <_strtod_l+0x1a2>
 800a19e:	f04f 0c01 	mov.w	ip, #1
 800a1a2:	e7f6      	b.n	800a192 <_strtod_l+0x28a>
 800a1a4:	0800e2cc 	.word	0x0800e2cc
 800a1a8:	0800e01c 	.word	0x0800e01c
 800a1ac:	7ff00000 	.word	0x7ff00000
 800a1b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1b2:	1c51      	adds	r1, r2, #1
 800a1b4:	9117      	str	r1, [sp, #92]	; 0x5c
 800a1b6:	7852      	ldrb	r2, [r2, #1]
 800a1b8:	2a30      	cmp	r2, #48	; 0x30
 800a1ba:	d0f9      	beq.n	800a1b0 <_strtod_l+0x2a8>
 800a1bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a1c0:	2908      	cmp	r1, #8
 800a1c2:	f63f af79 	bhi.w	800a0b8 <_strtod_l+0x1b0>
 800a1c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a1ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1cc:	9206      	str	r2, [sp, #24]
 800a1ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1d0:	1c51      	adds	r1, r2, #1
 800a1d2:	9117      	str	r1, [sp, #92]	; 0x5c
 800a1d4:	7852      	ldrb	r2, [r2, #1]
 800a1d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a1da:	2e09      	cmp	r6, #9
 800a1dc:	d937      	bls.n	800a24e <_strtod_l+0x346>
 800a1de:	9e06      	ldr	r6, [sp, #24]
 800a1e0:	1b89      	subs	r1, r1, r6
 800a1e2:	2908      	cmp	r1, #8
 800a1e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a1e8:	dc02      	bgt.n	800a1f0 <_strtod_l+0x2e8>
 800a1ea:	4576      	cmp	r6, lr
 800a1ec:	bfa8      	it	ge
 800a1ee:	4676      	movge	r6, lr
 800a1f0:	f1bc 0f00 	cmp.w	ip, #0
 800a1f4:	d000      	beq.n	800a1f8 <_strtod_l+0x2f0>
 800a1f6:	4276      	negs	r6, r6
 800a1f8:	2d00      	cmp	r5, #0
 800a1fa:	d14d      	bne.n	800a298 <_strtod_l+0x390>
 800a1fc:	9904      	ldr	r1, [sp, #16]
 800a1fe:	4301      	orrs	r1, r0
 800a200:	f47f aec6 	bne.w	8009f90 <_strtod_l+0x88>
 800a204:	2b00      	cmp	r3, #0
 800a206:	f47f aee1 	bne.w	8009fcc <_strtod_l+0xc4>
 800a20a:	2a69      	cmp	r2, #105	; 0x69
 800a20c:	d027      	beq.n	800a25e <_strtod_l+0x356>
 800a20e:	dc24      	bgt.n	800a25a <_strtod_l+0x352>
 800a210:	2a49      	cmp	r2, #73	; 0x49
 800a212:	d024      	beq.n	800a25e <_strtod_l+0x356>
 800a214:	2a4e      	cmp	r2, #78	; 0x4e
 800a216:	f47f aed9 	bne.w	8009fcc <_strtod_l+0xc4>
 800a21a:	499f      	ldr	r1, [pc, #636]	; (800a498 <_strtod_l+0x590>)
 800a21c:	a817      	add	r0, sp, #92	; 0x5c
 800a21e:	f002 f8b3 	bl	800c388 <__match>
 800a222:	2800      	cmp	r0, #0
 800a224:	f43f aed2 	beq.w	8009fcc <_strtod_l+0xc4>
 800a228:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	2b28      	cmp	r3, #40	; 0x28
 800a22e:	d12d      	bne.n	800a28c <_strtod_l+0x384>
 800a230:	499a      	ldr	r1, [pc, #616]	; (800a49c <_strtod_l+0x594>)
 800a232:	aa1a      	add	r2, sp, #104	; 0x68
 800a234:	a817      	add	r0, sp, #92	; 0x5c
 800a236:	f002 f8bb 	bl	800c3b0 <__hexnan>
 800a23a:	2805      	cmp	r0, #5
 800a23c:	d126      	bne.n	800a28c <_strtod_l+0x384>
 800a23e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a240:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800a244:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a248:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a24c:	e6a0      	b.n	8009f90 <_strtod_l+0x88>
 800a24e:	210a      	movs	r1, #10
 800a250:	fb01 2e0e 	mla	lr, r1, lr, r2
 800a254:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a258:	e7b9      	b.n	800a1ce <_strtod_l+0x2c6>
 800a25a:	2a6e      	cmp	r2, #110	; 0x6e
 800a25c:	e7db      	b.n	800a216 <_strtod_l+0x30e>
 800a25e:	4990      	ldr	r1, [pc, #576]	; (800a4a0 <_strtod_l+0x598>)
 800a260:	a817      	add	r0, sp, #92	; 0x5c
 800a262:	f002 f891 	bl	800c388 <__match>
 800a266:	2800      	cmp	r0, #0
 800a268:	f43f aeb0 	beq.w	8009fcc <_strtod_l+0xc4>
 800a26c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a26e:	498d      	ldr	r1, [pc, #564]	; (800a4a4 <_strtod_l+0x59c>)
 800a270:	3b01      	subs	r3, #1
 800a272:	a817      	add	r0, sp, #92	; 0x5c
 800a274:	9317      	str	r3, [sp, #92]	; 0x5c
 800a276:	f002 f887 	bl	800c388 <__match>
 800a27a:	b910      	cbnz	r0, 800a282 <_strtod_l+0x37a>
 800a27c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a27e:	3301      	adds	r3, #1
 800a280:	9317      	str	r3, [sp, #92]	; 0x5c
 800a282:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a4b4 <_strtod_l+0x5ac>
 800a286:	f04f 0a00 	mov.w	sl, #0
 800a28a:	e681      	b.n	8009f90 <_strtod_l+0x88>
 800a28c:	4886      	ldr	r0, [pc, #536]	; (800a4a8 <_strtod_l+0x5a0>)
 800a28e:	f003 f943 	bl	800d518 <nan>
 800a292:	ec5b ab10 	vmov	sl, fp, d0
 800a296:	e67b      	b.n	8009f90 <_strtod_l+0x88>
 800a298:	9b05      	ldr	r3, [sp, #20]
 800a29a:	9807      	ldr	r0, [sp, #28]
 800a29c:	1af3      	subs	r3, r6, r3
 800a29e:	2f00      	cmp	r7, #0
 800a2a0:	bf08      	it	eq
 800a2a2:	462f      	moveq	r7, r5
 800a2a4:	2d10      	cmp	r5, #16
 800a2a6:	9306      	str	r3, [sp, #24]
 800a2a8:	46a8      	mov	r8, r5
 800a2aa:	bfa8      	it	ge
 800a2ac:	f04f 0810 	movge.w	r8, #16
 800a2b0:	f7f6 f900 	bl	80004b4 <__aeabi_ui2d>
 800a2b4:	2d09      	cmp	r5, #9
 800a2b6:	4682      	mov	sl, r0
 800a2b8:	468b      	mov	fp, r1
 800a2ba:	dd13      	ble.n	800a2e4 <_strtod_l+0x3dc>
 800a2bc:	4b7b      	ldr	r3, [pc, #492]	; (800a4ac <_strtod_l+0x5a4>)
 800a2be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a2c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a2c6:	f7f6 f96f 	bl	80005a8 <__aeabi_dmul>
 800a2ca:	4682      	mov	sl, r0
 800a2cc:	4648      	mov	r0, r9
 800a2ce:	468b      	mov	fp, r1
 800a2d0:	f7f6 f8f0 	bl	80004b4 <__aeabi_ui2d>
 800a2d4:	4602      	mov	r2, r0
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	4650      	mov	r0, sl
 800a2da:	4659      	mov	r1, fp
 800a2dc:	f7f5 ffae 	bl	800023c <__adddf3>
 800a2e0:	4682      	mov	sl, r0
 800a2e2:	468b      	mov	fp, r1
 800a2e4:	2d0f      	cmp	r5, #15
 800a2e6:	dc38      	bgt.n	800a35a <_strtod_l+0x452>
 800a2e8:	9b06      	ldr	r3, [sp, #24]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f43f ae50 	beq.w	8009f90 <_strtod_l+0x88>
 800a2f0:	dd24      	ble.n	800a33c <_strtod_l+0x434>
 800a2f2:	2b16      	cmp	r3, #22
 800a2f4:	dc0b      	bgt.n	800a30e <_strtod_l+0x406>
 800a2f6:	496d      	ldr	r1, [pc, #436]	; (800a4ac <_strtod_l+0x5a4>)
 800a2f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a2fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a300:	4652      	mov	r2, sl
 800a302:	465b      	mov	r3, fp
 800a304:	f7f6 f950 	bl	80005a8 <__aeabi_dmul>
 800a308:	4682      	mov	sl, r0
 800a30a:	468b      	mov	fp, r1
 800a30c:	e640      	b.n	8009f90 <_strtod_l+0x88>
 800a30e:	9a06      	ldr	r2, [sp, #24]
 800a310:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a314:	4293      	cmp	r3, r2
 800a316:	db20      	blt.n	800a35a <_strtod_l+0x452>
 800a318:	4c64      	ldr	r4, [pc, #400]	; (800a4ac <_strtod_l+0x5a4>)
 800a31a:	f1c5 050f 	rsb	r5, r5, #15
 800a31e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a322:	4652      	mov	r2, sl
 800a324:	465b      	mov	r3, fp
 800a326:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a32a:	f7f6 f93d 	bl	80005a8 <__aeabi_dmul>
 800a32e:	9b06      	ldr	r3, [sp, #24]
 800a330:	1b5d      	subs	r5, r3, r5
 800a332:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a336:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a33a:	e7e3      	b.n	800a304 <_strtod_l+0x3fc>
 800a33c:	9b06      	ldr	r3, [sp, #24]
 800a33e:	3316      	adds	r3, #22
 800a340:	db0b      	blt.n	800a35a <_strtod_l+0x452>
 800a342:	9b05      	ldr	r3, [sp, #20]
 800a344:	1b9e      	subs	r6, r3, r6
 800a346:	4b59      	ldr	r3, [pc, #356]	; (800a4ac <_strtod_l+0x5a4>)
 800a348:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a34c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a350:	4650      	mov	r0, sl
 800a352:	4659      	mov	r1, fp
 800a354:	f7f6 fa52 	bl	80007fc <__aeabi_ddiv>
 800a358:	e7d6      	b.n	800a308 <_strtod_l+0x400>
 800a35a:	9b06      	ldr	r3, [sp, #24]
 800a35c:	eba5 0808 	sub.w	r8, r5, r8
 800a360:	4498      	add	r8, r3
 800a362:	f1b8 0f00 	cmp.w	r8, #0
 800a366:	dd74      	ble.n	800a452 <_strtod_l+0x54a>
 800a368:	f018 030f 	ands.w	r3, r8, #15
 800a36c:	d00a      	beq.n	800a384 <_strtod_l+0x47c>
 800a36e:	494f      	ldr	r1, [pc, #316]	; (800a4ac <_strtod_l+0x5a4>)
 800a370:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a374:	4652      	mov	r2, sl
 800a376:	465b      	mov	r3, fp
 800a378:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a37c:	f7f6 f914 	bl	80005a8 <__aeabi_dmul>
 800a380:	4682      	mov	sl, r0
 800a382:	468b      	mov	fp, r1
 800a384:	f038 080f 	bics.w	r8, r8, #15
 800a388:	d04f      	beq.n	800a42a <_strtod_l+0x522>
 800a38a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a38e:	dd22      	ble.n	800a3d6 <_strtod_l+0x4ce>
 800a390:	2500      	movs	r5, #0
 800a392:	462e      	mov	r6, r5
 800a394:	9507      	str	r5, [sp, #28]
 800a396:	9505      	str	r5, [sp, #20]
 800a398:	2322      	movs	r3, #34	; 0x22
 800a39a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a4b4 <_strtod_l+0x5ac>
 800a39e:	6023      	str	r3, [r4, #0]
 800a3a0:	f04f 0a00 	mov.w	sl, #0
 800a3a4:	9b07      	ldr	r3, [sp, #28]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f43f adf2 	beq.w	8009f90 <_strtod_l+0x88>
 800a3ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	f002 f964 	bl	800c67c <_Bfree>
 800a3b4:	9905      	ldr	r1, [sp, #20]
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f002 f960 	bl	800c67c <_Bfree>
 800a3bc:	4631      	mov	r1, r6
 800a3be:	4620      	mov	r0, r4
 800a3c0:	f002 f95c 	bl	800c67c <_Bfree>
 800a3c4:	9907      	ldr	r1, [sp, #28]
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	f002 f958 	bl	800c67c <_Bfree>
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	4620      	mov	r0, r4
 800a3d0:	f002 f954 	bl	800c67c <_Bfree>
 800a3d4:	e5dc      	b.n	8009f90 <_strtod_l+0x88>
 800a3d6:	4b36      	ldr	r3, [pc, #216]	; (800a4b0 <_strtod_l+0x5a8>)
 800a3d8:	9304      	str	r3, [sp, #16]
 800a3da:	2300      	movs	r3, #0
 800a3dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a3e0:	4650      	mov	r0, sl
 800a3e2:	4659      	mov	r1, fp
 800a3e4:	4699      	mov	r9, r3
 800a3e6:	f1b8 0f01 	cmp.w	r8, #1
 800a3ea:	dc21      	bgt.n	800a430 <_strtod_l+0x528>
 800a3ec:	b10b      	cbz	r3, 800a3f2 <_strtod_l+0x4ea>
 800a3ee:	4682      	mov	sl, r0
 800a3f0:	468b      	mov	fp, r1
 800a3f2:	4b2f      	ldr	r3, [pc, #188]	; (800a4b0 <_strtod_l+0x5a8>)
 800a3f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a3f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a3fc:	4652      	mov	r2, sl
 800a3fe:	465b      	mov	r3, fp
 800a400:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a404:	f7f6 f8d0 	bl	80005a8 <__aeabi_dmul>
 800a408:	4b2a      	ldr	r3, [pc, #168]	; (800a4b4 <_strtod_l+0x5ac>)
 800a40a:	460a      	mov	r2, r1
 800a40c:	400b      	ands	r3, r1
 800a40e:	492a      	ldr	r1, [pc, #168]	; (800a4b8 <_strtod_l+0x5b0>)
 800a410:	428b      	cmp	r3, r1
 800a412:	4682      	mov	sl, r0
 800a414:	d8bc      	bhi.n	800a390 <_strtod_l+0x488>
 800a416:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a41a:	428b      	cmp	r3, r1
 800a41c:	bf86      	itte	hi
 800a41e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a4bc <_strtod_l+0x5b4>
 800a422:	f04f 3aff 	movhi.w	sl, #4294967295
 800a426:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a42a:	2300      	movs	r3, #0
 800a42c:	9304      	str	r3, [sp, #16]
 800a42e:	e084      	b.n	800a53a <_strtod_l+0x632>
 800a430:	f018 0f01 	tst.w	r8, #1
 800a434:	d005      	beq.n	800a442 <_strtod_l+0x53a>
 800a436:	9b04      	ldr	r3, [sp, #16]
 800a438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43c:	f7f6 f8b4 	bl	80005a8 <__aeabi_dmul>
 800a440:	2301      	movs	r3, #1
 800a442:	9a04      	ldr	r2, [sp, #16]
 800a444:	3208      	adds	r2, #8
 800a446:	f109 0901 	add.w	r9, r9, #1
 800a44a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a44e:	9204      	str	r2, [sp, #16]
 800a450:	e7c9      	b.n	800a3e6 <_strtod_l+0x4de>
 800a452:	d0ea      	beq.n	800a42a <_strtod_l+0x522>
 800a454:	f1c8 0800 	rsb	r8, r8, #0
 800a458:	f018 020f 	ands.w	r2, r8, #15
 800a45c:	d00a      	beq.n	800a474 <_strtod_l+0x56c>
 800a45e:	4b13      	ldr	r3, [pc, #76]	; (800a4ac <_strtod_l+0x5a4>)
 800a460:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a464:	4650      	mov	r0, sl
 800a466:	4659      	mov	r1, fp
 800a468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46c:	f7f6 f9c6 	bl	80007fc <__aeabi_ddiv>
 800a470:	4682      	mov	sl, r0
 800a472:	468b      	mov	fp, r1
 800a474:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a478:	d0d7      	beq.n	800a42a <_strtod_l+0x522>
 800a47a:	f1b8 0f1f 	cmp.w	r8, #31
 800a47e:	dd1f      	ble.n	800a4c0 <_strtod_l+0x5b8>
 800a480:	2500      	movs	r5, #0
 800a482:	462e      	mov	r6, r5
 800a484:	9507      	str	r5, [sp, #28]
 800a486:	9505      	str	r5, [sp, #20]
 800a488:	2322      	movs	r3, #34	; 0x22
 800a48a:	f04f 0a00 	mov.w	sl, #0
 800a48e:	f04f 0b00 	mov.w	fp, #0
 800a492:	6023      	str	r3, [r4, #0]
 800a494:	e786      	b.n	800a3a4 <_strtod_l+0x49c>
 800a496:	bf00      	nop
 800a498:	0800dfed 	.word	0x0800dfed
 800a49c:	0800e030 	.word	0x0800e030
 800a4a0:	0800dfe5 	.word	0x0800dfe5
 800a4a4:	0800e174 	.word	0x0800e174
 800a4a8:	0800e488 	.word	0x0800e488
 800a4ac:	0800e368 	.word	0x0800e368
 800a4b0:	0800e340 	.word	0x0800e340
 800a4b4:	7ff00000 	.word	0x7ff00000
 800a4b8:	7ca00000 	.word	0x7ca00000
 800a4bc:	7fefffff 	.word	0x7fefffff
 800a4c0:	f018 0310 	ands.w	r3, r8, #16
 800a4c4:	bf18      	it	ne
 800a4c6:	236a      	movne	r3, #106	; 0x6a
 800a4c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a878 <_strtod_l+0x970>
 800a4cc:	9304      	str	r3, [sp, #16]
 800a4ce:	4650      	mov	r0, sl
 800a4d0:	4659      	mov	r1, fp
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	f018 0f01 	tst.w	r8, #1
 800a4d8:	d004      	beq.n	800a4e4 <_strtod_l+0x5dc>
 800a4da:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a4de:	f7f6 f863 	bl	80005a8 <__aeabi_dmul>
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a4e8:	f109 0908 	add.w	r9, r9, #8
 800a4ec:	d1f2      	bne.n	800a4d4 <_strtod_l+0x5cc>
 800a4ee:	b10b      	cbz	r3, 800a4f4 <_strtod_l+0x5ec>
 800a4f0:	4682      	mov	sl, r0
 800a4f2:	468b      	mov	fp, r1
 800a4f4:	9b04      	ldr	r3, [sp, #16]
 800a4f6:	b1c3      	cbz	r3, 800a52a <_strtod_l+0x622>
 800a4f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a4fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a500:	2b00      	cmp	r3, #0
 800a502:	4659      	mov	r1, fp
 800a504:	dd11      	ble.n	800a52a <_strtod_l+0x622>
 800a506:	2b1f      	cmp	r3, #31
 800a508:	f340 8124 	ble.w	800a754 <_strtod_l+0x84c>
 800a50c:	2b34      	cmp	r3, #52	; 0x34
 800a50e:	bfde      	ittt	le
 800a510:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a514:	f04f 33ff 	movle.w	r3, #4294967295
 800a518:	fa03 f202 	lslle.w	r2, r3, r2
 800a51c:	f04f 0a00 	mov.w	sl, #0
 800a520:	bfcc      	ite	gt
 800a522:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a526:	ea02 0b01 	andle.w	fp, r2, r1
 800a52a:	2200      	movs	r2, #0
 800a52c:	2300      	movs	r3, #0
 800a52e:	4650      	mov	r0, sl
 800a530:	4659      	mov	r1, fp
 800a532:	f7f6 faa1 	bl	8000a78 <__aeabi_dcmpeq>
 800a536:	2800      	cmp	r0, #0
 800a538:	d1a2      	bne.n	800a480 <_strtod_l+0x578>
 800a53a:	9b07      	ldr	r3, [sp, #28]
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	9908      	ldr	r1, [sp, #32]
 800a540:	462b      	mov	r3, r5
 800a542:	463a      	mov	r2, r7
 800a544:	4620      	mov	r0, r4
 800a546:	f002 f901 	bl	800c74c <__s2b>
 800a54a:	9007      	str	r0, [sp, #28]
 800a54c:	2800      	cmp	r0, #0
 800a54e:	f43f af1f 	beq.w	800a390 <_strtod_l+0x488>
 800a552:	9b05      	ldr	r3, [sp, #20]
 800a554:	1b9e      	subs	r6, r3, r6
 800a556:	9b06      	ldr	r3, [sp, #24]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	bfb4      	ite	lt
 800a55c:	4633      	movlt	r3, r6
 800a55e:	2300      	movge	r3, #0
 800a560:	930c      	str	r3, [sp, #48]	; 0x30
 800a562:	9b06      	ldr	r3, [sp, #24]
 800a564:	2500      	movs	r5, #0
 800a566:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a56a:	9312      	str	r3, [sp, #72]	; 0x48
 800a56c:	462e      	mov	r6, r5
 800a56e:	9b07      	ldr	r3, [sp, #28]
 800a570:	4620      	mov	r0, r4
 800a572:	6859      	ldr	r1, [r3, #4]
 800a574:	f002 f842 	bl	800c5fc <_Balloc>
 800a578:	9005      	str	r0, [sp, #20]
 800a57a:	2800      	cmp	r0, #0
 800a57c:	f43f af0c 	beq.w	800a398 <_strtod_l+0x490>
 800a580:	9b07      	ldr	r3, [sp, #28]
 800a582:	691a      	ldr	r2, [r3, #16]
 800a584:	3202      	adds	r2, #2
 800a586:	f103 010c 	add.w	r1, r3, #12
 800a58a:	0092      	lsls	r2, r2, #2
 800a58c:	300c      	adds	r0, #12
 800a58e:	f7fe fc07 	bl	8008da0 <memcpy>
 800a592:	ec4b ab10 	vmov	d0, sl, fp
 800a596:	aa1a      	add	r2, sp, #104	; 0x68
 800a598:	a919      	add	r1, sp, #100	; 0x64
 800a59a:	4620      	mov	r0, r4
 800a59c:	f002 fc1c 	bl	800cdd8 <__d2b>
 800a5a0:	ec4b ab18 	vmov	d8, sl, fp
 800a5a4:	9018      	str	r0, [sp, #96]	; 0x60
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	f43f aef6 	beq.w	800a398 <_strtod_l+0x490>
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	f002 f966 	bl	800c880 <__i2b>
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f43f aeee 	beq.w	800a398 <_strtod_l+0x490>
 800a5bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a5be:	9904      	ldr	r1, [sp, #16]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	bfab      	itete	ge
 800a5c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a5c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a5c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a5ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a5ce:	bfac      	ite	ge
 800a5d0:	eb03 0902 	addge.w	r9, r3, r2
 800a5d4:	1ad7      	sublt	r7, r2, r3
 800a5d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a5d8:	eba3 0801 	sub.w	r8, r3, r1
 800a5dc:	4490      	add	r8, r2
 800a5de:	4ba1      	ldr	r3, [pc, #644]	; (800a864 <_strtod_l+0x95c>)
 800a5e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a5e4:	4598      	cmp	r8, r3
 800a5e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a5ea:	f280 80c7 	bge.w	800a77c <_strtod_l+0x874>
 800a5ee:	eba3 0308 	sub.w	r3, r3, r8
 800a5f2:	2b1f      	cmp	r3, #31
 800a5f4:	eba2 0203 	sub.w	r2, r2, r3
 800a5f8:	f04f 0101 	mov.w	r1, #1
 800a5fc:	f300 80b1 	bgt.w	800a762 <_strtod_l+0x85a>
 800a600:	fa01 f303 	lsl.w	r3, r1, r3
 800a604:	930d      	str	r3, [sp, #52]	; 0x34
 800a606:	2300      	movs	r3, #0
 800a608:	9308      	str	r3, [sp, #32]
 800a60a:	eb09 0802 	add.w	r8, r9, r2
 800a60e:	9b04      	ldr	r3, [sp, #16]
 800a610:	45c1      	cmp	r9, r8
 800a612:	4417      	add	r7, r2
 800a614:	441f      	add	r7, r3
 800a616:	464b      	mov	r3, r9
 800a618:	bfa8      	it	ge
 800a61a:	4643      	movge	r3, r8
 800a61c:	42bb      	cmp	r3, r7
 800a61e:	bfa8      	it	ge
 800a620:	463b      	movge	r3, r7
 800a622:	2b00      	cmp	r3, #0
 800a624:	bfc2      	ittt	gt
 800a626:	eba8 0803 	subgt.w	r8, r8, r3
 800a62a:	1aff      	subgt	r7, r7, r3
 800a62c:	eba9 0903 	subgt.w	r9, r9, r3
 800a630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a632:	2b00      	cmp	r3, #0
 800a634:	dd17      	ble.n	800a666 <_strtod_l+0x75e>
 800a636:	4631      	mov	r1, r6
 800a638:	461a      	mov	r2, r3
 800a63a:	4620      	mov	r0, r4
 800a63c:	f002 f9e0 	bl	800ca00 <__pow5mult>
 800a640:	4606      	mov	r6, r0
 800a642:	2800      	cmp	r0, #0
 800a644:	f43f aea8 	beq.w	800a398 <_strtod_l+0x490>
 800a648:	4601      	mov	r1, r0
 800a64a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a64c:	4620      	mov	r0, r4
 800a64e:	f002 f92d 	bl	800c8ac <__multiply>
 800a652:	900b      	str	r0, [sp, #44]	; 0x2c
 800a654:	2800      	cmp	r0, #0
 800a656:	f43f ae9f 	beq.w	800a398 <_strtod_l+0x490>
 800a65a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a65c:	4620      	mov	r0, r4
 800a65e:	f002 f80d 	bl	800c67c <_Bfree>
 800a662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a664:	9318      	str	r3, [sp, #96]	; 0x60
 800a666:	f1b8 0f00 	cmp.w	r8, #0
 800a66a:	f300 808c 	bgt.w	800a786 <_strtod_l+0x87e>
 800a66e:	9b06      	ldr	r3, [sp, #24]
 800a670:	2b00      	cmp	r3, #0
 800a672:	dd08      	ble.n	800a686 <_strtod_l+0x77e>
 800a674:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a676:	9905      	ldr	r1, [sp, #20]
 800a678:	4620      	mov	r0, r4
 800a67a:	f002 f9c1 	bl	800ca00 <__pow5mult>
 800a67e:	9005      	str	r0, [sp, #20]
 800a680:	2800      	cmp	r0, #0
 800a682:	f43f ae89 	beq.w	800a398 <_strtod_l+0x490>
 800a686:	2f00      	cmp	r7, #0
 800a688:	dd08      	ble.n	800a69c <_strtod_l+0x794>
 800a68a:	9905      	ldr	r1, [sp, #20]
 800a68c:	463a      	mov	r2, r7
 800a68e:	4620      	mov	r0, r4
 800a690:	f002 fa10 	bl	800cab4 <__lshift>
 800a694:	9005      	str	r0, [sp, #20]
 800a696:	2800      	cmp	r0, #0
 800a698:	f43f ae7e 	beq.w	800a398 <_strtod_l+0x490>
 800a69c:	f1b9 0f00 	cmp.w	r9, #0
 800a6a0:	dd08      	ble.n	800a6b4 <_strtod_l+0x7ac>
 800a6a2:	4631      	mov	r1, r6
 800a6a4:	464a      	mov	r2, r9
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	f002 fa04 	bl	800cab4 <__lshift>
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	f43f ae72 	beq.w	800a398 <_strtod_l+0x490>
 800a6b4:	9a05      	ldr	r2, [sp, #20]
 800a6b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f002 fa87 	bl	800cbcc <__mdiff>
 800a6be:	4605      	mov	r5, r0
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	f43f ae69 	beq.w	800a398 <_strtod_l+0x490>
 800a6c6:	68c3      	ldr	r3, [r0, #12]
 800a6c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60c3      	str	r3, [r0, #12]
 800a6ce:	4631      	mov	r1, r6
 800a6d0:	f002 fa60 	bl	800cb94 <__mcmp>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	da60      	bge.n	800a79a <_strtod_l+0x892>
 800a6d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6da:	ea53 030a 	orrs.w	r3, r3, sl
 800a6de:	f040 8082 	bne.w	800a7e6 <_strtod_l+0x8de>
 800a6e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d17d      	bne.n	800a7e6 <_strtod_l+0x8de>
 800a6ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a6ee:	0d1b      	lsrs	r3, r3, #20
 800a6f0:	051b      	lsls	r3, r3, #20
 800a6f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a6f6:	d976      	bls.n	800a7e6 <_strtod_l+0x8de>
 800a6f8:	696b      	ldr	r3, [r5, #20]
 800a6fa:	b913      	cbnz	r3, 800a702 <_strtod_l+0x7fa>
 800a6fc:	692b      	ldr	r3, [r5, #16]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	dd71      	ble.n	800a7e6 <_strtod_l+0x8de>
 800a702:	4629      	mov	r1, r5
 800a704:	2201      	movs	r2, #1
 800a706:	4620      	mov	r0, r4
 800a708:	f002 f9d4 	bl	800cab4 <__lshift>
 800a70c:	4631      	mov	r1, r6
 800a70e:	4605      	mov	r5, r0
 800a710:	f002 fa40 	bl	800cb94 <__mcmp>
 800a714:	2800      	cmp	r0, #0
 800a716:	dd66      	ble.n	800a7e6 <_strtod_l+0x8de>
 800a718:	9904      	ldr	r1, [sp, #16]
 800a71a:	4a53      	ldr	r2, [pc, #332]	; (800a868 <_strtod_l+0x960>)
 800a71c:	465b      	mov	r3, fp
 800a71e:	2900      	cmp	r1, #0
 800a720:	f000 8081 	beq.w	800a826 <_strtod_l+0x91e>
 800a724:	ea02 010b 	and.w	r1, r2, fp
 800a728:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a72c:	dc7b      	bgt.n	800a826 <_strtod_l+0x91e>
 800a72e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a732:	f77f aea9 	ble.w	800a488 <_strtod_l+0x580>
 800a736:	4b4d      	ldr	r3, [pc, #308]	; (800a86c <_strtod_l+0x964>)
 800a738:	4650      	mov	r0, sl
 800a73a:	4659      	mov	r1, fp
 800a73c:	2200      	movs	r2, #0
 800a73e:	f7f5 ff33 	bl	80005a8 <__aeabi_dmul>
 800a742:	460b      	mov	r3, r1
 800a744:	4303      	orrs	r3, r0
 800a746:	bf08      	it	eq
 800a748:	2322      	moveq	r3, #34	; 0x22
 800a74a:	4682      	mov	sl, r0
 800a74c:	468b      	mov	fp, r1
 800a74e:	bf08      	it	eq
 800a750:	6023      	streq	r3, [r4, #0]
 800a752:	e62b      	b.n	800a3ac <_strtod_l+0x4a4>
 800a754:	f04f 32ff 	mov.w	r2, #4294967295
 800a758:	fa02 f303 	lsl.w	r3, r2, r3
 800a75c:	ea03 0a0a 	and.w	sl, r3, sl
 800a760:	e6e3      	b.n	800a52a <_strtod_l+0x622>
 800a762:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a766:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a76a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a76e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a772:	fa01 f308 	lsl.w	r3, r1, r8
 800a776:	9308      	str	r3, [sp, #32]
 800a778:	910d      	str	r1, [sp, #52]	; 0x34
 800a77a:	e746      	b.n	800a60a <_strtod_l+0x702>
 800a77c:	2300      	movs	r3, #0
 800a77e:	9308      	str	r3, [sp, #32]
 800a780:	2301      	movs	r3, #1
 800a782:	930d      	str	r3, [sp, #52]	; 0x34
 800a784:	e741      	b.n	800a60a <_strtod_l+0x702>
 800a786:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a788:	4642      	mov	r2, r8
 800a78a:	4620      	mov	r0, r4
 800a78c:	f002 f992 	bl	800cab4 <__lshift>
 800a790:	9018      	str	r0, [sp, #96]	; 0x60
 800a792:	2800      	cmp	r0, #0
 800a794:	f47f af6b 	bne.w	800a66e <_strtod_l+0x766>
 800a798:	e5fe      	b.n	800a398 <_strtod_l+0x490>
 800a79a:	465f      	mov	r7, fp
 800a79c:	d16e      	bne.n	800a87c <_strtod_l+0x974>
 800a79e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7a4:	b342      	cbz	r2, 800a7f8 <_strtod_l+0x8f0>
 800a7a6:	4a32      	ldr	r2, [pc, #200]	; (800a870 <_strtod_l+0x968>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d128      	bne.n	800a7fe <_strtod_l+0x8f6>
 800a7ac:	9b04      	ldr	r3, [sp, #16]
 800a7ae:	4651      	mov	r1, sl
 800a7b0:	b1eb      	cbz	r3, 800a7ee <_strtod_l+0x8e6>
 800a7b2:	4b2d      	ldr	r3, [pc, #180]	; (800a868 <_strtod_l+0x960>)
 800a7b4:	403b      	ands	r3, r7
 800a7b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a7ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a7be:	d819      	bhi.n	800a7f4 <_strtod_l+0x8ec>
 800a7c0:	0d1b      	lsrs	r3, r3, #20
 800a7c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a7c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ca:	4299      	cmp	r1, r3
 800a7cc:	d117      	bne.n	800a7fe <_strtod_l+0x8f6>
 800a7ce:	4b29      	ldr	r3, [pc, #164]	; (800a874 <_strtod_l+0x96c>)
 800a7d0:	429f      	cmp	r7, r3
 800a7d2:	d102      	bne.n	800a7da <_strtod_l+0x8d2>
 800a7d4:	3101      	adds	r1, #1
 800a7d6:	f43f addf 	beq.w	800a398 <_strtod_l+0x490>
 800a7da:	4b23      	ldr	r3, [pc, #140]	; (800a868 <_strtod_l+0x960>)
 800a7dc:	403b      	ands	r3, r7
 800a7de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a7e2:	f04f 0a00 	mov.w	sl, #0
 800a7e6:	9b04      	ldr	r3, [sp, #16]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d1a4      	bne.n	800a736 <_strtod_l+0x82e>
 800a7ec:	e5de      	b.n	800a3ac <_strtod_l+0x4a4>
 800a7ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a7f2:	e7ea      	b.n	800a7ca <_strtod_l+0x8c2>
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	e7e8      	b.n	800a7ca <_strtod_l+0x8c2>
 800a7f8:	ea53 030a 	orrs.w	r3, r3, sl
 800a7fc:	d08c      	beq.n	800a718 <_strtod_l+0x810>
 800a7fe:	9b08      	ldr	r3, [sp, #32]
 800a800:	b1db      	cbz	r3, 800a83a <_strtod_l+0x932>
 800a802:	423b      	tst	r3, r7
 800a804:	d0ef      	beq.n	800a7e6 <_strtod_l+0x8de>
 800a806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a808:	9a04      	ldr	r2, [sp, #16]
 800a80a:	4650      	mov	r0, sl
 800a80c:	4659      	mov	r1, fp
 800a80e:	b1c3      	cbz	r3, 800a842 <_strtod_l+0x93a>
 800a810:	f7ff fb5b 	bl	8009eca <sulp>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	ec51 0b18 	vmov	r0, r1, d8
 800a81c:	f7f5 fd0e 	bl	800023c <__adddf3>
 800a820:	4682      	mov	sl, r0
 800a822:	468b      	mov	fp, r1
 800a824:	e7df      	b.n	800a7e6 <_strtod_l+0x8de>
 800a826:	4013      	ands	r3, r2
 800a828:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a82c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a830:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a834:	f04f 3aff 	mov.w	sl, #4294967295
 800a838:	e7d5      	b.n	800a7e6 <_strtod_l+0x8de>
 800a83a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a83c:	ea13 0f0a 	tst.w	r3, sl
 800a840:	e7e0      	b.n	800a804 <_strtod_l+0x8fc>
 800a842:	f7ff fb42 	bl	8009eca <sulp>
 800a846:	4602      	mov	r2, r0
 800a848:	460b      	mov	r3, r1
 800a84a:	ec51 0b18 	vmov	r0, r1, d8
 800a84e:	f7f5 fcf3 	bl	8000238 <__aeabi_dsub>
 800a852:	2200      	movs	r2, #0
 800a854:	2300      	movs	r3, #0
 800a856:	4682      	mov	sl, r0
 800a858:	468b      	mov	fp, r1
 800a85a:	f7f6 f90d 	bl	8000a78 <__aeabi_dcmpeq>
 800a85e:	2800      	cmp	r0, #0
 800a860:	d0c1      	beq.n	800a7e6 <_strtod_l+0x8de>
 800a862:	e611      	b.n	800a488 <_strtod_l+0x580>
 800a864:	fffffc02 	.word	0xfffffc02
 800a868:	7ff00000 	.word	0x7ff00000
 800a86c:	39500000 	.word	0x39500000
 800a870:	000fffff 	.word	0x000fffff
 800a874:	7fefffff 	.word	0x7fefffff
 800a878:	0800e048 	.word	0x0800e048
 800a87c:	4631      	mov	r1, r6
 800a87e:	4628      	mov	r0, r5
 800a880:	f002 fb06 	bl	800ce90 <__ratio>
 800a884:	ec59 8b10 	vmov	r8, r9, d0
 800a888:	ee10 0a10 	vmov	r0, s0
 800a88c:	2200      	movs	r2, #0
 800a88e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a892:	4649      	mov	r1, r9
 800a894:	f7f6 f904 	bl	8000aa0 <__aeabi_dcmple>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d07a      	beq.n	800a992 <_strtod_l+0xa8a>
 800a89c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d04a      	beq.n	800a938 <_strtod_l+0xa30>
 800a8a2:	4b95      	ldr	r3, [pc, #596]	; (800aaf8 <_strtod_l+0xbf0>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a8aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800aaf8 <_strtod_l+0xbf0>
 800a8ae:	f04f 0800 	mov.w	r8, #0
 800a8b2:	4b92      	ldr	r3, [pc, #584]	; (800aafc <_strtod_l+0xbf4>)
 800a8b4:	403b      	ands	r3, r7
 800a8b6:	930d      	str	r3, [sp, #52]	; 0x34
 800a8b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8ba:	4b91      	ldr	r3, [pc, #580]	; (800ab00 <_strtod_l+0xbf8>)
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	f040 80b0 	bne.w	800aa22 <_strtod_l+0xb1a>
 800a8c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a8c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a8ca:	ec4b ab10 	vmov	d0, sl, fp
 800a8ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a8d2:	f002 fa05 	bl	800cce0 <__ulp>
 800a8d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a8da:	ec53 2b10 	vmov	r2, r3, d0
 800a8de:	f7f5 fe63 	bl	80005a8 <__aeabi_dmul>
 800a8e2:	4652      	mov	r2, sl
 800a8e4:	465b      	mov	r3, fp
 800a8e6:	f7f5 fca9 	bl	800023c <__adddf3>
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	4983      	ldr	r1, [pc, #524]	; (800aafc <_strtod_l+0xbf4>)
 800a8ee:	4a85      	ldr	r2, [pc, #532]	; (800ab04 <_strtod_l+0xbfc>)
 800a8f0:	4019      	ands	r1, r3
 800a8f2:	4291      	cmp	r1, r2
 800a8f4:	4682      	mov	sl, r0
 800a8f6:	d960      	bls.n	800a9ba <_strtod_l+0xab2>
 800a8f8:	ee18 3a90 	vmov	r3, s17
 800a8fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a900:	4293      	cmp	r3, r2
 800a902:	d104      	bne.n	800a90e <_strtod_l+0xa06>
 800a904:	ee18 3a10 	vmov	r3, s16
 800a908:	3301      	adds	r3, #1
 800a90a:	f43f ad45 	beq.w	800a398 <_strtod_l+0x490>
 800a90e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ab10 <_strtod_l+0xc08>
 800a912:	f04f 3aff 	mov.w	sl, #4294967295
 800a916:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a918:	4620      	mov	r0, r4
 800a91a:	f001 feaf 	bl	800c67c <_Bfree>
 800a91e:	9905      	ldr	r1, [sp, #20]
 800a920:	4620      	mov	r0, r4
 800a922:	f001 feab 	bl	800c67c <_Bfree>
 800a926:	4631      	mov	r1, r6
 800a928:	4620      	mov	r0, r4
 800a92a:	f001 fea7 	bl	800c67c <_Bfree>
 800a92e:	4629      	mov	r1, r5
 800a930:	4620      	mov	r0, r4
 800a932:	f001 fea3 	bl	800c67c <_Bfree>
 800a936:	e61a      	b.n	800a56e <_strtod_l+0x666>
 800a938:	f1ba 0f00 	cmp.w	sl, #0
 800a93c:	d11b      	bne.n	800a976 <_strtod_l+0xa6e>
 800a93e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a942:	b9f3      	cbnz	r3, 800a982 <_strtod_l+0xa7a>
 800a944:	4b6c      	ldr	r3, [pc, #432]	; (800aaf8 <_strtod_l+0xbf0>)
 800a946:	2200      	movs	r2, #0
 800a948:	4640      	mov	r0, r8
 800a94a:	4649      	mov	r1, r9
 800a94c:	f7f6 f89e 	bl	8000a8c <__aeabi_dcmplt>
 800a950:	b9d0      	cbnz	r0, 800a988 <_strtod_l+0xa80>
 800a952:	4640      	mov	r0, r8
 800a954:	4649      	mov	r1, r9
 800a956:	4b6c      	ldr	r3, [pc, #432]	; (800ab08 <_strtod_l+0xc00>)
 800a958:	2200      	movs	r2, #0
 800a95a:	f7f5 fe25 	bl	80005a8 <__aeabi_dmul>
 800a95e:	4680      	mov	r8, r0
 800a960:	4689      	mov	r9, r1
 800a962:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a966:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a96a:	9315      	str	r3, [sp, #84]	; 0x54
 800a96c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a970:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a974:	e79d      	b.n	800a8b2 <_strtod_l+0x9aa>
 800a976:	f1ba 0f01 	cmp.w	sl, #1
 800a97a:	d102      	bne.n	800a982 <_strtod_l+0xa7a>
 800a97c:	2f00      	cmp	r7, #0
 800a97e:	f43f ad83 	beq.w	800a488 <_strtod_l+0x580>
 800a982:	4b62      	ldr	r3, [pc, #392]	; (800ab0c <_strtod_l+0xc04>)
 800a984:	2200      	movs	r2, #0
 800a986:	e78e      	b.n	800a8a6 <_strtod_l+0x99e>
 800a988:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ab08 <_strtod_l+0xc00>
 800a98c:	f04f 0800 	mov.w	r8, #0
 800a990:	e7e7      	b.n	800a962 <_strtod_l+0xa5a>
 800a992:	4b5d      	ldr	r3, [pc, #372]	; (800ab08 <_strtod_l+0xc00>)
 800a994:	4640      	mov	r0, r8
 800a996:	4649      	mov	r1, r9
 800a998:	2200      	movs	r2, #0
 800a99a:	f7f5 fe05 	bl	80005a8 <__aeabi_dmul>
 800a99e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9a0:	4680      	mov	r8, r0
 800a9a2:	4689      	mov	r9, r1
 800a9a4:	b933      	cbnz	r3, 800a9b4 <_strtod_l+0xaac>
 800a9a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a9aa:	900e      	str	r0, [sp, #56]	; 0x38
 800a9ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a9b2:	e7dd      	b.n	800a970 <_strtod_l+0xa68>
 800a9b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a9b8:	e7f9      	b.n	800a9ae <_strtod_l+0xaa6>
 800a9ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a9be:	9b04      	ldr	r3, [sp, #16]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d1a8      	bne.n	800a916 <_strtod_l+0xa0e>
 800a9c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a9c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9ca:	0d1b      	lsrs	r3, r3, #20
 800a9cc:	051b      	lsls	r3, r3, #20
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	d1a1      	bne.n	800a916 <_strtod_l+0xa0e>
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	f7f6 f947 	bl	8000c68 <__aeabi_d2lz>
 800a9da:	f7f5 fdb7 	bl	800054c <__aeabi_l2d>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	4640      	mov	r0, r8
 800a9e4:	4649      	mov	r1, r9
 800a9e6:	f7f5 fc27 	bl	8000238 <__aeabi_dsub>
 800a9ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a9ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9f0:	ea43 030a 	orr.w	r3, r3, sl
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	4680      	mov	r8, r0
 800a9f8:	4689      	mov	r9, r1
 800a9fa:	d055      	beq.n	800aaa8 <_strtod_l+0xba0>
 800a9fc:	a336      	add	r3, pc, #216	; (adr r3, 800aad8 <_strtod_l+0xbd0>)
 800a9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa02:	f7f6 f843 	bl	8000a8c <__aeabi_dcmplt>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	f47f acd0 	bne.w	800a3ac <_strtod_l+0x4a4>
 800aa0c:	a334      	add	r3, pc, #208	; (adr r3, 800aae0 <_strtod_l+0xbd8>)
 800aa0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa12:	4640      	mov	r0, r8
 800aa14:	4649      	mov	r1, r9
 800aa16:	f7f6 f857 	bl	8000ac8 <__aeabi_dcmpgt>
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	f43f af7b 	beq.w	800a916 <_strtod_l+0xa0e>
 800aa20:	e4c4      	b.n	800a3ac <_strtod_l+0x4a4>
 800aa22:	9b04      	ldr	r3, [sp, #16]
 800aa24:	b333      	cbz	r3, 800aa74 <_strtod_l+0xb6c>
 800aa26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa28:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aa2c:	d822      	bhi.n	800aa74 <_strtod_l+0xb6c>
 800aa2e:	a32e      	add	r3, pc, #184	; (adr r3, 800aae8 <_strtod_l+0xbe0>)
 800aa30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa34:	4640      	mov	r0, r8
 800aa36:	4649      	mov	r1, r9
 800aa38:	f7f6 f832 	bl	8000aa0 <__aeabi_dcmple>
 800aa3c:	b1a0      	cbz	r0, 800aa68 <_strtod_l+0xb60>
 800aa3e:	4649      	mov	r1, r9
 800aa40:	4640      	mov	r0, r8
 800aa42:	f7f6 f889 	bl	8000b58 <__aeabi_d2uiz>
 800aa46:	2801      	cmp	r0, #1
 800aa48:	bf38      	it	cc
 800aa4a:	2001      	movcc	r0, #1
 800aa4c:	f7f5 fd32 	bl	80004b4 <__aeabi_ui2d>
 800aa50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa52:	4680      	mov	r8, r0
 800aa54:	4689      	mov	r9, r1
 800aa56:	bb23      	cbnz	r3, 800aaa2 <_strtod_l+0xb9a>
 800aa58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa5c:	9010      	str	r0, [sp, #64]	; 0x40
 800aa5e:	9311      	str	r3, [sp, #68]	; 0x44
 800aa60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aa64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aa68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa6c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800aa70:	1a9b      	subs	r3, r3, r2
 800aa72:	9309      	str	r3, [sp, #36]	; 0x24
 800aa74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa78:	eeb0 0a48 	vmov.f32	s0, s16
 800aa7c:	eef0 0a68 	vmov.f32	s1, s17
 800aa80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aa84:	f002 f92c 	bl	800cce0 <__ulp>
 800aa88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa8c:	ec53 2b10 	vmov	r2, r3, d0
 800aa90:	f7f5 fd8a 	bl	80005a8 <__aeabi_dmul>
 800aa94:	ec53 2b18 	vmov	r2, r3, d8
 800aa98:	f7f5 fbd0 	bl	800023c <__adddf3>
 800aa9c:	4682      	mov	sl, r0
 800aa9e:	468b      	mov	fp, r1
 800aaa0:	e78d      	b.n	800a9be <_strtod_l+0xab6>
 800aaa2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800aaa6:	e7db      	b.n	800aa60 <_strtod_l+0xb58>
 800aaa8:	a311      	add	r3, pc, #68	; (adr r3, 800aaf0 <_strtod_l+0xbe8>)
 800aaaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaae:	f7f5 ffed 	bl	8000a8c <__aeabi_dcmplt>
 800aab2:	e7b2      	b.n	800aa1a <_strtod_l+0xb12>
 800aab4:	2300      	movs	r3, #0
 800aab6:	930a      	str	r3, [sp, #40]	; 0x28
 800aab8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aaba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aabc:	6013      	str	r3, [r2, #0]
 800aabe:	f7ff ba6b 	b.w	8009f98 <_strtod_l+0x90>
 800aac2:	2a65      	cmp	r2, #101	; 0x65
 800aac4:	f43f ab5f 	beq.w	800a186 <_strtod_l+0x27e>
 800aac8:	2a45      	cmp	r2, #69	; 0x45
 800aaca:	f43f ab5c 	beq.w	800a186 <_strtod_l+0x27e>
 800aace:	2301      	movs	r3, #1
 800aad0:	f7ff bb94 	b.w	800a1fc <_strtod_l+0x2f4>
 800aad4:	f3af 8000 	nop.w
 800aad8:	94a03595 	.word	0x94a03595
 800aadc:	3fdfffff 	.word	0x3fdfffff
 800aae0:	35afe535 	.word	0x35afe535
 800aae4:	3fe00000 	.word	0x3fe00000
 800aae8:	ffc00000 	.word	0xffc00000
 800aaec:	41dfffff 	.word	0x41dfffff
 800aaf0:	94a03595 	.word	0x94a03595
 800aaf4:	3fcfffff 	.word	0x3fcfffff
 800aaf8:	3ff00000 	.word	0x3ff00000
 800aafc:	7ff00000 	.word	0x7ff00000
 800ab00:	7fe00000 	.word	0x7fe00000
 800ab04:	7c9fffff 	.word	0x7c9fffff
 800ab08:	3fe00000 	.word	0x3fe00000
 800ab0c:	bff00000 	.word	0xbff00000
 800ab10:	7fefffff 	.word	0x7fefffff

0800ab14 <_strtod_r>:
 800ab14:	4b01      	ldr	r3, [pc, #4]	; (800ab1c <_strtod_r+0x8>)
 800ab16:	f7ff b9f7 	b.w	8009f08 <_strtod_l>
 800ab1a:	bf00      	nop
 800ab1c:	20000080 	.word	0x20000080

0800ab20 <_strtol_l.constprop.0>:
 800ab20:	2b01      	cmp	r3, #1
 800ab22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab26:	d001      	beq.n	800ab2c <_strtol_l.constprop.0+0xc>
 800ab28:	2b24      	cmp	r3, #36	; 0x24
 800ab2a:	d906      	bls.n	800ab3a <_strtol_l.constprop.0+0x1a>
 800ab2c:	f7fe f8fe 	bl	8008d2c <__errno>
 800ab30:	2316      	movs	r3, #22
 800ab32:	6003      	str	r3, [r0, #0]
 800ab34:	2000      	movs	r0, #0
 800ab36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab3a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ac20 <_strtol_l.constprop.0+0x100>
 800ab3e:	460d      	mov	r5, r1
 800ab40:	462e      	mov	r6, r5
 800ab42:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab46:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ab4a:	f017 0708 	ands.w	r7, r7, #8
 800ab4e:	d1f7      	bne.n	800ab40 <_strtol_l.constprop.0+0x20>
 800ab50:	2c2d      	cmp	r4, #45	; 0x2d
 800ab52:	d132      	bne.n	800abba <_strtol_l.constprop.0+0x9a>
 800ab54:	782c      	ldrb	r4, [r5, #0]
 800ab56:	2701      	movs	r7, #1
 800ab58:	1cb5      	adds	r5, r6, #2
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d05b      	beq.n	800ac16 <_strtol_l.constprop.0+0xf6>
 800ab5e:	2b10      	cmp	r3, #16
 800ab60:	d109      	bne.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ab62:	2c30      	cmp	r4, #48	; 0x30
 800ab64:	d107      	bne.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ab66:	782c      	ldrb	r4, [r5, #0]
 800ab68:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ab6c:	2c58      	cmp	r4, #88	; 0x58
 800ab6e:	d14d      	bne.n	800ac0c <_strtol_l.constprop.0+0xec>
 800ab70:	786c      	ldrb	r4, [r5, #1]
 800ab72:	2310      	movs	r3, #16
 800ab74:	3502      	adds	r5, #2
 800ab76:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ab7a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab7e:	f04f 0c00 	mov.w	ip, #0
 800ab82:	fbb8 f9f3 	udiv	r9, r8, r3
 800ab86:	4666      	mov	r6, ip
 800ab88:	fb03 8a19 	mls	sl, r3, r9, r8
 800ab8c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ab90:	f1be 0f09 	cmp.w	lr, #9
 800ab94:	d816      	bhi.n	800abc4 <_strtol_l.constprop.0+0xa4>
 800ab96:	4674      	mov	r4, lr
 800ab98:	42a3      	cmp	r3, r4
 800ab9a:	dd24      	ble.n	800abe6 <_strtol_l.constprop.0+0xc6>
 800ab9c:	f1bc 0f00 	cmp.w	ip, #0
 800aba0:	db1e      	blt.n	800abe0 <_strtol_l.constprop.0+0xc0>
 800aba2:	45b1      	cmp	r9, r6
 800aba4:	d31c      	bcc.n	800abe0 <_strtol_l.constprop.0+0xc0>
 800aba6:	d101      	bne.n	800abac <_strtol_l.constprop.0+0x8c>
 800aba8:	45a2      	cmp	sl, r4
 800abaa:	db19      	blt.n	800abe0 <_strtol_l.constprop.0+0xc0>
 800abac:	fb06 4603 	mla	r6, r6, r3, r4
 800abb0:	f04f 0c01 	mov.w	ip, #1
 800abb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abb8:	e7e8      	b.n	800ab8c <_strtol_l.constprop.0+0x6c>
 800abba:	2c2b      	cmp	r4, #43	; 0x2b
 800abbc:	bf04      	itt	eq
 800abbe:	782c      	ldrbeq	r4, [r5, #0]
 800abc0:	1cb5      	addeq	r5, r6, #2
 800abc2:	e7ca      	b.n	800ab5a <_strtol_l.constprop.0+0x3a>
 800abc4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800abc8:	f1be 0f19 	cmp.w	lr, #25
 800abcc:	d801      	bhi.n	800abd2 <_strtol_l.constprop.0+0xb2>
 800abce:	3c37      	subs	r4, #55	; 0x37
 800abd0:	e7e2      	b.n	800ab98 <_strtol_l.constprop.0+0x78>
 800abd2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800abd6:	f1be 0f19 	cmp.w	lr, #25
 800abda:	d804      	bhi.n	800abe6 <_strtol_l.constprop.0+0xc6>
 800abdc:	3c57      	subs	r4, #87	; 0x57
 800abde:	e7db      	b.n	800ab98 <_strtol_l.constprop.0+0x78>
 800abe0:	f04f 3cff 	mov.w	ip, #4294967295
 800abe4:	e7e6      	b.n	800abb4 <_strtol_l.constprop.0+0x94>
 800abe6:	f1bc 0f00 	cmp.w	ip, #0
 800abea:	da05      	bge.n	800abf8 <_strtol_l.constprop.0+0xd8>
 800abec:	2322      	movs	r3, #34	; 0x22
 800abee:	6003      	str	r3, [r0, #0]
 800abf0:	4646      	mov	r6, r8
 800abf2:	b942      	cbnz	r2, 800ac06 <_strtol_l.constprop.0+0xe6>
 800abf4:	4630      	mov	r0, r6
 800abf6:	e79e      	b.n	800ab36 <_strtol_l.constprop.0+0x16>
 800abf8:	b107      	cbz	r7, 800abfc <_strtol_l.constprop.0+0xdc>
 800abfa:	4276      	negs	r6, r6
 800abfc:	2a00      	cmp	r2, #0
 800abfe:	d0f9      	beq.n	800abf4 <_strtol_l.constprop.0+0xd4>
 800ac00:	f1bc 0f00 	cmp.w	ip, #0
 800ac04:	d000      	beq.n	800ac08 <_strtol_l.constprop.0+0xe8>
 800ac06:	1e69      	subs	r1, r5, #1
 800ac08:	6011      	str	r1, [r2, #0]
 800ac0a:	e7f3      	b.n	800abf4 <_strtol_l.constprop.0+0xd4>
 800ac0c:	2430      	movs	r4, #48	; 0x30
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d1b1      	bne.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ac12:	2308      	movs	r3, #8
 800ac14:	e7af      	b.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ac16:	2c30      	cmp	r4, #48	; 0x30
 800ac18:	d0a5      	beq.n	800ab66 <_strtol_l.constprop.0+0x46>
 800ac1a:	230a      	movs	r3, #10
 800ac1c:	e7ab      	b.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ac1e:	bf00      	nop
 800ac20:	0800e071 	.word	0x0800e071

0800ac24 <_strtol_r>:
 800ac24:	f7ff bf7c 	b.w	800ab20 <_strtol_l.constprop.0>

0800ac28 <__swbuf_r>:
 800ac28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac2a:	460e      	mov	r6, r1
 800ac2c:	4614      	mov	r4, r2
 800ac2e:	4605      	mov	r5, r0
 800ac30:	b118      	cbz	r0, 800ac3a <__swbuf_r+0x12>
 800ac32:	6983      	ldr	r3, [r0, #24]
 800ac34:	b90b      	cbnz	r3, 800ac3a <__swbuf_r+0x12>
 800ac36:	f001 f84b 	bl	800bcd0 <__sinit>
 800ac3a:	4b21      	ldr	r3, [pc, #132]	; (800acc0 <__swbuf_r+0x98>)
 800ac3c:	429c      	cmp	r4, r3
 800ac3e:	d12b      	bne.n	800ac98 <__swbuf_r+0x70>
 800ac40:	686c      	ldr	r4, [r5, #4]
 800ac42:	69a3      	ldr	r3, [r4, #24]
 800ac44:	60a3      	str	r3, [r4, #8]
 800ac46:	89a3      	ldrh	r3, [r4, #12]
 800ac48:	071a      	lsls	r2, r3, #28
 800ac4a:	d52f      	bpl.n	800acac <__swbuf_r+0x84>
 800ac4c:	6923      	ldr	r3, [r4, #16]
 800ac4e:	b36b      	cbz	r3, 800acac <__swbuf_r+0x84>
 800ac50:	6923      	ldr	r3, [r4, #16]
 800ac52:	6820      	ldr	r0, [r4, #0]
 800ac54:	1ac0      	subs	r0, r0, r3
 800ac56:	6963      	ldr	r3, [r4, #20]
 800ac58:	b2f6      	uxtb	r6, r6
 800ac5a:	4283      	cmp	r3, r0
 800ac5c:	4637      	mov	r7, r6
 800ac5e:	dc04      	bgt.n	800ac6a <__swbuf_r+0x42>
 800ac60:	4621      	mov	r1, r4
 800ac62:	4628      	mov	r0, r5
 800ac64:	f000 ffa0 	bl	800bba8 <_fflush_r>
 800ac68:	bb30      	cbnz	r0, 800acb8 <__swbuf_r+0x90>
 800ac6a:	68a3      	ldr	r3, [r4, #8]
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	60a3      	str	r3, [r4, #8]
 800ac70:	6823      	ldr	r3, [r4, #0]
 800ac72:	1c5a      	adds	r2, r3, #1
 800ac74:	6022      	str	r2, [r4, #0]
 800ac76:	701e      	strb	r6, [r3, #0]
 800ac78:	6963      	ldr	r3, [r4, #20]
 800ac7a:	3001      	adds	r0, #1
 800ac7c:	4283      	cmp	r3, r0
 800ac7e:	d004      	beq.n	800ac8a <__swbuf_r+0x62>
 800ac80:	89a3      	ldrh	r3, [r4, #12]
 800ac82:	07db      	lsls	r3, r3, #31
 800ac84:	d506      	bpl.n	800ac94 <__swbuf_r+0x6c>
 800ac86:	2e0a      	cmp	r6, #10
 800ac88:	d104      	bne.n	800ac94 <__swbuf_r+0x6c>
 800ac8a:	4621      	mov	r1, r4
 800ac8c:	4628      	mov	r0, r5
 800ac8e:	f000 ff8b 	bl	800bba8 <_fflush_r>
 800ac92:	b988      	cbnz	r0, 800acb8 <__swbuf_r+0x90>
 800ac94:	4638      	mov	r0, r7
 800ac96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac98:	4b0a      	ldr	r3, [pc, #40]	; (800acc4 <__swbuf_r+0x9c>)
 800ac9a:	429c      	cmp	r4, r3
 800ac9c:	d101      	bne.n	800aca2 <__swbuf_r+0x7a>
 800ac9e:	68ac      	ldr	r4, [r5, #8]
 800aca0:	e7cf      	b.n	800ac42 <__swbuf_r+0x1a>
 800aca2:	4b09      	ldr	r3, [pc, #36]	; (800acc8 <__swbuf_r+0xa0>)
 800aca4:	429c      	cmp	r4, r3
 800aca6:	bf08      	it	eq
 800aca8:	68ec      	ldreq	r4, [r5, #12]
 800acaa:	e7ca      	b.n	800ac42 <__swbuf_r+0x1a>
 800acac:	4621      	mov	r1, r4
 800acae:	4628      	mov	r0, r5
 800acb0:	f000 f80c 	bl	800accc <__swsetup_r>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d0cb      	beq.n	800ac50 <__swbuf_r+0x28>
 800acb8:	f04f 37ff 	mov.w	r7, #4294967295
 800acbc:	e7ea      	b.n	800ac94 <__swbuf_r+0x6c>
 800acbe:	bf00      	nop
 800acc0:	0800e224 	.word	0x0800e224
 800acc4:	0800e244 	.word	0x0800e244
 800acc8:	0800e204 	.word	0x0800e204

0800accc <__swsetup_r>:
 800accc:	4b32      	ldr	r3, [pc, #200]	; (800ad98 <__swsetup_r+0xcc>)
 800acce:	b570      	push	{r4, r5, r6, lr}
 800acd0:	681d      	ldr	r5, [r3, #0]
 800acd2:	4606      	mov	r6, r0
 800acd4:	460c      	mov	r4, r1
 800acd6:	b125      	cbz	r5, 800ace2 <__swsetup_r+0x16>
 800acd8:	69ab      	ldr	r3, [r5, #24]
 800acda:	b913      	cbnz	r3, 800ace2 <__swsetup_r+0x16>
 800acdc:	4628      	mov	r0, r5
 800acde:	f000 fff7 	bl	800bcd0 <__sinit>
 800ace2:	4b2e      	ldr	r3, [pc, #184]	; (800ad9c <__swsetup_r+0xd0>)
 800ace4:	429c      	cmp	r4, r3
 800ace6:	d10f      	bne.n	800ad08 <__swsetup_r+0x3c>
 800ace8:	686c      	ldr	r4, [r5, #4]
 800acea:	89a3      	ldrh	r3, [r4, #12]
 800acec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acf0:	0719      	lsls	r1, r3, #28
 800acf2:	d42c      	bmi.n	800ad4e <__swsetup_r+0x82>
 800acf4:	06dd      	lsls	r5, r3, #27
 800acf6:	d411      	bmi.n	800ad1c <__swsetup_r+0x50>
 800acf8:	2309      	movs	r3, #9
 800acfa:	6033      	str	r3, [r6, #0]
 800acfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	f04f 30ff 	mov.w	r0, #4294967295
 800ad06:	e03e      	b.n	800ad86 <__swsetup_r+0xba>
 800ad08:	4b25      	ldr	r3, [pc, #148]	; (800ada0 <__swsetup_r+0xd4>)
 800ad0a:	429c      	cmp	r4, r3
 800ad0c:	d101      	bne.n	800ad12 <__swsetup_r+0x46>
 800ad0e:	68ac      	ldr	r4, [r5, #8]
 800ad10:	e7eb      	b.n	800acea <__swsetup_r+0x1e>
 800ad12:	4b24      	ldr	r3, [pc, #144]	; (800ada4 <__swsetup_r+0xd8>)
 800ad14:	429c      	cmp	r4, r3
 800ad16:	bf08      	it	eq
 800ad18:	68ec      	ldreq	r4, [r5, #12]
 800ad1a:	e7e6      	b.n	800acea <__swsetup_r+0x1e>
 800ad1c:	0758      	lsls	r0, r3, #29
 800ad1e:	d512      	bpl.n	800ad46 <__swsetup_r+0x7a>
 800ad20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad22:	b141      	cbz	r1, 800ad36 <__swsetup_r+0x6a>
 800ad24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad28:	4299      	cmp	r1, r3
 800ad2a:	d002      	beq.n	800ad32 <__swsetup_r+0x66>
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f7fe f84d 	bl	8008dcc <_free_r>
 800ad32:	2300      	movs	r3, #0
 800ad34:	6363      	str	r3, [r4, #52]	; 0x34
 800ad36:	89a3      	ldrh	r3, [r4, #12]
 800ad38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad3c:	81a3      	strh	r3, [r4, #12]
 800ad3e:	2300      	movs	r3, #0
 800ad40:	6063      	str	r3, [r4, #4]
 800ad42:	6923      	ldr	r3, [r4, #16]
 800ad44:	6023      	str	r3, [r4, #0]
 800ad46:	89a3      	ldrh	r3, [r4, #12]
 800ad48:	f043 0308 	orr.w	r3, r3, #8
 800ad4c:	81a3      	strh	r3, [r4, #12]
 800ad4e:	6923      	ldr	r3, [r4, #16]
 800ad50:	b94b      	cbnz	r3, 800ad66 <__swsetup_r+0x9a>
 800ad52:	89a3      	ldrh	r3, [r4, #12]
 800ad54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad5c:	d003      	beq.n	800ad66 <__swsetup_r+0x9a>
 800ad5e:	4621      	mov	r1, r4
 800ad60:	4630      	mov	r0, r6
 800ad62:	f001 fbed 	bl	800c540 <__smakebuf_r>
 800ad66:	89a0      	ldrh	r0, [r4, #12]
 800ad68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad6c:	f010 0301 	ands.w	r3, r0, #1
 800ad70:	d00a      	beq.n	800ad88 <__swsetup_r+0xbc>
 800ad72:	2300      	movs	r3, #0
 800ad74:	60a3      	str	r3, [r4, #8]
 800ad76:	6963      	ldr	r3, [r4, #20]
 800ad78:	425b      	negs	r3, r3
 800ad7a:	61a3      	str	r3, [r4, #24]
 800ad7c:	6923      	ldr	r3, [r4, #16]
 800ad7e:	b943      	cbnz	r3, 800ad92 <__swsetup_r+0xc6>
 800ad80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad84:	d1ba      	bne.n	800acfc <__swsetup_r+0x30>
 800ad86:	bd70      	pop	{r4, r5, r6, pc}
 800ad88:	0781      	lsls	r1, r0, #30
 800ad8a:	bf58      	it	pl
 800ad8c:	6963      	ldrpl	r3, [r4, #20]
 800ad8e:	60a3      	str	r3, [r4, #8]
 800ad90:	e7f4      	b.n	800ad7c <__swsetup_r+0xb0>
 800ad92:	2000      	movs	r0, #0
 800ad94:	e7f7      	b.n	800ad86 <__swsetup_r+0xba>
 800ad96:	bf00      	nop
 800ad98:	20000018 	.word	0x20000018
 800ad9c:	0800e224 	.word	0x0800e224
 800ada0:	0800e244 	.word	0x0800e244
 800ada4:	0800e204 	.word	0x0800e204

0800ada8 <quorem>:
 800ada8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adac:	6903      	ldr	r3, [r0, #16]
 800adae:	690c      	ldr	r4, [r1, #16]
 800adb0:	42a3      	cmp	r3, r4
 800adb2:	4607      	mov	r7, r0
 800adb4:	f2c0 8081 	blt.w	800aeba <quorem+0x112>
 800adb8:	3c01      	subs	r4, #1
 800adba:	f101 0814 	add.w	r8, r1, #20
 800adbe:	f100 0514 	add.w	r5, r0, #20
 800adc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adc6:	9301      	str	r3, [sp, #4]
 800adc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800add0:	3301      	adds	r3, #1
 800add2:	429a      	cmp	r2, r3
 800add4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800add8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800addc:	fbb2 f6f3 	udiv	r6, r2, r3
 800ade0:	d331      	bcc.n	800ae46 <quorem+0x9e>
 800ade2:	f04f 0e00 	mov.w	lr, #0
 800ade6:	4640      	mov	r0, r8
 800ade8:	46ac      	mov	ip, r5
 800adea:	46f2      	mov	sl, lr
 800adec:	f850 2b04 	ldr.w	r2, [r0], #4
 800adf0:	b293      	uxth	r3, r2
 800adf2:	fb06 e303 	mla	r3, r6, r3, lr
 800adf6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	ebaa 0303 	sub.w	r3, sl, r3
 800ae00:	f8dc a000 	ldr.w	sl, [ip]
 800ae04:	0c12      	lsrs	r2, r2, #16
 800ae06:	fa13 f38a 	uxtah	r3, r3, sl
 800ae0a:	fb06 e202 	mla	r2, r6, r2, lr
 800ae0e:	9300      	str	r3, [sp, #0]
 800ae10:	9b00      	ldr	r3, [sp, #0]
 800ae12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae16:	b292      	uxth	r2, r2
 800ae18:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ae1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae20:	f8bd 3000 	ldrh.w	r3, [sp]
 800ae24:	4581      	cmp	r9, r0
 800ae26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae2a:	f84c 3b04 	str.w	r3, [ip], #4
 800ae2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae32:	d2db      	bcs.n	800adec <quorem+0x44>
 800ae34:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae38:	b92b      	cbnz	r3, 800ae46 <quorem+0x9e>
 800ae3a:	9b01      	ldr	r3, [sp, #4]
 800ae3c:	3b04      	subs	r3, #4
 800ae3e:	429d      	cmp	r5, r3
 800ae40:	461a      	mov	r2, r3
 800ae42:	d32e      	bcc.n	800aea2 <quorem+0xfa>
 800ae44:	613c      	str	r4, [r7, #16]
 800ae46:	4638      	mov	r0, r7
 800ae48:	f001 fea4 	bl	800cb94 <__mcmp>
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	db24      	blt.n	800ae9a <quorem+0xf2>
 800ae50:	3601      	adds	r6, #1
 800ae52:	4628      	mov	r0, r5
 800ae54:	f04f 0c00 	mov.w	ip, #0
 800ae58:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae5c:	f8d0 e000 	ldr.w	lr, [r0]
 800ae60:	b293      	uxth	r3, r2
 800ae62:	ebac 0303 	sub.w	r3, ip, r3
 800ae66:	0c12      	lsrs	r2, r2, #16
 800ae68:	fa13 f38e 	uxtah	r3, r3, lr
 800ae6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae74:	b29b      	uxth	r3, r3
 800ae76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae7a:	45c1      	cmp	r9, r8
 800ae7c:	f840 3b04 	str.w	r3, [r0], #4
 800ae80:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae84:	d2e8      	bcs.n	800ae58 <quorem+0xb0>
 800ae86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae8e:	b922      	cbnz	r2, 800ae9a <quorem+0xf2>
 800ae90:	3b04      	subs	r3, #4
 800ae92:	429d      	cmp	r5, r3
 800ae94:	461a      	mov	r2, r3
 800ae96:	d30a      	bcc.n	800aeae <quorem+0x106>
 800ae98:	613c      	str	r4, [r7, #16]
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	b003      	add	sp, #12
 800ae9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aea2:	6812      	ldr	r2, [r2, #0]
 800aea4:	3b04      	subs	r3, #4
 800aea6:	2a00      	cmp	r2, #0
 800aea8:	d1cc      	bne.n	800ae44 <quorem+0x9c>
 800aeaa:	3c01      	subs	r4, #1
 800aeac:	e7c7      	b.n	800ae3e <quorem+0x96>
 800aeae:	6812      	ldr	r2, [r2, #0]
 800aeb0:	3b04      	subs	r3, #4
 800aeb2:	2a00      	cmp	r2, #0
 800aeb4:	d1f0      	bne.n	800ae98 <quorem+0xf0>
 800aeb6:	3c01      	subs	r4, #1
 800aeb8:	e7eb      	b.n	800ae92 <quorem+0xea>
 800aeba:	2000      	movs	r0, #0
 800aebc:	e7ee      	b.n	800ae9c <quorem+0xf4>
	...

0800aec0 <_dtoa_r>:
 800aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec4:	ed2d 8b04 	vpush	{d8-d9}
 800aec8:	ec57 6b10 	vmov	r6, r7, d0
 800aecc:	b093      	sub	sp, #76	; 0x4c
 800aece:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aed0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aed4:	9106      	str	r1, [sp, #24]
 800aed6:	ee10 aa10 	vmov	sl, s0
 800aeda:	4604      	mov	r4, r0
 800aedc:	9209      	str	r2, [sp, #36]	; 0x24
 800aede:	930c      	str	r3, [sp, #48]	; 0x30
 800aee0:	46bb      	mov	fp, r7
 800aee2:	b975      	cbnz	r5, 800af02 <_dtoa_r+0x42>
 800aee4:	2010      	movs	r0, #16
 800aee6:	f7fd ff4b 	bl	8008d80 <malloc>
 800aeea:	4602      	mov	r2, r0
 800aeec:	6260      	str	r0, [r4, #36]	; 0x24
 800aeee:	b920      	cbnz	r0, 800aefa <_dtoa_r+0x3a>
 800aef0:	4ba7      	ldr	r3, [pc, #668]	; (800b190 <_dtoa_r+0x2d0>)
 800aef2:	21ea      	movs	r1, #234	; 0xea
 800aef4:	48a7      	ldr	r0, [pc, #668]	; (800b194 <_dtoa_r+0x2d4>)
 800aef6:	f002 fb8d 	bl	800d614 <__assert_func>
 800aefa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aefe:	6005      	str	r5, [r0, #0]
 800af00:	60c5      	str	r5, [r0, #12]
 800af02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af04:	6819      	ldr	r1, [r3, #0]
 800af06:	b151      	cbz	r1, 800af1e <_dtoa_r+0x5e>
 800af08:	685a      	ldr	r2, [r3, #4]
 800af0a:	604a      	str	r2, [r1, #4]
 800af0c:	2301      	movs	r3, #1
 800af0e:	4093      	lsls	r3, r2
 800af10:	608b      	str	r3, [r1, #8]
 800af12:	4620      	mov	r0, r4
 800af14:	f001 fbb2 	bl	800c67c <_Bfree>
 800af18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af1a:	2200      	movs	r2, #0
 800af1c:	601a      	str	r2, [r3, #0]
 800af1e:	1e3b      	subs	r3, r7, #0
 800af20:	bfaa      	itet	ge
 800af22:	2300      	movge	r3, #0
 800af24:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800af28:	f8c8 3000 	strge.w	r3, [r8]
 800af2c:	4b9a      	ldr	r3, [pc, #616]	; (800b198 <_dtoa_r+0x2d8>)
 800af2e:	bfbc      	itt	lt
 800af30:	2201      	movlt	r2, #1
 800af32:	f8c8 2000 	strlt.w	r2, [r8]
 800af36:	ea33 030b 	bics.w	r3, r3, fp
 800af3a:	d11b      	bne.n	800af74 <_dtoa_r+0xb4>
 800af3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af3e:	f242 730f 	movw	r3, #9999	; 0x270f
 800af42:	6013      	str	r3, [r2, #0]
 800af44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af48:	4333      	orrs	r3, r6
 800af4a:	f000 8592 	beq.w	800ba72 <_dtoa_r+0xbb2>
 800af4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af50:	b963      	cbnz	r3, 800af6c <_dtoa_r+0xac>
 800af52:	4b92      	ldr	r3, [pc, #584]	; (800b19c <_dtoa_r+0x2dc>)
 800af54:	e022      	b.n	800af9c <_dtoa_r+0xdc>
 800af56:	4b92      	ldr	r3, [pc, #584]	; (800b1a0 <_dtoa_r+0x2e0>)
 800af58:	9301      	str	r3, [sp, #4]
 800af5a:	3308      	adds	r3, #8
 800af5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af5e:	6013      	str	r3, [r2, #0]
 800af60:	9801      	ldr	r0, [sp, #4]
 800af62:	b013      	add	sp, #76	; 0x4c
 800af64:	ecbd 8b04 	vpop	{d8-d9}
 800af68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af6c:	4b8b      	ldr	r3, [pc, #556]	; (800b19c <_dtoa_r+0x2dc>)
 800af6e:	9301      	str	r3, [sp, #4]
 800af70:	3303      	adds	r3, #3
 800af72:	e7f3      	b.n	800af5c <_dtoa_r+0x9c>
 800af74:	2200      	movs	r2, #0
 800af76:	2300      	movs	r3, #0
 800af78:	4650      	mov	r0, sl
 800af7a:	4659      	mov	r1, fp
 800af7c:	f7f5 fd7c 	bl	8000a78 <__aeabi_dcmpeq>
 800af80:	ec4b ab19 	vmov	d9, sl, fp
 800af84:	4680      	mov	r8, r0
 800af86:	b158      	cbz	r0, 800afa0 <_dtoa_r+0xe0>
 800af88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af8a:	2301      	movs	r3, #1
 800af8c:	6013      	str	r3, [r2, #0]
 800af8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af90:	2b00      	cmp	r3, #0
 800af92:	f000 856b 	beq.w	800ba6c <_dtoa_r+0xbac>
 800af96:	4883      	ldr	r0, [pc, #524]	; (800b1a4 <_dtoa_r+0x2e4>)
 800af98:	6018      	str	r0, [r3, #0]
 800af9a:	1e43      	subs	r3, r0, #1
 800af9c:	9301      	str	r3, [sp, #4]
 800af9e:	e7df      	b.n	800af60 <_dtoa_r+0xa0>
 800afa0:	ec4b ab10 	vmov	d0, sl, fp
 800afa4:	aa10      	add	r2, sp, #64	; 0x40
 800afa6:	a911      	add	r1, sp, #68	; 0x44
 800afa8:	4620      	mov	r0, r4
 800afaa:	f001 ff15 	bl	800cdd8 <__d2b>
 800afae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800afb2:	ee08 0a10 	vmov	s16, r0
 800afb6:	2d00      	cmp	r5, #0
 800afb8:	f000 8084 	beq.w	800b0c4 <_dtoa_r+0x204>
 800afbc:	ee19 3a90 	vmov	r3, s19
 800afc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afc4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800afc8:	4656      	mov	r6, sl
 800afca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800afce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800afd2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800afd6:	4b74      	ldr	r3, [pc, #464]	; (800b1a8 <_dtoa_r+0x2e8>)
 800afd8:	2200      	movs	r2, #0
 800afda:	4630      	mov	r0, r6
 800afdc:	4639      	mov	r1, r7
 800afde:	f7f5 f92b 	bl	8000238 <__aeabi_dsub>
 800afe2:	a365      	add	r3, pc, #404	; (adr r3, 800b178 <_dtoa_r+0x2b8>)
 800afe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe8:	f7f5 fade 	bl	80005a8 <__aeabi_dmul>
 800afec:	a364      	add	r3, pc, #400	; (adr r3, 800b180 <_dtoa_r+0x2c0>)
 800afee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff2:	f7f5 f923 	bl	800023c <__adddf3>
 800aff6:	4606      	mov	r6, r0
 800aff8:	4628      	mov	r0, r5
 800affa:	460f      	mov	r7, r1
 800affc:	f7f5 fa6a 	bl	80004d4 <__aeabi_i2d>
 800b000:	a361      	add	r3, pc, #388	; (adr r3, 800b188 <_dtoa_r+0x2c8>)
 800b002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b006:	f7f5 facf 	bl	80005a8 <__aeabi_dmul>
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	4630      	mov	r0, r6
 800b010:	4639      	mov	r1, r7
 800b012:	f7f5 f913 	bl	800023c <__adddf3>
 800b016:	4606      	mov	r6, r0
 800b018:	460f      	mov	r7, r1
 800b01a:	f7f5 fd75 	bl	8000b08 <__aeabi_d2iz>
 800b01e:	2200      	movs	r2, #0
 800b020:	9000      	str	r0, [sp, #0]
 800b022:	2300      	movs	r3, #0
 800b024:	4630      	mov	r0, r6
 800b026:	4639      	mov	r1, r7
 800b028:	f7f5 fd30 	bl	8000a8c <__aeabi_dcmplt>
 800b02c:	b150      	cbz	r0, 800b044 <_dtoa_r+0x184>
 800b02e:	9800      	ldr	r0, [sp, #0]
 800b030:	f7f5 fa50 	bl	80004d4 <__aeabi_i2d>
 800b034:	4632      	mov	r2, r6
 800b036:	463b      	mov	r3, r7
 800b038:	f7f5 fd1e 	bl	8000a78 <__aeabi_dcmpeq>
 800b03c:	b910      	cbnz	r0, 800b044 <_dtoa_r+0x184>
 800b03e:	9b00      	ldr	r3, [sp, #0]
 800b040:	3b01      	subs	r3, #1
 800b042:	9300      	str	r3, [sp, #0]
 800b044:	9b00      	ldr	r3, [sp, #0]
 800b046:	2b16      	cmp	r3, #22
 800b048:	d85a      	bhi.n	800b100 <_dtoa_r+0x240>
 800b04a:	9a00      	ldr	r2, [sp, #0]
 800b04c:	4b57      	ldr	r3, [pc, #348]	; (800b1ac <_dtoa_r+0x2ec>)
 800b04e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b056:	ec51 0b19 	vmov	r0, r1, d9
 800b05a:	f7f5 fd17 	bl	8000a8c <__aeabi_dcmplt>
 800b05e:	2800      	cmp	r0, #0
 800b060:	d050      	beq.n	800b104 <_dtoa_r+0x244>
 800b062:	9b00      	ldr	r3, [sp, #0]
 800b064:	3b01      	subs	r3, #1
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	2300      	movs	r3, #0
 800b06a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b06c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b06e:	1b5d      	subs	r5, r3, r5
 800b070:	1e6b      	subs	r3, r5, #1
 800b072:	9305      	str	r3, [sp, #20]
 800b074:	bf45      	ittet	mi
 800b076:	f1c5 0301 	rsbmi	r3, r5, #1
 800b07a:	9304      	strmi	r3, [sp, #16]
 800b07c:	2300      	movpl	r3, #0
 800b07e:	2300      	movmi	r3, #0
 800b080:	bf4c      	ite	mi
 800b082:	9305      	strmi	r3, [sp, #20]
 800b084:	9304      	strpl	r3, [sp, #16]
 800b086:	9b00      	ldr	r3, [sp, #0]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	db3d      	blt.n	800b108 <_dtoa_r+0x248>
 800b08c:	9b05      	ldr	r3, [sp, #20]
 800b08e:	9a00      	ldr	r2, [sp, #0]
 800b090:	920a      	str	r2, [sp, #40]	; 0x28
 800b092:	4413      	add	r3, r2
 800b094:	9305      	str	r3, [sp, #20]
 800b096:	2300      	movs	r3, #0
 800b098:	9307      	str	r3, [sp, #28]
 800b09a:	9b06      	ldr	r3, [sp, #24]
 800b09c:	2b09      	cmp	r3, #9
 800b09e:	f200 8089 	bhi.w	800b1b4 <_dtoa_r+0x2f4>
 800b0a2:	2b05      	cmp	r3, #5
 800b0a4:	bfc4      	itt	gt
 800b0a6:	3b04      	subgt	r3, #4
 800b0a8:	9306      	strgt	r3, [sp, #24]
 800b0aa:	9b06      	ldr	r3, [sp, #24]
 800b0ac:	f1a3 0302 	sub.w	r3, r3, #2
 800b0b0:	bfcc      	ite	gt
 800b0b2:	2500      	movgt	r5, #0
 800b0b4:	2501      	movle	r5, #1
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	f200 8087 	bhi.w	800b1ca <_dtoa_r+0x30a>
 800b0bc:	e8df f003 	tbb	[pc, r3]
 800b0c0:	59383a2d 	.word	0x59383a2d
 800b0c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b0c8:	441d      	add	r5, r3
 800b0ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b0ce:	2b20      	cmp	r3, #32
 800b0d0:	bfc1      	itttt	gt
 800b0d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b0d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b0da:	fa0b f303 	lslgt.w	r3, fp, r3
 800b0de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b0e2:	bfda      	itte	le
 800b0e4:	f1c3 0320 	rsble	r3, r3, #32
 800b0e8:	fa06 f003 	lslle.w	r0, r6, r3
 800b0ec:	4318      	orrgt	r0, r3
 800b0ee:	f7f5 f9e1 	bl	80004b4 <__aeabi_ui2d>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	4606      	mov	r6, r0
 800b0f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b0fa:	3d01      	subs	r5, #1
 800b0fc:	930e      	str	r3, [sp, #56]	; 0x38
 800b0fe:	e76a      	b.n	800afd6 <_dtoa_r+0x116>
 800b100:	2301      	movs	r3, #1
 800b102:	e7b2      	b.n	800b06a <_dtoa_r+0x1aa>
 800b104:	900b      	str	r0, [sp, #44]	; 0x2c
 800b106:	e7b1      	b.n	800b06c <_dtoa_r+0x1ac>
 800b108:	9b04      	ldr	r3, [sp, #16]
 800b10a:	9a00      	ldr	r2, [sp, #0]
 800b10c:	1a9b      	subs	r3, r3, r2
 800b10e:	9304      	str	r3, [sp, #16]
 800b110:	4253      	negs	r3, r2
 800b112:	9307      	str	r3, [sp, #28]
 800b114:	2300      	movs	r3, #0
 800b116:	930a      	str	r3, [sp, #40]	; 0x28
 800b118:	e7bf      	b.n	800b09a <_dtoa_r+0x1da>
 800b11a:	2300      	movs	r3, #0
 800b11c:	9308      	str	r3, [sp, #32]
 800b11e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b120:	2b00      	cmp	r3, #0
 800b122:	dc55      	bgt.n	800b1d0 <_dtoa_r+0x310>
 800b124:	2301      	movs	r3, #1
 800b126:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b12a:	461a      	mov	r2, r3
 800b12c:	9209      	str	r2, [sp, #36]	; 0x24
 800b12e:	e00c      	b.n	800b14a <_dtoa_r+0x28a>
 800b130:	2301      	movs	r3, #1
 800b132:	e7f3      	b.n	800b11c <_dtoa_r+0x25c>
 800b134:	2300      	movs	r3, #0
 800b136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b138:	9308      	str	r3, [sp, #32]
 800b13a:	9b00      	ldr	r3, [sp, #0]
 800b13c:	4413      	add	r3, r2
 800b13e:	9302      	str	r3, [sp, #8]
 800b140:	3301      	adds	r3, #1
 800b142:	2b01      	cmp	r3, #1
 800b144:	9303      	str	r3, [sp, #12]
 800b146:	bfb8      	it	lt
 800b148:	2301      	movlt	r3, #1
 800b14a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b14c:	2200      	movs	r2, #0
 800b14e:	6042      	str	r2, [r0, #4]
 800b150:	2204      	movs	r2, #4
 800b152:	f102 0614 	add.w	r6, r2, #20
 800b156:	429e      	cmp	r6, r3
 800b158:	6841      	ldr	r1, [r0, #4]
 800b15a:	d93d      	bls.n	800b1d8 <_dtoa_r+0x318>
 800b15c:	4620      	mov	r0, r4
 800b15e:	f001 fa4d 	bl	800c5fc <_Balloc>
 800b162:	9001      	str	r0, [sp, #4]
 800b164:	2800      	cmp	r0, #0
 800b166:	d13b      	bne.n	800b1e0 <_dtoa_r+0x320>
 800b168:	4b11      	ldr	r3, [pc, #68]	; (800b1b0 <_dtoa_r+0x2f0>)
 800b16a:	4602      	mov	r2, r0
 800b16c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b170:	e6c0      	b.n	800aef4 <_dtoa_r+0x34>
 800b172:	2301      	movs	r3, #1
 800b174:	e7df      	b.n	800b136 <_dtoa_r+0x276>
 800b176:	bf00      	nop
 800b178:	636f4361 	.word	0x636f4361
 800b17c:	3fd287a7 	.word	0x3fd287a7
 800b180:	8b60c8b3 	.word	0x8b60c8b3
 800b184:	3fc68a28 	.word	0x3fc68a28
 800b188:	509f79fb 	.word	0x509f79fb
 800b18c:	3fd34413 	.word	0x3fd34413
 800b190:	0800e17e 	.word	0x0800e17e
 800b194:	0800e195 	.word	0x0800e195
 800b198:	7ff00000 	.word	0x7ff00000
 800b19c:	0800e17a 	.word	0x0800e17a
 800b1a0:	0800e171 	.word	0x0800e171
 800b1a4:	0800dff1 	.word	0x0800dff1
 800b1a8:	3ff80000 	.word	0x3ff80000
 800b1ac:	0800e368 	.word	0x0800e368
 800b1b0:	0800e1f0 	.word	0x0800e1f0
 800b1b4:	2501      	movs	r5, #1
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	9306      	str	r3, [sp, #24]
 800b1ba:	9508      	str	r5, [sp, #32]
 800b1bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b1c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	2312      	movs	r3, #18
 800b1c8:	e7b0      	b.n	800b12c <_dtoa_r+0x26c>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	9308      	str	r3, [sp, #32]
 800b1ce:	e7f5      	b.n	800b1bc <_dtoa_r+0x2fc>
 800b1d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b1d6:	e7b8      	b.n	800b14a <_dtoa_r+0x28a>
 800b1d8:	3101      	adds	r1, #1
 800b1da:	6041      	str	r1, [r0, #4]
 800b1dc:	0052      	lsls	r2, r2, #1
 800b1de:	e7b8      	b.n	800b152 <_dtoa_r+0x292>
 800b1e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1e2:	9a01      	ldr	r2, [sp, #4]
 800b1e4:	601a      	str	r2, [r3, #0]
 800b1e6:	9b03      	ldr	r3, [sp, #12]
 800b1e8:	2b0e      	cmp	r3, #14
 800b1ea:	f200 809d 	bhi.w	800b328 <_dtoa_r+0x468>
 800b1ee:	2d00      	cmp	r5, #0
 800b1f0:	f000 809a 	beq.w	800b328 <_dtoa_r+0x468>
 800b1f4:	9b00      	ldr	r3, [sp, #0]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	dd32      	ble.n	800b260 <_dtoa_r+0x3a0>
 800b1fa:	4ab7      	ldr	r2, [pc, #732]	; (800b4d8 <_dtoa_r+0x618>)
 800b1fc:	f003 030f 	and.w	r3, r3, #15
 800b200:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b204:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b208:	9b00      	ldr	r3, [sp, #0]
 800b20a:	05d8      	lsls	r0, r3, #23
 800b20c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b210:	d516      	bpl.n	800b240 <_dtoa_r+0x380>
 800b212:	4bb2      	ldr	r3, [pc, #712]	; (800b4dc <_dtoa_r+0x61c>)
 800b214:	ec51 0b19 	vmov	r0, r1, d9
 800b218:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b21c:	f7f5 faee 	bl	80007fc <__aeabi_ddiv>
 800b220:	f007 070f 	and.w	r7, r7, #15
 800b224:	4682      	mov	sl, r0
 800b226:	468b      	mov	fp, r1
 800b228:	2503      	movs	r5, #3
 800b22a:	4eac      	ldr	r6, [pc, #688]	; (800b4dc <_dtoa_r+0x61c>)
 800b22c:	b957      	cbnz	r7, 800b244 <_dtoa_r+0x384>
 800b22e:	4642      	mov	r2, r8
 800b230:	464b      	mov	r3, r9
 800b232:	4650      	mov	r0, sl
 800b234:	4659      	mov	r1, fp
 800b236:	f7f5 fae1 	bl	80007fc <__aeabi_ddiv>
 800b23a:	4682      	mov	sl, r0
 800b23c:	468b      	mov	fp, r1
 800b23e:	e028      	b.n	800b292 <_dtoa_r+0x3d2>
 800b240:	2502      	movs	r5, #2
 800b242:	e7f2      	b.n	800b22a <_dtoa_r+0x36a>
 800b244:	07f9      	lsls	r1, r7, #31
 800b246:	d508      	bpl.n	800b25a <_dtoa_r+0x39a>
 800b248:	4640      	mov	r0, r8
 800b24a:	4649      	mov	r1, r9
 800b24c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b250:	f7f5 f9aa 	bl	80005a8 <__aeabi_dmul>
 800b254:	3501      	adds	r5, #1
 800b256:	4680      	mov	r8, r0
 800b258:	4689      	mov	r9, r1
 800b25a:	107f      	asrs	r7, r7, #1
 800b25c:	3608      	adds	r6, #8
 800b25e:	e7e5      	b.n	800b22c <_dtoa_r+0x36c>
 800b260:	f000 809b 	beq.w	800b39a <_dtoa_r+0x4da>
 800b264:	9b00      	ldr	r3, [sp, #0]
 800b266:	4f9d      	ldr	r7, [pc, #628]	; (800b4dc <_dtoa_r+0x61c>)
 800b268:	425e      	negs	r6, r3
 800b26a:	4b9b      	ldr	r3, [pc, #620]	; (800b4d8 <_dtoa_r+0x618>)
 800b26c:	f006 020f 	and.w	r2, r6, #15
 800b270:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b278:	ec51 0b19 	vmov	r0, r1, d9
 800b27c:	f7f5 f994 	bl	80005a8 <__aeabi_dmul>
 800b280:	1136      	asrs	r6, r6, #4
 800b282:	4682      	mov	sl, r0
 800b284:	468b      	mov	fp, r1
 800b286:	2300      	movs	r3, #0
 800b288:	2502      	movs	r5, #2
 800b28a:	2e00      	cmp	r6, #0
 800b28c:	d17a      	bne.n	800b384 <_dtoa_r+0x4c4>
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1d3      	bne.n	800b23a <_dtoa_r+0x37a>
 800b292:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b294:	2b00      	cmp	r3, #0
 800b296:	f000 8082 	beq.w	800b39e <_dtoa_r+0x4de>
 800b29a:	4b91      	ldr	r3, [pc, #580]	; (800b4e0 <_dtoa_r+0x620>)
 800b29c:	2200      	movs	r2, #0
 800b29e:	4650      	mov	r0, sl
 800b2a0:	4659      	mov	r1, fp
 800b2a2:	f7f5 fbf3 	bl	8000a8c <__aeabi_dcmplt>
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	d079      	beq.n	800b39e <_dtoa_r+0x4de>
 800b2aa:	9b03      	ldr	r3, [sp, #12]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d076      	beq.n	800b39e <_dtoa_r+0x4de>
 800b2b0:	9b02      	ldr	r3, [sp, #8]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	dd36      	ble.n	800b324 <_dtoa_r+0x464>
 800b2b6:	9b00      	ldr	r3, [sp, #0]
 800b2b8:	4650      	mov	r0, sl
 800b2ba:	4659      	mov	r1, fp
 800b2bc:	1e5f      	subs	r7, r3, #1
 800b2be:	2200      	movs	r2, #0
 800b2c0:	4b88      	ldr	r3, [pc, #544]	; (800b4e4 <_dtoa_r+0x624>)
 800b2c2:	f7f5 f971 	bl	80005a8 <__aeabi_dmul>
 800b2c6:	9e02      	ldr	r6, [sp, #8]
 800b2c8:	4682      	mov	sl, r0
 800b2ca:	468b      	mov	fp, r1
 800b2cc:	3501      	adds	r5, #1
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	f7f5 f900 	bl	80004d4 <__aeabi_i2d>
 800b2d4:	4652      	mov	r2, sl
 800b2d6:	465b      	mov	r3, fp
 800b2d8:	f7f5 f966 	bl	80005a8 <__aeabi_dmul>
 800b2dc:	4b82      	ldr	r3, [pc, #520]	; (800b4e8 <_dtoa_r+0x628>)
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f7f4 ffac 	bl	800023c <__adddf3>
 800b2e4:	46d0      	mov	r8, sl
 800b2e6:	46d9      	mov	r9, fp
 800b2e8:	4682      	mov	sl, r0
 800b2ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b2ee:	2e00      	cmp	r6, #0
 800b2f0:	d158      	bne.n	800b3a4 <_dtoa_r+0x4e4>
 800b2f2:	4b7e      	ldr	r3, [pc, #504]	; (800b4ec <_dtoa_r+0x62c>)
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	4640      	mov	r0, r8
 800b2f8:	4649      	mov	r1, r9
 800b2fa:	f7f4 ff9d 	bl	8000238 <__aeabi_dsub>
 800b2fe:	4652      	mov	r2, sl
 800b300:	465b      	mov	r3, fp
 800b302:	4680      	mov	r8, r0
 800b304:	4689      	mov	r9, r1
 800b306:	f7f5 fbdf 	bl	8000ac8 <__aeabi_dcmpgt>
 800b30a:	2800      	cmp	r0, #0
 800b30c:	f040 8295 	bne.w	800b83a <_dtoa_r+0x97a>
 800b310:	4652      	mov	r2, sl
 800b312:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b316:	4640      	mov	r0, r8
 800b318:	4649      	mov	r1, r9
 800b31a:	f7f5 fbb7 	bl	8000a8c <__aeabi_dcmplt>
 800b31e:	2800      	cmp	r0, #0
 800b320:	f040 8289 	bne.w	800b836 <_dtoa_r+0x976>
 800b324:	ec5b ab19 	vmov	sl, fp, d9
 800b328:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	f2c0 8148 	blt.w	800b5c0 <_dtoa_r+0x700>
 800b330:	9a00      	ldr	r2, [sp, #0]
 800b332:	2a0e      	cmp	r2, #14
 800b334:	f300 8144 	bgt.w	800b5c0 <_dtoa_r+0x700>
 800b338:	4b67      	ldr	r3, [pc, #412]	; (800b4d8 <_dtoa_r+0x618>)
 800b33a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b33e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b344:	2b00      	cmp	r3, #0
 800b346:	f280 80d5 	bge.w	800b4f4 <_dtoa_r+0x634>
 800b34a:	9b03      	ldr	r3, [sp, #12]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f300 80d1 	bgt.w	800b4f4 <_dtoa_r+0x634>
 800b352:	f040 826f 	bne.w	800b834 <_dtoa_r+0x974>
 800b356:	4b65      	ldr	r3, [pc, #404]	; (800b4ec <_dtoa_r+0x62c>)
 800b358:	2200      	movs	r2, #0
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	f7f5 f923 	bl	80005a8 <__aeabi_dmul>
 800b362:	4652      	mov	r2, sl
 800b364:	465b      	mov	r3, fp
 800b366:	f7f5 fba5 	bl	8000ab4 <__aeabi_dcmpge>
 800b36a:	9e03      	ldr	r6, [sp, #12]
 800b36c:	4637      	mov	r7, r6
 800b36e:	2800      	cmp	r0, #0
 800b370:	f040 8245 	bne.w	800b7fe <_dtoa_r+0x93e>
 800b374:	9d01      	ldr	r5, [sp, #4]
 800b376:	2331      	movs	r3, #49	; 0x31
 800b378:	f805 3b01 	strb.w	r3, [r5], #1
 800b37c:	9b00      	ldr	r3, [sp, #0]
 800b37e:	3301      	adds	r3, #1
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	e240      	b.n	800b806 <_dtoa_r+0x946>
 800b384:	07f2      	lsls	r2, r6, #31
 800b386:	d505      	bpl.n	800b394 <_dtoa_r+0x4d4>
 800b388:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b38c:	f7f5 f90c 	bl	80005a8 <__aeabi_dmul>
 800b390:	3501      	adds	r5, #1
 800b392:	2301      	movs	r3, #1
 800b394:	1076      	asrs	r6, r6, #1
 800b396:	3708      	adds	r7, #8
 800b398:	e777      	b.n	800b28a <_dtoa_r+0x3ca>
 800b39a:	2502      	movs	r5, #2
 800b39c:	e779      	b.n	800b292 <_dtoa_r+0x3d2>
 800b39e:	9f00      	ldr	r7, [sp, #0]
 800b3a0:	9e03      	ldr	r6, [sp, #12]
 800b3a2:	e794      	b.n	800b2ce <_dtoa_r+0x40e>
 800b3a4:	9901      	ldr	r1, [sp, #4]
 800b3a6:	4b4c      	ldr	r3, [pc, #304]	; (800b4d8 <_dtoa_r+0x618>)
 800b3a8:	4431      	add	r1, r6
 800b3aa:	910d      	str	r1, [sp, #52]	; 0x34
 800b3ac:	9908      	ldr	r1, [sp, #32]
 800b3ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b3b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3b6:	2900      	cmp	r1, #0
 800b3b8:	d043      	beq.n	800b442 <_dtoa_r+0x582>
 800b3ba:	494d      	ldr	r1, [pc, #308]	; (800b4f0 <_dtoa_r+0x630>)
 800b3bc:	2000      	movs	r0, #0
 800b3be:	f7f5 fa1d 	bl	80007fc <__aeabi_ddiv>
 800b3c2:	4652      	mov	r2, sl
 800b3c4:	465b      	mov	r3, fp
 800b3c6:	f7f4 ff37 	bl	8000238 <__aeabi_dsub>
 800b3ca:	9d01      	ldr	r5, [sp, #4]
 800b3cc:	4682      	mov	sl, r0
 800b3ce:	468b      	mov	fp, r1
 800b3d0:	4649      	mov	r1, r9
 800b3d2:	4640      	mov	r0, r8
 800b3d4:	f7f5 fb98 	bl	8000b08 <__aeabi_d2iz>
 800b3d8:	4606      	mov	r6, r0
 800b3da:	f7f5 f87b 	bl	80004d4 <__aeabi_i2d>
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	4640      	mov	r0, r8
 800b3e4:	4649      	mov	r1, r9
 800b3e6:	f7f4 ff27 	bl	8000238 <__aeabi_dsub>
 800b3ea:	3630      	adds	r6, #48	; 0x30
 800b3ec:	f805 6b01 	strb.w	r6, [r5], #1
 800b3f0:	4652      	mov	r2, sl
 800b3f2:	465b      	mov	r3, fp
 800b3f4:	4680      	mov	r8, r0
 800b3f6:	4689      	mov	r9, r1
 800b3f8:	f7f5 fb48 	bl	8000a8c <__aeabi_dcmplt>
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	d163      	bne.n	800b4c8 <_dtoa_r+0x608>
 800b400:	4642      	mov	r2, r8
 800b402:	464b      	mov	r3, r9
 800b404:	4936      	ldr	r1, [pc, #216]	; (800b4e0 <_dtoa_r+0x620>)
 800b406:	2000      	movs	r0, #0
 800b408:	f7f4 ff16 	bl	8000238 <__aeabi_dsub>
 800b40c:	4652      	mov	r2, sl
 800b40e:	465b      	mov	r3, fp
 800b410:	f7f5 fb3c 	bl	8000a8c <__aeabi_dcmplt>
 800b414:	2800      	cmp	r0, #0
 800b416:	f040 80b5 	bne.w	800b584 <_dtoa_r+0x6c4>
 800b41a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b41c:	429d      	cmp	r5, r3
 800b41e:	d081      	beq.n	800b324 <_dtoa_r+0x464>
 800b420:	4b30      	ldr	r3, [pc, #192]	; (800b4e4 <_dtoa_r+0x624>)
 800b422:	2200      	movs	r2, #0
 800b424:	4650      	mov	r0, sl
 800b426:	4659      	mov	r1, fp
 800b428:	f7f5 f8be 	bl	80005a8 <__aeabi_dmul>
 800b42c:	4b2d      	ldr	r3, [pc, #180]	; (800b4e4 <_dtoa_r+0x624>)
 800b42e:	4682      	mov	sl, r0
 800b430:	468b      	mov	fp, r1
 800b432:	4640      	mov	r0, r8
 800b434:	4649      	mov	r1, r9
 800b436:	2200      	movs	r2, #0
 800b438:	f7f5 f8b6 	bl	80005a8 <__aeabi_dmul>
 800b43c:	4680      	mov	r8, r0
 800b43e:	4689      	mov	r9, r1
 800b440:	e7c6      	b.n	800b3d0 <_dtoa_r+0x510>
 800b442:	4650      	mov	r0, sl
 800b444:	4659      	mov	r1, fp
 800b446:	f7f5 f8af 	bl	80005a8 <__aeabi_dmul>
 800b44a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b44c:	9d01      	ldr	r5, [sp, #4]
 800b44e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b450:	4682      	mov	sl, r0
 800b452:	468b      	mov	fp, r1
 800b454:	4649      	mov	r1, r9
 800b456:	4640      	mov	r0, r8
 800b458:	f7f5 fb56 	bl	8000b08 <__aeabi_d2iz>
 800b45c:	4606      	mov	r6, r0
 800b45e:	f7f5 f839 	bl	80004d4 <__aeabi_i2d>
 800b462:	3630      	adds	r6, #48	; 0x30
 800b464:	4602      	mov	r2, r0
 800b466:	460b      	mov	r3, r1
 800b468:	4640      	mov	r0, r8
 800b46a:	4649      	mov	r1, r9
 800b46c:	f7f4 fee4 	bl	8000238 <__aeabi_dsub>
 800b470:	f805 6b01 	strb.w	r6, [r5], #1
 800b474:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b476:	429d      	cmp	r5, r3
 800b478:	4680      	mov	r8, r0
 800b47a:	4689      	mov	r9, r1
 800b47c:	f04f 0200 	mov.w	r2, #0
 800b480:	d124      	bne.n	800b4cc <_dtoa_r+0x60c>
 800b482:	4b1b      	ldr	r3, [pc, #108]	; (800b4f0 <_dtoa_r+0x630>)
 800b484:	4650      	mov	r0, sl
 800b486:	4659      	mov	r1, fp
 800b488:	f7f4 fed8 	bl	800023c <__adddf3>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	4640      	mov	r0, r8
 800b492:	4649      	mov	r1, r9
 800b494:	f7f5 fb18 	bl	8000ac8 <__aeabi_dcmpgt>
 800b498:	2800      	cmp	r0, #0
 800b49a:	d173      	bne.n	800b584 <_dtoa_r+0x6c4>
 800b49c:	4652      	mov	r2, sl
 800b49e:	465b      	mov	r3, fp
 800b4a0:	4913      	ldr	r1, [pc, #76]	; (800b4f0 <_dtoa_r+0x630>)
 800b4a2:	2000      	movs	r0, #0
 800b4a4:	f7f4 fec8 	bl	8000238 <__aeabi_dsub>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	4640      	mov	r0, r8
 800b4ae:	4649      	mov	r1, r9
 800b4b0:	f7f5 faec 	bl	8000a8c <__aeabi_dcmplt>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	f43f af35 	beq.w	800b324 <_dtoa_r+0x464>
 800b4ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b4bc:	1e6b      	subs	r3, r5, #1
 800b4be:	930f      	str	r3, [sp, #60]	; 0x3c
 800b4c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b4c4:	2b30      	cmp	r3, #48	; 0x30
 800b4c6:	d0f8      	beq.n	800b4ba <_dtoa_r+0x5fa>
 800b4c8:	9700      	str	r7, [sp, #0]
 800b4ca:	e049      	b.n	800b560 <_dtoa_r+0x6a0>
 800b4cc:	4b05      	ldr	r3, [pc, #20]	; (800b4e4 <_dtoa_r+0x624>)
 800b4ce:	f7f5 f86b 	bl	80005a8 <__aeabi_dmul>
 800b4d2:	4680      	mov	r8, r0
 800b4d4:	4689      	mov	r9, r1
 800b4d6:	e7bd      	b.n	800b454 <_dtoa_r+0x594>
 800b4d8:	0800e368 	.word	0x0800e368
 800b4dc:	0800e340 	.word	0x0800e340
 800b4e0:	3ff00000 	.word	0x3ff00000
 800b4e4:	40240000 	.word	0x40240000
 800b4e8:	401c0000 	.word	0x401c0000
 800b4ec:	40140000 	.word	0x40140000
 800b4f0:	3fe00000 	.word	0x3fe00000
 800b4f4:	9d01      	ldr	r5, [sp, #4]
 800b4f6:	4656      	mov	r6, sl
 800b4f8:	465f      	mov	r7, fp
 800b4fa:	4642      	mov	r2, r8
 800b4fc:	464b      	mov	r3, r9
 800b4fe:	4630      	mov	r0, r6
 800b500:	4639      	mov	r1, r7
 800b502:	f7f5 f97b 	bl	80007fc <__aeabi_ddiv>
 800b506:	f7f5 faff 	bl	8000b08 <__aeabi_d2iz>
 800b50a:	4682      	mov	sl, r0
 800b50c:	f7f4 ffe2 	bl	80004d4 <__aeabi_i2d>
 800b510:	4642      	mov	r2, r8
 800b512:	464b      	mov	r3, r9
 800b514:	f7f5 f848 	bl	80005a8 <__aeabi_dmul>
 800b518:	4602      	mov	r2, r0
 800b51a:	460b      	mov	r3, r1
 800b51c:	4630      	mov	r0, r6
 800b51e:	4639      	mov	r1, r7
 800b520:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b524:	f7f4 fe88 	bl	8000238 <__aeabi_dsub>
 800b528:	f805 6b01 	strb.w	r6, [r5], #1
 800b52c:	9e01      	ldr	r6, [sp, #4]
 800b52e:	9f03      	ldr	r7, [sp, #12]
 800b530:	1bae      	subs	r6, r5, r6
 800b532:	42b7      	cmp	r7, r6
 800b534:	4602      	mov	r2, r0
 800b536:	460b      	mov	r3, r1
 800b538:	d135      	bne.n	800b5a6 <_dtoa_r+0x6e6>
 800b53a:	f7f4 fe7f 	bl	800023c <__adddf3>
 800b53e:	4642      	mov	r2, r8
 800b540:	464b      	mov	r3, r9
 800b542:	4606      	mov	r6, r0
 800b544:	460f      	mov	r7, r1
 800b546:	f7f5 fabf 	bl	8000ac8 <__aeabi_dcmpgt>
 800b54a:	b9d0      	cbnz	r0, 800b582 <_dtoa_r+0x6c2>
 800b54c:	4642      	mov	r2, r8
 800b54e:	464b      	mov	r3, r9
 800b550:	4630      	mov	r0, r6
 800b552:	4639      	mov	r1, r7
 800b554:	f7f5 fa90 	bl	8000a78 <__aeabi_dcmpeq>
 800b558:	b110      	cbz	r0, 800b560 <_dtoa_r+0x6a0>
 800b55a:	f01a 0f01 	tst.w	sl, #1
 800b55e:	d110      	bne.n	800b582 <_dtoa_r+0x6c2>
 800b560:	4620      	mov	r0, r4
 800b562:	ee18 1a10 	vmov	r1, s16
 800b566:	f001 f889 	bl	800c67c <_Bfree>
 800b56a:	2300      	movs	r3, #0
 800b56c:	9800      	ldr	r0, [sp, #0]
 800b56e:	702b      	strb	r3, [r5, #0]
 800b570:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b572:	3001      	adds	r0, #1
 800b574:	6018      	str	r0, [r3, #0]
 800b576:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f43f acf1 	beq.w	800af60 <_dtoa_r+0xa0>
 800b57e:	601d      	str	r5, [r3, #0]
 800b580:	e4ee      	b.n	800af60 <_dtoa_r+0xa0>
 800b582:	9f00      	ldr	r7, [sp, #0]
 800b584:	462b      	mov	r3, r5
 800b586:	461d      	mov	r5, r3
 800b588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b58c:	2a39      	cmp	r2, #57	; 0x39
 800b58e:	d106      	bne.n	800b59e <_dtoa_r+0x6de>
 800b590:	9a01      	ldr	r2, [sp, #4]
 800b592:	429a      	cmp	r2, r3
 800b594:	d1f7      	bne.n	800b586 <_dtoa_r+0x6c6>
 800b596:	9901      	ldr	r1, [sp, #4]
 800b598:	2230      	movs	r2, #48	; 0x30
 800b59a:	3701      	adds	r7, #1
 800b59c:	700a      	strb	r2, [r1, #0]
 800b59e:	781a      	ldrb	r2, [r3, #0]
 800b5a0:	3201      	adds	r2, #1
 800b5a2:	701a      	strb	r2, [r3, #0]
 800b5a4:	e790      	b.n	800b4c8 <_dtoa_r+0x608>
 800b5a6:	4ba6      	ldr	r3, [pc, #664]	; (800b840 <_dtoa_r+0x980>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f7f4 fffd 	bl	80005a8 <__aeabi_dmul>
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	4606      	mov	r6, r0
 800b5b4:	460f      	mov	r7, r1
 800b5b6:	f7f5 fa5f 	bl	8000a78 <__aeabi_dcmpeq>
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d09d      	beq.n	800b4fa <_dtoa_r+0x63a>
 800b5be:	e7cf      	b.n	800b560 <_dtoa_r+0x6a0>
 800b5c0:	9a08      	ldr	r2, [sp, #32]
 800b5c2:	2a00      	cmp	r2, #0
 800b5c4:	f000 80d7 	beq.w	800b776 <_dtoa_r+0x8b6>
 800b5c8:	9a06      	ldr	r2, [sp, #24]
 800b5ca:	2a01      	cmp	r2, #1
 800b5cc:	f300 80ba 	bgt.w	800b744 <_dtoa_r+0x884>
 800b5d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5d2:	2a00      	cmp	r2, #0
 800b5d4:	f000 80b2 	beq.w	800b73c <_dtoa_r+0x87c>
 800b5d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b5dc:	9e07      	ldr	r6, [sp, #28]
 800b5de:	9d04      	ldr	r5, [sp, #16]
 800b5e0:	9a04      	ldr	r2, [sp, #16]
 800b5e2:	441a      	add	r2, r3
 800b5e4:	9204      	str	r2, [sp, #16]
 800b5e6:	9a05      	ldr	r2, [sp, #20]
 800b5e8:	2101      	movs	r1, #1
 800b5ea:	441a      	add	r2, r3
 800b5ec:	4620      	mov	r0, r4
 800b5ee:	9205      	str	r2, [sp, #20]
 800b5f0:	f001 f946 	bl	800c880 <__i2b>
 800b5f4:	4607      	mov	r7, r0
 800b5f6:	2d00      	cmp	r5, #0
 800b5f8:	dd0c      	ble.n	800b614 <_dtoa_r+0x754>
 800b5fa:	9b05      	ldr	r3, [sp, #20]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dd09      	ble.n	800b614 <_dtoa_r+0x754>
 800b600:	42ab      	cmp	r3, r5
 800b602:	9a04      	ldr	r2, [sp, #16]
 800b604:	bfa8      	it	ge
 800b606:	462b      	movge	r3, r5
 800b608:	1ad2      	subs	r2, r2, r3
 800b60a:	9204      	str	r2, [sp, #16]
 800b60c:	9a05      	ldr	r2, [sp, #20]
 800b60e:	1aed      	subs	r5, r5, r3
 800b610:	1ad3      	subs	r3, r2, r3
 800b612:	9305      	str	r3, [sp, #20]
 800b614:	9b07      	ldr	r3, [sp, #28]
 800b616:	b31b      	cbz	r3, 800b660 <_dtoa_r+0x7a0>
 800b618:	9b08      	ldr	r3, [sp, #32]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	f000 80af 	beq.w	800b77e <_dtoa_r+0x8be>
 800b620:	2e00      	cmp	r6, #0
 800b622:	dd13      	ble.n	800b64c <_dtoa_r+0x78c>
 800b624:	4639      	mov	r1, r7
 800b626:	4632      	mov	r2, r6
 800b628:	4620      	mov	r0, r4
 800b62a:	f001 f9e9 	bl	800ca00 <__pow5mult>
 800b62e:	ee18 2a10 	vmov	r2, s16
 800b632:	4601      	mov	r1, r0
 800b634:	4607      	mov	r7, r0
 800b636:	4620      	mov	r0, r4
 800b638:	f001 f938 	bl	800c8ac <__multiply>
 800b63c:	ee18 1a10 	vmov	r1, s16
 800b640:	4680      	mov	r8, r0
 800b642:	4620      	mov	r0, r4
 800b644:	f001 f81a 	bl	800c67c <_Bfree>
 800b648:	ee08 8a10 	vmov	s16, r8
 800b64c:	9b07      	ldr	r3, [sp, #28]
 800b64e:	1b9a      	subs	r2, r3, r6
 800b650:	d006      	beq.n	800b660 <_dtoa_r+0x7a0>
 800b652:	ee18 1a10 	vmov	r1, s16
 800b656:	4620      	mov	r0, r4
 800b658:	f001 f9d2 	bl	800ca00 <__pow5mult>
 800b65c:	ee08 0a10 	vmov	s16, r0
 800b660:	2101      	movs	r1, #1
 800b662:	4620      	mov	r0, r4
 800b664:	f001 f90c 	bl	800c880 <__i2b>
 800b668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	4606      	mov	r6, r0
 800b66e:	f340 8088 	ble.w	800b782 <_dtoa_r+0x8c2>
 800b672:	461a      	mov	r2, r3
 800b674:	4601      	mov	r1, r0
 800b676:	4620      	mov	r0, r4
 800b678:	f001 f9c2 	bl	800ca00 <__pow5mult>
 800b67c:	9b06      	ldr	r3, [sp, #24]
 800b67e:	2b01      	cmp	r3, #1
 800b680:	4606      	mov	r6, r0
 800b682:	f340 8081 	ble.w	800b788 <_dtoa_r+0x8c8>
 800b686:	f04f 0800 	mov.w	r8, #0
 800b68a:	6933      	ldr	r3, [r6, #16]
 800b68c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b690:	6918      	ldr	r0, [r3, #16]
 800b692:	f001 f8a5 	bl	800c7e0 <__hi0bits>
 800b696:	f1c0 0020 	rsb	r0, r0, #32
 800b69a:	9b05      	ldr	r3, [sp, #20]
 800b69c:	4418      	add	r0, r3
 800b69e:	f010 001f 	ands.w	r0, r0, #31
 800b6a2:	f000 8092 	beq.w	800b7ca <_dtoa_r+0x90a>
 800b6a6:	f1c0 0320 	rsb	r3, r0, #32
 800b6aa:	2b04      	cmp	r3, #4
 800b6ac:	f340 808a 	ble.w	800b7c4 <_dtoa_r+0x904>
 800b6b0:	f1c0 001c 	rsb	r0, r0, #28
 800b6b4:	9b04      	ldr	r3, [sp, #16]
 800b6b6:	4403      	add	r3, r0
 800b6b8:	9304      	str	r3, [sp, #16]
 800b6ba:	9b05      	ldr	r3, [sp, #20]
 800b6bc:	4403      	add	r3, r0
 800b6be:	4405      	add	r5, r0
 800b6c0:	9305      	str	r3, [sp, #20]
 800b6c2:	9b04      	ldr	r3, [sp, #16]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dd07      	ble.n	800b6d8 <_dtoa_r+0x818>
 800b6c8:	ee18 1a10 	vmov	r1, s16
 800b6cc:	461a      	mov	r2, r3
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f001 f9f0 	bl	800cab4 <__lshift>
 800b6d4:	ee08 0a10 	vmov	s16, r0
 800b6d8:	9b05      	ldr	r3, [sp, #20]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	dd05      	ble.n	800b6ea <_dtoa_r+0x82a>
 800b6de:	4631      	mov	r1, r6
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	f001 f9e6 	bl	800cab4 <__lshift>
 800b6e8:	4606      	mov	r6, r0
 800b6ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d06e      	beq.n	800b7ce <_dtoa_r+0x90e>
 800b6f0:	ee18 0a10 	vmov	r0, s16
 800b6f4:	4631      	mov	r1, r6
 800b6f6:	f001 fa4d 	bl	800cb94 <__mcmp>
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	da67      	bge.n	800b7ce <_dtoa_r+0x90e>
 800b6fe:	9b00      	ldr	r3, [sp, #0]
 800b700:	3b01      	subs	r3, #1
 800b702:	ee18 1a10 	vmov	r1, s16
 800b706:	9300      	str	r3, [sp, #0]
 800b708:	220a      	movs	r2, #10
 800b70a:	2300      	movs	r3, #0
 800b70c:	4620      	mov	r0, r4
 800b70e:	f000 ffd7 	bl	800c6c0 <__multadd>
 800b712:	9b08      	ldr	r3, [sp, #32]
 800b714:	ee08 0a10 	vmov	s16, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	f000 81b1 	beq.w	800ba80 <_dtoa_r+0xbc0>
 800b71e:	2300      	movs	r3, #0
 800b720:	4639      	mov	r1, r7
 800b722:	220a      	movs	r2, #10
 800b724:	4620      	mov	r0, r4
 800b726:	f000 ffcb 	bl	800c6c0 <__multadd>
 800b72a:	9b02      	ldr	r3, [sp, #8]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	4607      	mov	r7, r0
 800b730:	f300 808e 	bgt.w	800b850 <_dtoa_r+0x990>
 800b734:	9b06      	ldr	r3, [sp, #24]
 800b736:	2b02      	cmp	r3, #2
 800b738:	dc51      	bgt.n	800b7de <_dtoa_r+0x91e>
 800b73a:	e089      	b.n	800b850 <_dtoa_r+0x990>
 800b73c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b73e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b742:	e74b      	b.n	800b5dc <_dtoa_r+0x71c>
 800b744:	9b03      	ldr	r3, [sp, #12]
 800b746:	1e5e      	subs	r6, r3, #1
 800b748:	9b07      	ldr	r3, [sp, #28]
 800b74a:	42b3      	cmp	r3, r6
 800b74c:	bfbf      	itttt	lt
 800b74e:	9b07      	ldrlt	r3, [sp, #28]
 800b750:	9607      	strlt	r6, [sp, #28]
 800b752:	1af2      	sublt	r2, r6, r3
 800b754:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b756:	bfb6      	itet	lt
 800b758:	189b      	addlt	r3, r3, r2
 800b75a:	1b9e      	subge	r6, r3, r6
 800b75c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b75e:	9b03      	ldr	r3, [sp, #12]
 800b760:	bfb8      	it	lt
 800b762:	2600      	movlt	r6, #0
 800b764:	2b00      	cmp	r3, #0
 800b766:	bfb7      	itett	lt
 800b768:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b76c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b770:	1a9d      	sublt	r5, r3, r2
 800b772:	2300      	movlt	r3, #0
 800b774:	e734      	b.n	800b5e0 <_dtoa_r+0x720>
 800b776:	9e07      	ldr	r6, [sp, #28]
 800b778:	9d04      	ldr	r5, [sp, #16]
 800b77a:	9f08      	ldr	r7, [sp, #32]
 800b77c:	e73b      	b.n	800b5f6 <_dtoa_r+0x736>
 800b77e:	9a07      	ldr	r2, [sp, #28]
 800b780:	e767      	b.n	800b652 <_dtoa_r+0x792>
 800b782:	9b06      	ldr	r3, [sp, #24]
 800b784:	2b01      	cmp	r3, #1
 800b786:	dc18      	bgt.n	800b7ba <_dtoa_r+0x8fa>
 800b788:	f1ba 0f00 	cmp.w	sl, #0
 800b78c:	d115      	bne.n	800b7ba <_dtoa_r+0x8fa>
 800b78e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b792:	b993      	cbnz	r3, 800b7ba <_dtoa_r+0x8fa>
 800b794:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b798:	0d1b      	lsrs	r3, r3, #20
 800b79a:	051b      	lsls	r3, r3, #20
 800b79c:	b183      	cbz	r3, 800b7c0 <_dtoa_r+0x900>
 800b79e:	9b04      	ldr	r3, [sp, #16]
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	9304      	str	r3, [sp, #16]
 800b7a4:	9b05      	ldr	r3, [sp, #20]
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	9305      	str	r3, [sp, #20]
 800b7aa:	f04f 0801 	mov.w	r8, #1
 800b7ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	f47f af6a 	bne.w	800b68a <_dtoa_r+0x7ca>
 800b7b6:	2001      	movs	r0, #1
 800b7b8:	e76f      	b.n	800b69a <_dtoa_r+0x7da>
 800b7ba:	f04f 0800 	mov.w	r8, #0
 800b7be:	e7f6      	b.n	800b7ae <_dtoa_r+0x8ee>
 800b7c0:	4698      	mov	r8, r3
 800b7c2:	e7f4      	b.n	800b7ae <_dtoa_r+0x8ee>
 800b7c4:	f43f af7d 	beq.w	800b6c2 <_dtoa_r+0x802>
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	301c      	adds	r0, #28
 800b7cc:	e772      	b.n	800b6b4 <_dtoa_r+0x7f4>
 800b7ce:	9b03      	ldr	r3, [sp, #12]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	dc37      	bgt.n	800b844 <_dtoa_r+0x984>
 800b7d4:	9b06      	ldr	r3, [sp, #24]
 800b7d6:	2b02      	cmp	r3, #2
 800b7d8:	dd34      	ble.n	800b844 <_dtoa_r+0x984>
 800b7da:	9b03      	ldr	r3, [sp, #12]
 800b7dc:	9302      	str	r3, [sp, #8]
 800b7de:	9b02      	ldr	r3, [sp, #8]
 800b7e0:	b96b      	cbnz	r3, 800b7fe <_dtoa_r+0x93e>
 800b7e2:	4631      	mov	r1, r6
 800b7e4:	2205      	movs	r2, #5
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 ff6a 	bl	800c6c0 <__multadd>
 800b7ec:	4601      	mov	r1, r0
 800b7ee:	4606      	mov	r6, r0
 800b7f0:	ee18 0a10 	vmov	r0, s16
 800b7f4:	f001 f9ce 	bl	800cb94 <__mcmp>
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	f73f adbb 	bgt.w	800b374 <_dtoa_r+0x4b4>
 800b7fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b800:	9d01      	ldr	r5, [sp, #4]
 800b802:	43db      	mvns	r3, r3
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	f04f 0800 	mov.w	r8, #0
 800b80a:	4631      	mov	r1, r6
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 ff35 	bl	800c67c <_Bfree>
 800b812:	2f00      	cmp	r7, #0
 800b814:	f43f aea4 	beq.w	800b560 <_dtoa_r+0x6a0>
 800b818:	f1b8 0f00 	cmp.w	r8, #0
 800b81c:	d005      	beq.n	800b82a <_dtoa_r+0x96a>
 800b81e:	45b8      	cmp	r8, r7
 800b820:	d003      	beq.n	800b82a <_dtoa_r+0x96a>
 800b822:	4641      	mov	r1, r8
 800b824:	4620      	mov	r0, r4
 800b826:	f000 ff29 	bl	800c67c <_Bfree>
 800b82a:	4639      	mov	r1, r7
 800b82c:	4620      	mov	r0, r4
 800b82e:	f000 ff25 	bl	800c67c <_Bfree>
 800b832:	e695      	b.n	800b560 <_dtoa_r+0x6a0>
 800b834:	2600      	movs	r6, #0
 800b836:	4637      	mov	r7, r6
 800b838:	e7e1      	b.n	800b7fe <_dtoa_r+0x93e>
 800b83a:	9700      	str	r7, [sp, #0]
 800b83c:	4637      	mov	r7, r6
 800b83e:	e599      	b.n	800b374 <_dtoa_r+0x4b4>
 800b840:	40240000 	.word	0x40240000
 800b844:	9b08      	ldr	r3, [sp, #32]
 800b846:	2b00      	cmp	r3, #0
 800b848:	f000 80ca 	beq.w	800b9e0 <_dtoa_r+0xb20>
 800b84c:	9b03      	ldr	r3, [sp, #12]
 800b84e:	9302      	str	r3, [sp, #8]
 800b850:	2d00      	cmp	r5, #0
 800b852:	dd05      	ble.n	800b860 <_dtoa_r+0x9a0>
 800b854:	4639      	mov	r1, r7
 800b856:	462a      	mov	r2, r5
 800b858:	4620      	mov	r0, r4
 800b85a:	f001 f92b 	bl	800cab4 <__lshift>
 800b85e:	4607      	mov	r7, r0
 800b860:	f1b8 0f00 	cmp.w	r8, #0
 800b864:	d05b      	beq.n	800b91e <_dtoa_r+0xa5e>
 800b866:	6879      	ldr	r1, [r7, #4]
 800b868:	4620      	mov	r0, r4
 800b86a:	f000 fec7 	bl	800c5fc <_Balloc>
 800b86e:	4605      	mov	r5, r0
 800b870:	b928      	cbnz	r0, 800b87e <_dtoa_r+0x9be>
 800b872:	4b87      	ldr	r3, [pc, #540]	; (800ba90 <_dtoa_r+0xbd0>)
 800b874:	4602      	mov	r2, r0
 800b876:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b87a:	f7ff bb3b 	b.w	800aef4 <_dtoa_r+0x34>
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	3202      	adds	r2, #2
 800b882:	0092      	lsls	r2, r2, #2
 800b884:	f107 010c 	add.w	r1, r7, #12
 800b888:	300c      	adds	r0, #12
 800b88a:	f7fd fa89 	bl	8008da0 <memcpy>
 800b88e:	2201      	movs	r2, #1
 800b890:	4629      	mov	r1, r5
 800b892:	4620      	mov	r0, r4
 800b894:	f001 f90e 	bl	800cab4 <__lshift>
 800b898:	9b01      	ldr	r3, [sp, #4]
 800b89a:	f103 0901 	add.w	r9, r3, #1
 800b89e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	9305      	str	r3, [sp, #20]
 800b8a6:	f00a 0301 	and.w	r3, sl, #1
 800b8aa:	46b8      	mov	r8, r7
 800b8ac:	9304      	str	r3, [sp, #16]
 800b8ae:	4607      	mov	r7, r0
 800b8b0:	4631      	mov	r1, r6
 800b8b2:	ee18 0a10 	vmov	r0, s16
 800b8b6:	f7ff fa77 	bl	800ada8 <quorem>
 800b8ba:	4641      	mov	r1, r8
 800b8bc:	9002      	str	r0, [sp, #8]
 800b8be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b8c2:	ee18 0a10 	vmov	r0, s16
 800b8c6:	f001 f965 	bl	800cb94 <__mcmp>
 800b8ca:	463a      	mov	r2, r7
 800b8cc:	9003      	str	r0, [sp, #12]
 800b8ce:	4631      	mov	r1, r6
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	f001 f97b 	bl	800cbcc <__mdiff>
 800b8d6:	68c2      	ldr	r2, [r0, #12]
 800b8d8:	f109 3bff 	add.w	fp, r9, #4294967295
 800b8dc:	4605      	mov	r5, r0
 800b8de:	bb02      	cbnz	r2, 800b922 <_dtoa_r+0xa62>
 800b8e0:	4601      	mov	r1, r0
 800b8e2:	ee18 0a10 	vmov	r0, s16
 800b8e6:	f001 f955 	bl	800cb94 <__mcmp>
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	4629      	mov	r1, r5
 800b8ee:	4620      	mov	r0, r4
 800b8f0:	9207      	str	r2, [sp, #28]
 800b8f2:	f000 fec3 	bl	800c67c <_Bfree>
 800b8f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b8fa:	ea43 0102 	orr.w	r1, r3, r2
 800b8fe:	9b04      	ldr	r3, [sp, #16]
 800b900:	430b      	orrs	r3, r1
 800b902:	464d      	mov	r5, r9
 800b904:	d10f      	bne.n	800b926 <_dtoa_r+0xa66>
 800b906:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b90a:	d02a      	beq.n	800b962 <_dtoa_r+0xaa2>
 800b90c:	9b03      	ldr	r3, [sp, #12]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	dd02      	ble.n	800b918 <_dtoa_r+0xa58>
 800b912:	9b02      	ldr	r3, [sp, #8]
 800b914:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b918:	f88b a000 	strb.w	sl, [fp]
 800b91c:	e775      	b.n	800b80a <_dtoa_r+0x94a>
 800b91e:	4638      	mov	r0, r7
 800b920:	e7ba      	b.n	800b898 <_dtoa_r+0x9d8>
 800b922:	2201      	movs	r2, #1
 800b924:	e7e2      	b.n	800b8ec <_dtoa_r+0xa2c>
 800b926:	9b03      	ldr	r3, [sp, #12]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	db04      	blt.n	800b936 <_dtoa_r+0xa76>
 800b92c:	9906      	ldr	r1, [sp, #24]
 800b92e:	430b      	orrs	r3, r1
 800b930:	9904      	ldr	r1, [sp, #16]
 800b932:	430b      	orrs	r3, r1
 800b934:	d122      	bne.n	800b97c <_dtoa_r+0xabc>
 800b936:	2a00      	cmp	r2, #0
 800b938:	ddee      	ble.n	800b918 <_dtoa_r+0xa58>
 800b93a:	ee18 1a10 	vmov	r1, s16
 800b93e:	2201      	movs	r2, #1
 800b940:	4620      	mov	r0, r4
 800b942:	f001 f8b7 	bl	800cab4 <__lshift>
 800b946:	4631      	mov	r1, r6
 800b948:	ee08 0a10 	vmov	s16, r0
 800b94c:	f001 f922 	bl	800cb94 <__mcmp>
 800b950:	2800      	cmp	r0, #0
 800b952:	dc03      	bgt.n	800b95c <_dtoa_r+0xa9c>
 800b954:	d1e0      	bne.n	800b918 <_dtoa_r+0xa58>
 800b956:	f01a 0f01 	tst.w	sl, #1
 800b95a:	d0dd      	beq.n	800b918 <_dtoa_r+0xa58>
 800b95c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b960:	d1d7      	bne.n	800b912 <_dtoa_r+0xa52>
 800b962:	2339      	movs	r3, #57	; 0x39
 800b964:	f88b 3000 	strb.w	r3, [fp]
 800b968:	462b      	mov	r3, r5
 800b96a:	461d      	mov	r5, r3
 800b96c:	3b01      	subs	r3, #1
 800b96e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b972:	2a39      	cmp	r2, #57	; 0x39
 800b974:	d071      	beq.n	800ba5a <_dtoa_r+0xb9a>
 800b976:	3201      	adds	r2, #1
 800b978:	701a      	strb	r2, [r3, #0]
 800b97a:	e746      	b.n	800b80a <_dtoa_r+0x94a>
 800b97c:	2a00      	cmp	r2, #0
 800b97e:	dd07      	ble.n	800b990 <_dtoa_r+0xad0>
 800b980:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b984:	d0ed      	beq.n	800b962 <_dtoa_r+0xaa2>
 800b986:	f10a 0301 	add.w	r3, sl, #1
 800b98a:	f88b 3000 	strb.w	r3, [fp]
 800b98e:	e73c      	b.n	800b80a <_dtoa_r+0x94a>
 800b990:	9b05      	ldr	r3, [sp, #20]
 800b992:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b996:	4599      	cmp	r9, r3
 800b998:	d047      	beq.n	800ba2a <_dtoa_r+0xb6a>
 800b99a:	ee18 1a10 	vmov	r1, s16
 800b99e:	2300      	movs	r3, #0
 800b9a0:	220a      	movs	r2, #10
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	f000 fe8c 	bl	800c6c0 <__multadd>
 800b9a8:	45b8      	cmp	r8, r7
 800b9aa:	ee08 0a10 	vmov	s16, r0
 800b9ae:	f04f 0300 	mov.w	r3, #0
 800b9b2:	f04f 020a 	mov.w	r2, #10
 800b9b6:	4641      	mov	r1, r8
 800b9b8:	4620      	mov	r0, r4
 800b9ba:	d106      	bne.n	800b9ca <_dtoa_r+0xb0a>
 800b9bc:	f000 fe80 	bl	800c6c0 <__multadd>
 800b9c0:	4680      	mov	r8, r0
 800b9c2:	4607      	mov	r7, r0
 800b9c4:	f109 0901 	add.w	r9, r9, #1
 800b9c8:	e772      	b.n	800b8b0 <_dtoa_r+0x9f0>
 800b9ca:	f000 fe79 	bl	800c6c0 <__multadd>
 800b9ce:	4639      	mov	r1, r7
 800b9d0:	4680      	mov	r8, r0
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	220a      	movs	r2, #10
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f000 fe72 	bl	800c6c0 <__multadd>
 800b9dc:	4607      	mov	r7, r0
 800b9de:	e7f1      	b.n	800b9c4 <_dtoa_r+0xb04>
 800b9e0:	9b03      	ldr	r3, [sp, #12]
 800b9e2:	9302      	str	r3, [sp, #8]
 800b9e4:	9d01      	ldr	r5, [sp, #4]
 800b9e6:	ee18 0a10 	vmov	r0, s16
 800b9ea:	4631      	mov	r1, r6
 800b9ec:	f7ff f9dc 	bl	800ada8 <quorem>
 800b9f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b9f4:	9b01      	ldr	r3, [sp, #4]
 800b9f6:	f805 ab01 	strb.w	sl, [r5], #1
 800b9fa:	1aea      	subs	r2, r5, r3
 800b9fc:	9b02      	ldr	r3, [sp, #8]
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	dd09      	ble.n	800ba16 <_dtoa_r+0xb56>
 800ba02:	ee18 1a10 	vmov	r1, s16
 800ba06:	2300      	movs	r3, #0
 800ba08:	220a      	movs	r2, #10
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f000 fe58 	bl	800c6c0 <__multadd>
 800ba10:	ee08 0a10 	vmov	s16, r0
 800ba14:	e7e7      	b.n	800b9e6 <_dtoa_r+0xb26>
 800ba16:	9b02      	ldr	r3, [sp, #8]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	bfc8      	it	gt
 800ba1c:	461d      	movgt	r5, r3
 800ba1e:	9b01      	ldr	r3, [sp, #4]
 800ba20:	bfd8      	it	le
 800ba22:	2501      	movle	r5, #1
 800ba24:	441d      	add	r5, r3
 800ba26:	f04f 0800 	mov.w	r8, #0
 800ba2a:	ee18 1a10 	vmov	r1, s16
 800ba2e:	2201      	movs	r2, #1
 800ba30:	4620      	mov	r0, r4
 800ba32:	f001 f83f 	bl	800cab4 <__lshift>
 800ba36:	4631      	mov	r1, r6
 800ba38:	ee08 0a10 	vmov	s16, r0
 800ba3c:	f001 f8aa 	bl	800cb94 <__mcmp>
 800ba40:	2800      	cmp	r0, #0
 800ba42:	dc91      	bgt.n	800b968 <_dtoa_r+0xaa8>
 800ba44:	d102      	bne.n	800ba4c <_dtoa_r+0xb8c>
 800ba46:	f01a 0f01 	tst.w	sl, #1
 800ba4a:	d18d      	bne.n	800b968 <_dtoa_r+0xaa8>
 800ba4c:	462b      	mov	r3, r5
 800ba4e:	461d      	mov	r5, r3
 800ba50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba54:	2a30      	cmp	r2, #48	; 0x30
 800ba56:	d0fa      	beq.n	800ba4e <_dtoa_r+0xb8e>
 800ba58:	e6d7      	b.n	800b80a <_dtoa_r+0x94a>
 800ba5a:	9a01      	ldr	r2, [sp, #4]
 800ba5c:	429a      	cmp	r2, r3
 800ba5e:	d184      	bne.n	800b96a <_dtoa_r+0xaaa>
 800ba60:	9b00      	ldr	r3, [sp, #0]
 800ba62:	3301      	adds	r3, #1
 800ba64:	9300      	str	r3, [sp, #0]
 800ba66:	2331      	movs	r3, #49	; 0x31
 800ba68:	7013      	strb	r3, [r2, #0]
 800ba6a:	e6ce      	b.n	800b80a <_dtoa_r+0x94a>
 800ba6c:	4b09      	ldr	r3, [pc, #36]	; (800ba94 <_dtoa_r+0xbd4>)
 800ba6e:	f7ff ba95 	b.w	800af9c <_dtoa_r+0xdc>
 800ba72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	f47f aa6e 	bne.w	800af56 <_dtoa_r+0x96>
 800ba7a:	4b07      	ldr	r3, [pc, #28]	; (800ba98 <_dtoa_r+0xbd8>)
 800ba7c:	f7ff ba8e 	b.w	800af9c <_dtoa_r+0xdc>
 800ba80:	9b02      	ldr	r3, [sp, #8]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	dcae      	bgt.n	800b9e4 <_dtoa_r+0xb24>
 800ba86:	9b06      	ldr	r3, [sp, #24]
 800ba88:	2b02      	cmp	r3, #2
 800ba8a:	f73f aea8 	bgt.w	800b7de <_dtoa_r+0x91e>
 800ba8e:	e7a9      	b.n	800b9e4 <_dtoa_r+0xb24>
 800ba90:	0800e1f0 	.word	0x0800e1f0
 800ba94:	0800dff0 	.word	0x0800dff0
 800ba98:	0800e171 	.word	0x0800e171

0800ba9c <__sflush_r>:
 800ba9c:	898a      	ldrh	r2, [r1, #12]
 800ba9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baa2:	4605      	mov	r5, r0
 800baa4:	0710      	lsls	r0, r2, #28
 800baa6:	460c      	mov	r4, r1
 800baa8:	d458      	bmi.n	800bb5c <__sflush_r+0xc0>
 800baaa:	684b      	ldr	r3, [r1, #4]
 800baac:	2b00      	cmp	r3, #0
 800baae:	dc05      	bgt.n	800babc <__sflush_r+0x20>
 800bab0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	dc02      	bgt.n	800babc <__sflush_r+0x20>
 800bab6:	2000      	movs	r0, #0
 800bab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800babc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800babe:	2e00      	cmp	r6, #0
 800bac0:	d0f9      	beq.n	800bab6 <__sflush_r+0x1a>
 800bac2:	2300      	movs	r3, #0
 800bac4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bac8:	682f      	ldr	r7, [r5, #0]
 800baca:	602b      	str	r3, [r5, #0]
 800bacc:	d032      	beq.n	800bb34 <__sflush_r+0x98>
 800bace:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bad0:	89a3      	ldrh	r3, [r4, #12]
 800bad2:	075a      	lsls	r2, r3, #29
 800bad4:	d505      	bpl.n	800bae2 <__sflush_r+0x46>
 800bad6:	6863      	ldr	r3, [r4, #4]
 800bad8:	1ac0      	subs	r0, r0, r3
 800bada:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800badc:	b10b      	cbz	r3, 800bae2 <__sflush_r+0x46>
 800bade:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bae0:	1ac0      	subs	r0, r0, r3
 800bae2:	2300      	movs	r3, #0
 800bae4:	4602      	mov	r2, r0
 800bae6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bae8:	6a21      	ldr	r1, [r4, #32]
 800baea:	4628      	mov	r0, r5
 800baec:	47b0      	blx	r6
 800baee:	1c43      	adds	r3, r0, #1
 800baf0:	89a3      	ldrh	r3, [r4, #12]
 800baf2:	d106      	bne.n	800bb02 <__sflush_r+0x66>
 800baf4:	6829      	ldr	r1, [r5, #0]
 800baf6:	291d      	cmp	r1, #29
 800baf8:	d82c      	bhi.n	800bb54 <__sflush_r+0xb8>
 800bafa:	4a2a      	ldr	r2, [pc, #168]	; (800bba4 <__sflush_r+0x108>)
 800bafc:	40ca      	lsrs	r2, r1
 800bafe:	07d6      	lsls	r6, r2, #31
 800bb00:	d528      	bpl.n	800bb54 <__sflush_r+0xb8>
 800bb02:	2200      	movs	r2, #0
 800bb04:	6062      	str	r2, [r4, #4]
 800bb06:	04d9      	lsls	r1, r3, #19
 800bb08:	6922      	ldr	r2, [r4, #16]
 800bb0a:	6022      	str	r2, [r4, #0]
 800bb0c:	d504      	bpl.n	800bb18 <__sflush_r+0x7c>
 800bb0e:	1c42      	adds	r2, r0, #1
 800bb10:	d101      	bne.n	800bb16 <__sflush_r+0x7a>
 800bb12:	682b      	ldr	r3, [r5, #0]
 800bb14:	b903      	cbnz	r3, 800bb18 <__sflush_r+0x7c>
 800bb16:	6560      	str	r0, [r4, #84]	; 0x54
 800bb18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb1a:	602f      	str	r7, [r5, #0]
 800bb1c:	2900      	cmp	r1, #0
 800bb1e:	d0ca      	beq.n	800bab6 <__sflush_r+0x1a>
 800bb20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb24:	4299      	cmp	r1, r3
 800bb26:	d002      	beq.n	800bb2e <__sflush_r+0x92>
 800bb28:	4628      	mov	r0, r5
 800bb2a:	f7fd f94f 	bl	8008dcc <_free_r>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	6360      	str	r0, [r4, #52]	; 0x34
 800bb32:	e7c1      	b.n	800bab8 <__sflush_r+0x1c>
 800bb34:	6a21      	ldr	r1, [r4, #32]
 800bb36:	2301      	movs	r3, #1
 800bb38:	4628      	mov	r0, r5
 800bb3a:	47b0      	blx	r6
 800bb3c:	1c41      	adds	r1, r0, #1
 800bb3e:	d1c7      	bne.n	800bad0 <__sflush_r+0x34>
 800bb40:	682b      	ldr	r3, [r5, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d0c4      	beq.n	800bad0 <__sflush_r+0x34>
 800bb46:	2b1d      	cmp	r3, #29
 800bb48:	d001      	beq.n	800bb4e <__sflush_r+0xb2>
 800bb4a:	2b16      	cmp	r3, #22
 800bb4c:	d101      	bne.n	800bb52 <__sflush_r+0xb6>
 800bb4e:	602f      	str	r7, [r5, #0]
 800bb50:	e7b1      	b.n	800bab6 <__sflush_r+0x1a>
 800bb52:	89a3      	ldrh	r3, [r4, #12]
 800bb54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb58:	81a3      	strh	r3, [r4, #12]
 800bb5a:	e7ad      	b.n	800bab8 <__sflush_r+0x1c>
 800bb5c:	690f      	ldr	r7, [r1, #16]
 800bb5e:	2f00      	cmp	r7, #0
 800bb60:	d0a9      	beq.n	800bab6 <__sflush_r+0x1a>
 800bb62:	0793      	lsls	r3, r2, #30
 800bb64:	680e      	ldr	r6, [r1, #0]
 800bb66:	bf08      	it	eq
 800bb68:	694b      	ldreq	r3, [r1, #20]
 800bb6a:	600f      	str	r7, [r1, #0]
 800bb6c:	bf18      	it	ne
 800bb6e:	2300      	movne	r3, #0
 800bb70:	eba6 0807 	sub.w	r8, r6, r7
 800bb74:	608b      	str	r3, [r1, #8]
 800bb76:	f1b8 0f00 	cmp.w	r8, #0
 800bb7a:	dd9c      	ble.n	800bab6 <__sflush_r+0x1a>
 800bb7c:	6a21      	ldr	r1, [r4, #32]
 800bb7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb80:	4643      	mov	r3, r8
 800bb82:	463a      	mov	r2, r7
 800bb84:	4628      	mov	r0, r5
 800bb86:	47b0      	blx	r6
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	dc06      	bgt.n	800bb9a <__sflush_r+0xfe>
 800bb8c:	89a3      	ldrh	r3, [r4, #12]
 800bb8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb92:	81a3      	strh	r3, [r4, #12]
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	e78e      	b.n	800bab8 <__sflush_r+0x1c>
 800bb9a:	4407      	add	r7, r0
 800bb9c:	eba8 0800 	sub.w	r8, r8, r0
 800bba0:	e7e9      	b.n	800bb76 <__sflush_r+0xda>
 800bba2:	bf00      	nop
 800bba4:	20400001 	.word	0x20400001

0800bba8 <_fflush_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	690b      	ldr	r3, [r1, #16]
 800bbac:	4605      	mov	r5, r0
 800bbae:	460c      	mov	r4, r1
 800bbb0:	b913      	cbnz	r3, 800bbb8 <_fflush_r+0x10>
 800bbb2:	2500      	movs	r5, #0
 800bbb4:	4628      	mov	r0, r5
 800bbb6:	bd38      	pop	{r3, r4, r5, pc}
 800bbb8:	b118      	cbz	r0, 800bbc2 <_fflush_r+0x1a>
 800bbba:	6983      	ldr	r3, [r0, #24]
 800bbbc:	b90b      	cbnz	r3, 800bbc2 <_fflush_r+0x1a>
 800bbbe:	f000 f887 	bl	800bcd0 <__sinit>
 800bbc2:	4b14      	ldr	r3, [pc, #80]	; (800bc14 <_fflush_r+0x6c>)
 800bbc4:	429c      	cmp	r4, r3
 800bbc6:	d11b      	bne.n	800bc00 <_fflush_r+0x58>
 800bbc8:	686c      	ldr	r4, [r5, #4]
 800bbca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d0ef      	beq.n	800bbb2 <_fflush_r+0xa>
 800bbd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bbd4:	07d0      	lsls	r0, r2, #31
 800bbd6:	d404      	bmi.n	800bbe2 <_fflush_r+0x3a>
 800bbd8:	0599      	lsls	r1, r3, #22
 800bbda:	d402      	bmi.n	800bbe2 <_fflush_r+0x3a>
 800bbdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbde:	f000 fc88 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 800bbe2:	4628      	mov	r0, r5
 800bbe4:	4621      	mov	r1, r4
 800bbe6:	f7ff ff59 	bl	800ba9c <__sflush_r>
 800bbea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbec:	07da      	lsls	r2, r3, #31
 800bbee:	4605      	mov	r5, r0
 800bbf0:	d4e0      	bmi.n	800bbb4 <_fflush_r+0xc>
 800bbf2:	89a3      	ldrh	r3, [r4, #12]
 800bbf4:	059b      	lsls	r3, r3, #22
 800bbf6:	d4dd      	bmi.n	800bbb4 <_fflush_r+0xc>
 800bbf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbfa:	f000 fc7b 	bl	800c4f4 <__retarget_lock_release_recursive>
 800bbfe:	e7d9      	b.n	800bbb4 <_fflush_r+0xc>
 800bc00:	4b05      	ldr	r3, [pc, #20]	; (800bc18 <_fflush_r+0x70>)
 800bc02:	429c      	cmp	r4, r3
 800bc04:	d101      	bne.n	800bc0a <_fflush_r+0x62>
 800bc06:	68ac      	ldr	r4, [r5, #8]
 800bc08:	e7df      	b.n	800bbca <_fflush_r+0x22>
 800bc0a:	4b04      	ldr	r3, [pc, #16]	; (800bc1c <_fflush_r+0x74>)
 800bc0c:	429c      	cmp	r4, r3
 800bc0e:	bf08      	it	eq
 800bc10:	68ec      	ldreq	r4, [r5, #12]
 800bc12:	e7da      	b.n	800bbca <_fflush_r+0x22>
 800bc14:	0800e224 	.word	0x0800e224
 800bc18:	0800e244 	.word	0x0800e244
 800bc1c:	0800e204 	.word	0x0800e204

0800bc20 <std>:
 800bc20:	2300      	movs	r3, #0
 800bc22:	b510      	push	{r4, lr}
 800bc24:	4604      	mov	r4, r0
 800bc26:	e9c0 3300 	strd	r3, r3, [r0]
 800bc2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc2e:	6083      	str	r3, [r0, #8]
 800bc30:	8181      	strh	r1, [r0, #12]
 800bc32:	6643      	str	r3, [r0, #100]	; 0x64
 800bc34:	81c2      	strh	r2, [r0, #14]
 800bc36:	6183      	str	r3, [r0, #24]
 800bc38:	4619      	mov	r1, r3
 800bc3a:	2208      	movs	r2, #8
 800bc3c:	305c      	adds	r0, #92	; 0x5c
 800bc3e:	f7fd f8bd 	bl	8008dbc <memset>
 800bc42:	4b05      	ldr	r3, [pc, #20]	; (800bc58 <std+0x38>)
 800bc44:	6263      	str	r3, [r4, #36]	; 0x24
 800bc46:	4b05      	ldr	r3, [pc, #20]	; (800bc5c <std+0x3c>)
 800bc48:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc4a:	4b05      	ldr	r3, [pc, #20]	; (800bc60 <std+0x40>)
 800bc4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc4e:	4b05      	ldr	r3, [pc, #20]	; (800bc64 <std+0x44>)
 800bc50:	6224      	str	r4, [r4, #32]
 800bc52:	6323      	str	r3, [r4, #48]	; 0x30
 800bc54:	bd10      	pop	{r4, pc}
 800bc56:	bf00      	nop
 800bc58:	0800d529 	.word	0x0800d529
 800bc5c:	0800d54b 	.word	0x0800d54b
 800bc60:	0800d583 	.word	0x0800d583
 800bc64:	0800d5a7 	.word	0x0800d5a7

0800bc68 <_cleanup_r>:
 800bc68:	4901      	ldr	r1, [pc, #4]	; (800bc70 <_cleanup_r+0x8>)
 800bc6a:	f000 b8af 	b.w	800bdcc <_fwalk_reent>
 800bc6e:	bf00      	nop
 800bc70:	0800bba9 	.word	0x0800bba9

0800bc74 <__sfmoreglue>:
 800bc74:	b570      	push	{r4, r5, r6, lr}
 800bc76:	2268      	movs	r2, #104	; 0x68
 800bc78:	1e4d      	subs	r5, r1, #1
 800bc7a:	4355      	muls	r5, r2
 800bc7c:	460e      	mov	r6, r1
 800bc7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc82:	f7fd f90f 	bl	8008ea4 <_malloc_r>
 800bc86:	4604      	mov	r4, r0
 800bc88:	b140      	cbz	r0, 800bc9c <__sfmoreglue+0x28>
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	e9c0 1600 	strd	r1, r6, [r0]
 800bc90:	300c      	adds	r0, #12
 800bc92:	60a0      	str	r0, [r4, #8]
 800bc94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bc98:	f7fd f890 	bl	8008dbc <memset>
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	bd70      	pop	{r4, r5, r6, pc}

0800bca0 <__sfp_lock_acquire>:
 800bca0:	4801      	ldr	r0, [pc, #4]	; (800bca8 <__sfp_lock_acquire+0x8>)
 800bca2:	f000 bc26 	b.w	800c4f2 <__retarget_lock_acquire_recursive>
 800bca6:	bf00      	nop
 800bca8:	200005a9 	.word	0x200005a9

0800bcac <__sfp_lock_release>:
 800bcac:	4801      	ldr	r0, [pc, #4]	; (800bcb4 <__sfp_lock_release+0x8>)
 800bcae:	f000 bc21 	b.w	800c4f4 <__retarget_lock_release_recursive>
 800bcb2:	bf00      	nop
 800bcb4:	200005a9 	.word	0x200005a9

0800bcb8 <__sinit_lock_acquire>:
 800bcb8:	4801      	ldr	r0, [pc, #4]	; (800bcc0 <__sinit_lock_acquire+0x8>)
 800bcba:	f000 bc1a 	b.w	800c4f2 <__retarget_lock_acquire_recursive>
 800bcbe:	bf00      	nop
 800bcc0:	200005aa 	.word	0x200005aa

0800bcc4 <__sinit_lock_release>:
 800bcc4:	4801      	ldr	r0, [pc, #4]	; (800bccc <__sinit_lock_release+0x8>)
 800bcc6:	f000 bc15 	b.w	800c4f4 <__retarget_lock_release_recursive>
 800bcca:	bf00      	nop
 800bccc:	200005aa 	.word	0x200005aa

0800bcd0 <__sinit>:
 800bcd0:	b510      	push	{r4, lr}
 800bcd2:	4604      	mov	r4, r0
 800bcd4:	f7ff fff0 	bl	800bcb8 <__sinit_lock_acquire>
 800bcd8:	69a3      	ldr	r3, [r4, #24]
 800bcda:	b11b      	cbz	r3, 800bce4 <__sinit+0x14>
 800bcdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bce0:	f7ff bff0 	b.w	800bcc4 <__sinit_lock_release>
 800bce4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bce8:	6523      	str	r3, [r4, #80]	; 0x50
 800bcea:	4b13      	ldr	r3, [pc, #76]	; (800bd38 <__sinit+0x68>)
 800bcec:	4a13      	ldr	r2, [pc, #76]	; (800bd3c <__sinit+0x6c>)
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	62a2      	str	r2, [r4, #40]	; 0x28
 800bcf2:	42a3      	cmp	r3, r4
 800bcf4:	bf04      	itt	eq
 800bcf6:	2301      	moveq	r3, #1
 800bcf8:	61a3      	streq	r3, [r4, #24]
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	f000 f820 	bl	800bd40 <__sfp>
 800bd00:	6060      	str	r0, [r4, #4]
 800bd02:	4620      	mov	r0, r4
 800bd04:	f000 f81c 	bl	800bd40 <__sfp>
 800bd08:	60a0      	str	r0, [r4, #8]
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f000 f818 	bl	800bd40 <__sfp>
 800bd10:	2200      	movs	r2, #0
 800bd12:	60e0      	str	r0, [r4, #12]
 800bd14:	2104      	movs	r1, #4
 800bd16:	6860      	ldr	r0, [r4, #4]
 800bd18:	f7ff ff82 	bl	800bc20 <std>
 800bd1c:	68a0      	ldr	r0, [r4, #8]
 800bd1e:	2201      	movs	r2, #1
 800bd20:	2109      	movs	r1, #9
 800bd22:	f7ff ff7d 	bl	800bc20 <std>
 800bd26:	68e0      	ldr	r0, [r4, #12]
 800bd28:	2202      	movs	r2, #2
 800bd2a:	2112      	movs	r1, #18
 800bd2c:	f7ff ff78 	bl	800bc20 <std>
 800bd30:	2301      	movs	r3, #1
 800bd32:	61a3      	str	r3, [r4, #24]
 800bd34:	e7d2      	b.n	800bcdc <__sinit+0xc>
 800bd36:	bf00      	nop
 800bd38:	0800dfdc 	.word	0x0800dfdc
 800bd3c:	0800bc69 	.word	0x0800bc69

0800bd40 <__sfp>:
 800bd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd42:	4607      	mov	r7, r0
 800bd44:	f7ff ffac 	bl	800bca0 <__sfp_lock_acquire>
 800bd48:	4b1e      	ldr	r3, [pc, #120]	; (800bdc4 <__sfp+0x84>)
 800bd4a:	681e      	ldr	r6, [r3, #0]
 800bd4c:	69b3      	ldr	r3, [r6, #24]
 800bd4e:	b913      	cbnz	r3, 800bd56 <__sfp+0x16>
 800bd50:	4630      	mov	r0, r6
 800bd52:	f7ff ffbd 	bl	800bcd0 <__sinit>
 800bd56:	3648      	adds	r6, #72	; 0x48
 800bd58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd5c:	3b01      	subs	r3, #1
 800bd5e:	d503      	bpl.n	800bd68 <__sfp+0x28>
 800bd60:	6833      	ldr	r3, [r6, #0]
 800bd62:	b30b      	cbz	r3, 800bda8 <__sfp+0x68>
 800bd64:	6836      	ldr	r6, [r6, #0]
 800bd66:	e7f7      	b.n	800bd58 <__sfp+0x18>
 800bd68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd6c:	b9d5      	cbnz	r5, 800bda4 <__sfp+0x64>
 800bd6e:	4b16      	ldr	r3, [pc, #88]	; (800bdc8 <__sfp+0x88>)
 800bd70:	60e3      	str	r3, [r4, #12]
 800bd72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd76:	6665      	str	r5, [r4, #100]	; 0x64
 800bd78:	f000 fbba 	bl	800c4f0 <__retarget_lock_init_recursive>
 800bd7c:	f7ff ff96 	bl	800bcac <__sfp_lock_release>
 800bd80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bd88:	6025      	str	r5, [r4, #0]
 800bd8a:	61a5      	str	r5, [r4, #24]
 800bd8c:	2208      	movs	r2, #8
 800bd8e:	4629      	mov	r1, r5
 800bd90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bd94:	f7fd f812 	bl	8008dbc <memset>
 800bd98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bd9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bda0:	4620      	mov	r0, r4
 800bda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bda4:	3468      	adds	r4, #104	; 0x68
 800bda6:	e7d9      	b.n	800bd5c <__sfp+0x1c>
 800bda8:	2104      	movs	r1, #4
 800bdaa:	4638      	mov	r0, r7
 800bdac:	f7ff ff62 	bl	800bc74 <__sfmoreglue>
 800bdb0:	4604      	mov	r4, r0
 800bdb2:	6030      	str	r0, [r6, #0]
 800bdb4:	2800      	cmp	r0, #0
 800bdb6:	d1d5      	bne.n	800bd64 <__sfp+0x24>
 800bdb8:	f7ff ff78 	bl	800bcac <__sfp_lock_release>
 800bdbc:	230c      	movs	r3, #12
 800bdbe:	603b      	str	r3, [r7, #0]
 800bdc0:	e7ee      	b.n	800bda0 <__sfp+0x60>
 800bdc2:	bf00      	nop
 800bdc4:	0800dfdc 	.word	0x0800dfdc
 800bdc8:	ffff0001 	.word	0xffff0001

0800bdcc <_fwalk_reent>:
 800bdcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdd0:	4606      	mov	r6, r0
 800bdd2:	4688      	mov	r8, r1
 800bdd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bdd8:	2700      	movs	r7, #0
 800bdda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdde:	f1b9 0901 	subs.w	r9, r9, #1
 800bde2:	d505      	bpl.n	800bdf0 <_fwalk_reent+0x24>
 800bde4:	6824      	ldr	r4, [r4, #0]
 800bde6:	2c00      	cmp	r4, #0
 800bde8:	d1f7      	bne.n	800bdda <_fwalk_reent+0xe>
 800bdea:	4638      	mov	r0, r7
 800bdec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdf0:	89ab      	ldrh	r3, [r5, #12]
 800bdf2:	2b01      	cmp	r3, #1
 800bdf4:	d907      	bls.n	800be06 <_fwalk_reent+0x3a>
 800bdf6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	d003      	beq.n	800be06 <_fwalk_reent+0x3a>
 800bdfe:	4629      	mov	r1, r5
 800be00:	4630      	mov	r0, r6
 800be02:	47c0      	blx	r8
 800be04:	4307      	orrs	r7, r0
 800be06:	3568      	adds	r5, #104	; 0x68
 800be08:	e7e9      	b.n	800bdde <_fwalk_reent+0x12>

0800be0a <rshift>:
 800be0a:	6903      	ldr	r3, [r0, #16]
 800be0c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800be10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be14:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be18:	f100 0414 	add.w	r4, r0, #20
 800be1c:	dd45      	ble.n	800beaa <rshift+0xa0>
 800be1e:	f011 011f 	ands.w	r1, r1, #31
 800be22:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800be26:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800be2a:	d10c      	bne.n	800be46 <rshift+0x3c>
 800be2c:	f100 0710 	add.w	r7, r0, #16
 800be30:	4629      	mov	r1, r5
 800be32:	42b1      	cmp	r1, r6
 800be34:	d334      	bcc.n	800bea0 <rshift+0x96>
 800be36:	1a9b      	subs	r3, r3, r2
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	1eea      	subs	r2, r5, #3
 800be3c:	4296      	cmp	r6, r2
 800be3e:	bf38      	it	cc
 800be40:	2300      	movcc	r3, #0
 800be42:	4423      	add	r3, r4
 800be44:	e015      	b.n	800be72 <rshift+0x68>
 800be46:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800be4a:	f1c1 0820 	rsb	r8, r1, #32
 800be4e:	40cf      	lsrs	r7, r1
 800be50:	f105 0e04 	add.w	lr, r5, #4
 800be54:	46a1      	mov	r9, r4
 800be56:	4576      	cmp	r6, lr
 800be58:	46f4      	mov	ip, lr
 800be5a:	d815      	bhi.n	800be88 <rshift+0x7e>
 800be5c:	1a9a      	subs	r2, r3, r2
 800be5e:	0092      	lsls	r2, r2, #2
 800be60:	3a04      	subs	r2, #4
 800be62:	3501      	adds	r5, #1
 800be64:	42ae      	cmp	r6, r5
 800be66:	bf38      	it	cc
 800be68:	2200      	movcc	r2, #0
 800be6a:	18a3      	adds	r3, r4, r2
 800be6c:	50a7      	str	r7, [r4, r2]
 800be6e:	b107      	cbz	r7, 800be72 <rshift+0x68>
 800be70:	3304      	adds	r3, #4
 800be72:	1b1a      	subs	r2, r3, r4
 800be74:	42a3      	cmp	r3, r4
 800be76:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be7a:	bf08      	it	eq
 800be7c:	2300      	moveq	r3, #0
 800be7e:	6102      	str	r2, [r0, #16]
 800be80:	bf08      	it	eq
 800be82:	6143      	streq	r3, [r0, #20]
 800be84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be88:	f8dc c000 	ldr.w	ip, [ip]
 800be8c:	fa0c fc08 	lsl.w	ip, ip, r8
 800be90:	ea4c 0707 	orr.w	r7, ip, r7
 800be94:	f849 7b04 	str.w	r7, [r9], #4
 800be98:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be9c:	40cf      	lsrs	r7, r1
 800be9e:	e7da      	b.n	800be56 <rshift+0x4c>
 800bea0:	f851 cb04 	ldr.w	ip, [r1], #4
 800bea4:	f847 cf04 	str.w	ip, [r7, #4]!
 800bea8:	e7c3      	b.n	800be32 <rshift+0x28>
 800beaa:	4623      	mov	r3, r4
 800beac:	e7e1      	b.n	800be72 <rshift+0x68>

0800beae <__hexdig_fun>:
 800beae:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800beb2:	2b09      	cmp	r3, #9
 800beb4:	d802      	bhi.n	800bebc <__hexdig_fun+0xe>
 800beb6:	3820      	subs	r0, #32
 800beb8:	b2c0      	uxtb	r0, r0
 800beba:	4770      	bx	lr
 800bebc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bec0:	2b05      	cmp	r3, #5
 800bec2:	d801      	bhi.n	800bec8 <__hexdig_fun+0x1a>
 800bec4:	3847      	subs	r0, #71	; 0x47
 800bec6:	e7f7      	b.n	800beb8 <__hexdig_fun+0xa>
 800bec8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800becc:	2b05      	cmp	r3, #5
 800bece:	d801      	bhi.n	800bed4 <__hexdig_fun+0x26>
 800bed0:	3827      	subs	r0, #39	; 0x27
 800bed2:	e7f1      	b.n	800beb8 <__hexdig_fun+0xa>
 800bed4:	2000      	movs	r0, #0
 800bed6:	4770      	bx	lr

0800bed8 <__gethex>:
 800bed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bedc:	ed2d 8b02 	vpush	{d8}
 800bee0:	b089      	sub	sp, #36	; 0x24
 800bee2:	ee08 0a10 	vmov	s16, r0
 800bee6:	9304      	str	r3, [sp, #16]
 800bee8:	4bb4      	ldr	r3, [pc, #720]	; (800c1bc <__gethex+0x2e4>)
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	9301      	str	r3, [sp, #4]
 800beee:	4618      	mov	r0, r3
 800bef0:	468b      	mov	fp, r1
 800bef2:	4690      	mov	r8, r2
 800bef4:	f7f4 f944 	bl	8000180 <strlen>
 800bef8:	9b01      	ldr	r3, [sp, #4]
 800befa:	f8db 2000 	ldr.w	r2, [fp]
 800befe:	4403      	add	r3, r0
 800bf00:	4682      	mov	sl, r0
 800bf02:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf06:	9305      	str	r3, [sp, #20]
 800bf08:	1c93      	adds	r3, r2, #2
 800bf0a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bf0e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bf12:	32fe      	adds	r2, #254	; 0xfe
 800bf14:	18d1      	adds	r1, r2, r3
 800bf16:	461f      	mov	r7, r3
 800bf18:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bf1c:	9100      	str	r1, [sp, #0]
 800bf1e:	2830      	cmp	r0, #48	; 0x30
 800bf20:	d0f8      	beq.n	800bf14 <__gethex+0x3c>
 800bf22:	f7ff ffc4 	bl	800beae <__hexdig_fun>
 800bf26:	4604      	mov	r4, r0
 800bf28:	2800      	cmp	r0, #0
 800bf2a:	d13a      	bne.n	800bfa2 <__gethex+0xca>
 800bf2c:	9901      	ldr	r1, [sp, #4]
 800bf2e:	4652      	mov	r2, sl
 800bf30:	4638      	mov	r0, r7
 800bf32:	f001 fb3c 	bl	800d5ae <strncmp>
 800bf36:	4605      	mov	r5, r0
 800bf38:	2800      	cmp	r0, #0
 800bf3a:	d168      	bne.n	800c00e <__gethex+0x136>
 800bf3c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bf40:	eb07 060a 	add.w	r6, r7, sl
 800bf44:	f7ff ffb3 	bl	800beae <__hexdig_fun>
 800bf48:	2800      	cmp	r0, #0
 800bf4a:	d062      	beq.n	800c012 <__gethex+0x13a>
 800bf4c:	4633      	mov	r3, r6
 800bf4e:	7818      	ldrb	r0, [r3, #0]
 800bf50:	2830      	cmp	r0, #48	; 0x30
 800bf52:	461f      	mov	r7, r3
 800bf54:	f103 0301 	add.w	r3, r3, #1
 800bf58:	d0f9      	beq.n	800bf4e <__gethex+0x76>
 800bf5a:	f7ff ffa8 	bl	800beae <__hexdig_fun>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	fab0 f480 	clz	r4, r0
 800bf64:	0964      	lsrs	r4, r4, #5
 800bf66:	4635      	mov	r5, r6
 800bf68:	9300      	str	r3, [sp, #0]
 800bf6a:	463a      	mov	r2, r7
 800bf6c:	4616      	mov	r6, r2
 800bf6e:	3201      	adds	r2, #1
 800bf70:	7830      	ldrb	r0, [r6, #0]
 800bf72:	f7ff ff9c 	bl	800beae <__hexdig_fun>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	d1f8      	bne.n	800bf6c <__gethex+0x94>
 800bf7a:	9901      	ldr	r1, [sp, #4]
 800bf7c:	4652      	mov	r2, sl
 800bf7e:	4630      	mov	r0, r6
 800bf80:	f001 fb15 	bl	800d5ae <strncmp>
 800bf84:	b980      	cbnz	r0, 800bfa8 <__gethex+0xd0>
 800bf86:	b94d      	cbnz	r5, 800bf9c <__gethex+0xc4>
 800bf88:	eb06 050a 	add.w	r5, r6, sl
 800bf8c:	462a      	mov	r2, r5
 800bf8e:	4616      	mov	r6, r2
 800bf90:	3201      	adds	r2, #1
 800bf92:	7830      	ldrb	r0, [r6, #0]
 800bf94:	f7ff ff8b 	bl	800beae <__hexdig_fun>
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d1f8      	bne.n	800bf8e <__gethex+0xb6>
 800bf9c:	1bad      	subs	r5, r5, r6
 800bf9e:	00ad      	lsls	r5, r5, #2
 800bfa0:	e004      	b.n	800bfac <__gethex+0xd4>
 800bfa2:	2400      	movs	r4, #0
 800bfa4:	4625      	mov	r5, r4
 800bfa6:	e7e0      	b.n	800bf6a <__gethex+0x92>
 800bfa8:	2d00      	cmp	r5, #0
 800bfaa:	d1f7      	bne.n	800bf9c <__gethex+0xc4>
 800bfac:	7833      	ldrb	r3, [r6, #0]
 800bfae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bfb2:	2b50      	cmp	r3, #80	; 0x50
 800bfb4:	d13b      	bne.n	800c02e <__gethex+0x156>
 800bfb6:	7873      	ldrb	r3, [r6, #1]
 800bfb8:	2b2b      	cmp	r3, #43	; 0x2b
 800bfba:	d02c      	beq.n	800c016 <__gethex+0x13e>
 800bfbc:	2b2d      	cmp	r3, #45	; 0x2d
 800bfbe:	d02e      	beq.n	800c01e <__gethex+0x146>
 800bfc0:	1c71      	adds	r1, r6, #1
 800bfc2:	f04f 0900 	mov.w	r9, #0
 800bfc6:	7808      	ldrb	r0, [r1, #0]
 800bfc8:	f7ff ff71 	bl	800beae <__hexdig_fun>
 800bfcc:	1e43      	subs	r3, r0, #1
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	2b18      	cmp	r3, #24
 800bfd2:	d82c      	bhi.n	800c02e <__gethex+0x156>
 800bfd4:	f1a0 0210 	sub.w	r2, r0, #16
 800bfd8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bfdc:	f7ff ff67 	bl	800beae <__hexdig_fun>
 800bfe0:	1e43      	subs	r3, r0, #1
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	2b18      	cmp	r3, #24
 800bfe6:	d91d      	bls.n	800c024 <__gethex+0x14c>
 800bfe8:	f1b9 0f00 	cmp.w	r9, #0
 800bfec:	d000      	beq.n	800bff0 <__gethex+0x118>
 800bfee:	4252      	negs	r2, r2
 800bff0:	4415      	add	r5, r2
 800bff2:	f8cb 1000 	str.w	r1, [fp]
 800bff6:	b1e4      	cbz	r4, 800c032 <__gethex+0x15a>
 800bff8:	9b00      	ldr	r3, [sp, #0]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	bf14      	ite	ne
 800bffe:	2700      	movne	r7, #0
 800c000:	2706      	moveq	r7, #6
 800c002:	4638      	mov	r0, r7
 800c004:	b009      	add	sp, #36	; 0x24
 800c006:	ecbd 8b02 	vpop	{d8}
 800c00a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c00e:	463e      	mov	r6, r7
 800c010:	4625      	mov	r5, r4
 800c012:	2401      	movs	r4, #1
 800c014:	e7ca      	b.n	800bfac <__gethex+0xd4>
 800c016:	f04f 0900 	mov.w	r9, #0
 800c01a:	1cb1      	adds	r1, r6, #2
 800c01c:	e7d3      	b.n	800bfc6 <__gethex+0xee>
 800c01e:	f04f 0901 	mov.w	r9, #1
 800c022:	e7fa      	b.n	800c01a <__gethex+0x142>
 800c024:	230a      	movs	r3, #10
 800c026:	fb03 0202 	mla	r2, r3, r2, r0
 800c02a:	3a10      	subs	r2, #16
 800c02c:	e7d4      	b.n	800bfd8 <__gethex+0x100>
 800c02e:	4631      	mov	r1, r6
 800c030:	e7df      	b.n	800bff2 <__gethex+0x11a>
 800c032:	1bf3      	subs	r3, r6, r7
 800c034:	3b01      	subs	r3, #1
 800c036:	4621      	mov	r1, r4
 800c038:	2b07      	cmp	r3, #7
 800c03a:	dc0b      	bgt.n	800c054 <__gethex+0x17c>
 800c03c:	ee18 0a10 	vmov	r0, s16
 800c040:	f000 fadc 	bl	800c5fc <_Balloc>
 800c044:	4604      	mov	r4, r0
 800c046:	b940      	cbnz	r0, 800c05a <__gethex+0x182>
 800c048:	4b5d      	ldr	r3, [pc, #372]	; (800c1c0 <__gethex+0x2e8>)
 800c04a:	4602      	mov	r2, r0
 800c04c:	21de      	movs	r1, #222	; 0xde
 800c04e:	485d      	ldr	r0, [pc, #372]	; (800c1c4 <__gethex+0x2ec>)
 800c050:	f001 fae0 	bl	800d614 <__assert_func>
 800c054:	3101      	adds	r1, #1
 800c056:	105b      	asrs	r3, r3, #1
 800c058:	e7ee      	b.n	800c038 <__gethex+0x160>
 800c05a:	f100 0914 	add.w	r9, r0, #20
 800c05e:	f04f 0b00 	mov.w	fp, #0
 800c062:	f1ca 0301 	rsb	r3, sl, #1
 800c066:	f8cd 9008 	str.w	r9, [sp, #8]
 800c06a:	f8cd b000 	str.w	fp, [sp]
 800c06e:	9306      	str	r3, [sp, #24]
 800c070:	42b7      	cmp	r7, r6
 800c072:	d340      	bcc.n	800c0f6 <__gethex+0x21e>
 800c074:	9802      	ldr	r0, [sp, #8]
 800c076:	9b00      	ldr	r3, [sp, #0]
 800c078:	f840 3b04 	str.w	r3, [r0], #4
 800c07c:	eba0 0009 	sub.w	r0, r0, r9
 800c080:	1080      	asrs	r0, r0, #2
 800c082:	0146      	lsls	r6, r0, #5
 800c084:	6120      	str	r0, [r4, #16]
 800c086:	4618      	mov	r0, r3
 800c088:	f000 fbaa 	bl	800c7e0 <__hi0bits>
 800c08c:	1a30      	subs	r0, r6, r0
 800c08e:	f8d8 6000 	ldr.w	r6, [r8]
 800c092:	42b0      	cmp	r0, r6
 800c094:	dd63      	ble.n	800c15e <__gethex+0x286>
 800c096:	1b87      	subs	r7, r0, r6
 800c098:	4639      	mov	r1, r7
 800c09a:	4620      	mov	r0, r4
 800c09c:	f000 ff4e 	bl	800cf3c <__any_on>
 800c0a0:	4682      	mov	sl, r0
 800c0a2:	b1a8      	cbz	r0, 800c0d0 <__gethex+0x1f8>
 800c0a4:	1e7b      	subs	r3, r7, #1
 800c0a6:	1159      	asrs	r1, r3, #5
 800c0a8:	f003 021f 	and.w	r2, r3, #31
 800c0ac:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c0b0:	f04f 0a01 	mov.w	sl, #1
 800c0b4:	fa0a f202 	lsl.w	r2, sl, r2
 800c0b8:	420a      	tst	r2, r1
 800c0ba:	d009      	beq.n	800c0d0 <__gethex+0x1f8>
 800c0bc:	4553      	cmp	r3, sl
 800c0be:	dd05      	ble.n	800c0cc <__gethex+0x1f4>
 800c0c0:	1eb9      	subs	r1, r7, #2
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	f000 ff3a 	bl	800cf3c <__any_on>
 800c0c8:	2800      	cmp	r0, #0
 800c0ca:	d145      	bne.n	800c158 <__gethex+0x280>
 800c0cc:	f04f 0a02 	mov.w	sl, #2
 800c0d0:	4639      	mov	r1, r7
 800c0d2:	4620      	mov	r0, r4
 800c0d4:	f7ff fe99 	bl	800be0a <rshift>
 800c0d8:	443d      	add	r5, r7
 800c0da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c0de:	42ab      	cmp	r3, r5
 800c0e0:	da4c      	bge.n	800c17c <__gethex+0x2a4>
 800c0e2:	ee18 0a10 	vmov	r0, s16
 800c0e6:	4621      	mov	r1, r4
 800c0e8:	f000 fac8 	bl	800c67c <_Bfree>
 800c0ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	6013      	str	r3, [r2, #0]
 800c0f2:	27a3      	movs	r7, #163	; 0xa3
 800c0f4:	e785      	b.n	800c002 <__gethex+0x12a>
 800c0f6:	1e73      	subs	r3, r6, #1
 800c0f8:	9a05      	ldr	r2, [sp, #20]
 800c0fa:	9303      	str	r3, [sp, #12]
 800c0fc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c100:	4293      	cmp	r3, r2
 800c102:	d019      	beq.n	800c138 <__gethex+0x260>
 800c104:	f1bb 0f20 	cmp.w	fp, #32
 800c108:	d107      	bne.n	800c11a <__gethex+0x242>
 800c10a:	9b02      	ldr	r3, [sp, #8]
 800c10c:	9a00      	ldr	r2, [sp, #0]
 800c10e:	f843 2b04 	str.w	r2, [r3], #4
 800c112:	9302      	str	r3, [sp, #8]
 800c114:	2300      	movs	r3, #0
 800c116:	9300      	str	r3, [sp, #0]
 800c118:	469b      	mov	fp, r3
 800c11a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c11e:	f7ff fec6 	bl	800beae <__hexdig_fun>
 800c122:	9b00      	ldr	r3, [sp, #0]
 800c124:	f000 000f 	and.w	r0, r0, #15
 800c128:	fa00 f00b 	lsl.w	r0, r0, fp
 800c12c:	4303      	orrs	r3, r0
 800c12e:	9300      	str	r3, [sp, #0]
 800c130:	f10b 0b04 	add.w	fp, fp, #4
 800c134:	9b03      	ldr	r3, [sp, #12]
 800c136:	e00d      	b.n	800c154 <__gethex+0x27c>
 800c138:	9b03      	ldr	r3, [sp, #12]
 800c13a:	9a06      	ldr	r2, [sp, #24]
 800c13c:	4413      	add	r3, r2
 800c13e:	42bb      	cmp	r3, r7
 800c140:	d3e0      	bcc.n	800c104 <__gethex+0x22c>
 800c142:	4618      	mov	r0, r3
 800c144:	9901      	ldr	r1, [sp, #4]
 800c146:	9307      	str	r3, [sp, #28]
 800c148:	4652      	mov	r2, sl
 800c14a:	f001 fa30 	bl	800d5ae <strncmp>
 800c14e:	9b07      	ldr	r3, [sp, #28]
 800c150:	2800      	cmp	r0, #0
 800c152:	d1d7      	bne.n	800c104 <__gethex+0x22c>
 800c154:	461e      	mov	r6, r3
 800c156:	e78b      	b.n	800c070 <__gethex+0x198>
 800c158:	f04f 0a03 	mov.w	sl, #3
 800c15c:	e7b8      	b.n	800c0d0 <__gethex+0x1f8>
 800c15e:	da0a      	bge.n	800c176 <__gethex+0x29e>
 800c160:	1a37      	subs	r7, r6, r0
 800c162:	4621      	mov	r1, r4
 800c164:	ee18 0a10 	vmov	r0, s16
 800c168:	463a      	mov	r2, r7
 800c16a:	f000 fca3 	bl	800cab4 <__lshift>
 800c16e:	1bed      	subs	r5, r5, r7
 800c170:	4604      	mov	r4, r0
 800c172:	f100 0914 	add.w	r9, r0, #20
 800c176:	f04f 0a00 	mov.w	sl, #0
 800c17a:	e7ae      	b.n	800c0da <__gethex+0x202>
 800c17c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c180:	42a8      	cmp	r0, r5
 800c182:	dd72      	ble.n	800c26a <__gethex+0x392>
 800c184:	1b45      	subs	r5, r0, r5
 800c186:	42ae      	cmp	r6, r5
 800c188:	dc36      	bgt.n	800c1f8 <__gethex+0x320>
 800c18a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c18e:	2b02      	cmp	r3, #2
 800c190:	d02a      	beq.n	800c1e8 <__gethex+0x310>
 800c192:	2b03      	cmp	r3, #3
 800c194:	d02c      	beq.n	800c1f0 <__gethex+0x318>
 800c196:	2b01      	cmp	r3, #1
 800c198:	d11c      	bne.n	800c1d4 <__gethex+0x2fc>
 800c19a:	42ae      	cmp	r6, r5
 800c19c:	d11a      	bne.n	800c1d4 <__gethex+0x2fc>
 800c19e:	2e01      	cmp	r6, #1
 800c1a0:	d112      	bne.n	800c1c8 <__gethex+0x2f0>
 800c1a2:	9a04      	ldr	r2, [sp, #16]
 800c1a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c1a8:	6013      	str	r3, [r2, #0]
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	6123      	str	r3, [r4, #16]
 800c1ae:	f8c9 3000 	str.w	r3, [r9]
 800c1b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1b4:	2762      	movs	r7, #98	; 0x62
 800c1b6:	601c      	str	r4, [r3, #0]
 800c1b8:	e723      	b.n	800c002 <__gethex+0x12a>
 800c1ba:	bf00      	nop
 800c1bc:	0800e2cc 	.word	0x0800e2cc
 800c1c0:	0800e1f0 	.word	0x0800e1f0
 800c1c4:	0800e264 	.word	0x0800e264
 800c1c8:	1e71      	subs	r1, r6, #1
 800c1ca:	4620      	mov	r0, r4
 800c1cc:	f000 feb6 	bl	800cf3c <__any_on>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	d1e6      	bne.n	800c1a2 <__gethex+0x2ca>
 800c1d4:	ee18 0a10 	vmov	r0, s16
 800c1d8:	4621      	mov	r1, r4
 800c1da:	f000 fa4f 	bl	800c67c <_Bfree>
 800c1de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	6013      	str	r3, [r2, #0]
 800c1e4:	2750      	movs	r7, #80	; 0x50
 800c1e6:	e70c      	b.n	800c002 <__gethex+0x12a>
 800c1e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d1f2      	bne.n	800c1d4 <__gethex+0x2fc>
 800c1ee:	e7d8      	b.n	800c1a2 <__gethex+0x2ca>
 800c1f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d1d5      	bne.n	800c1a2 <__gethex+0x2ca>
 800c1f6:	e7ed      	b.n	800c1d4 <__gethex+0x2fc>
 800c1f8:	1e6f      	subs	r7, r5, #1
 800c1fa:	f1ba 0f00 	cmp.w	sl, #0
 800c1fe:	d131      	bne.n	800c264 <__gethex+0x38c>
 800c200:	b127      	cbz	r7, 800c20c <__gethex+0x334>
 800c202:	4639      	mov	r1, r7
 800c204:	4620      	mov	r0, r4
 800c206:	f000 fe99 	bl	800cf3c <__any_on>
 800c20a:	4682      	mov	sl, r0
 800c20c:	117b      	asrs	r3, r7, #5
 800c20e:	2101      	movs	r1, #1
 800c210:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c214:	f007 071f 	and.w	r7, r7, #31
 800c218:	fa01 f707 	lsl.w	r7, r1, r7
 800c21c:	421f      	tst	r7, r3
 800c21e:	4629      	mov	r1, r5
 800c220:	4620      	mov	r0, r4
 800c222:	bf18      	it	ne
 800c224:	f04a 0a02 	orrne.w	sl, sl, #2
 800c228:	1b76      	subs	r6, r6, r5
 800c22a:	f7ff fdee 	bl	800be0a <rshift>
 800c22e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c232:	2702      	movs	r7, #2
 800c234:	f1ba 0f00 	cmp.w	sl, #0
 800c238:	d048      	beq.n	800c2cc <__gethex+0x3f4>
 800c23a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c23e:	2b02      	cmp	r3, #2
 800c240:	d015      	beq.n	800c26e <__gethex+0x396>
 800c242:	2b03      	cmp	r3, #3
 800c244:	d017      	beq.n	800c276 <__gethex+0x39e>
 800c246:	2b01      	cmp	r3, #1
 800c248:	d109      	bne.n	800c25e <__gethex+0x386>
 800c24a:	f01a 0f02 	tst.w	sl, #2
 800c24e:	d006      	beq.n	800c25e <__gethex+0x386>
 800c250:	f8d9 0000 	ldr.w	r0, [r9]
 800c254:	ea4a 0a00 	orr.w	sl, sl, r0
 800c258:	f01a 0f01 	tst.w	sl, #1
 800c25c:	d10e      	bne.n	800c27c <__gethex+0x3a4>
 800c25e:	f047 0710 	orr.w	r7, r7, #16
 800c262:	e033      	b.n	800c2cc <__gethex+0x3f4>
 800c264:	f04f 0a01 	mov.w	sl, #1
 800c268:	e7d0      	b.n	800c20c <__gethex+0x334>
 800c26a:	2701      	movs	r7, #1
 800c26c:	e7e2      	b.n	800c234 <__gethex+0x35c>
 800c26e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c270:	f1c3 0301 	rsb	r3, r3, #1
 800c274:	9315      	str	r3, [sp, #84]	; 0x54
 800c276:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d0f0      	beq.n	800c25e <__gethex+0x386>
 800c27c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c280:	f104 0314 	add.w	r3, r4, #20
 800c284:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c288:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c28c:	f04f 0c00 	mov.w	ip, #0
 800c290:	4618      	mov	r0, r3
 800c292:	f853 2b04 	ldr.w	r2, [r3], #4
 800c296:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c29a:	d01c      	beq.n	800c2d6 <__gethex+0x3fe>
 800c29c:	3201      	adds	r2, #1
 800c29e:	6002      	str	r2, [r0, #0]
 800c2a0:	2f02      	cmp	r7, #2
 800c2a2:	f104 0314 	add.w	r3, r4, #20
 800c2a6:	d13f      	bne.n	800c328 <__gethex+0x450>
 800c2a8:	f8d8 2000 	ldr.w	r2, [r8]
 800c2ac:	3a01      	subs	r2, #1
 800c2ae:	42b2      	cmp	r2, r6
 800c2b0:	d10a      	bne.n	800c2c8 <__gethex+0x3f0>
 800c2b2:	1171      	asrs	r1, r6, #5
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2ba:	f006 061f 	and.w	r6, r6, #31
 800c2be:	fa02 f606 	lsl.w	r6, r2, r6
 800c2c2:	421e      	tst	r6, r3
 800c2c4:	bf18      	it	ne
 800c2c6:	4617      	movne	r7, r2
 800c2c8:	f047 0720 	orr.w	r7, r7, #32
 800c2cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c2ce:	601c      	str	r4, [r3, #0]
 800c2d0:	9b04      	ldr	r3, [sp, #16]
 800c2d2:	601d      	str	r5, [r3, #0]
 800c2d4:	e695      	b.n	800c002 <__gethex+0x12a>
 800c2d6:	4299      	cmp	r1, r3
 800c2d8:	f843 cc04 	str.w	ip, [r3, #-4]
 800c2dc:	d8d8      	bhi.n	800c290 <__gethex+0x3b8>
 800c2de:	68a3      	ldr	r3, [r4, #8]
 800c2e0:	459b      	cmp	fp, r3
 800c2e2:	db19      	blt.n	800c318 <__gethex+0x440>
 800c2e4:	6861      	ldr	r1, [r4, #4]
 800c2e6:	ee18 0a10 	vmov	r0, s16
 800c2ea:	3101      	adds	r1, #1
 800c2ec:	f000 f986 	bl	800c5fc <_Balloc>
 800c2f0:	4681      	mov	r9, r0
 800c2f2:	b918      	cbnz	r0, 800c2fc <__gethex+0x424>
 800c2f4:	4b1a      	ldr	r3, [pc, #104]	; (800c360 <__gethex+0x488>)
 800c2f6:	4602      	mov	r2, r0
 800c2f8:	2184      	movs	r1, #132	; 0x84
 800c2fa:	e6a8      	b.n	800c04e <__gethex+0x176>
 800c2fc:	6922      	ldr	r2, [r4, #16]
 800c2fe:	3202      	adds	r2, #2
 800c300:	f104 010c 	add.w	r1, r4, #12
 800c304:	0092      	lsls	r2, r2, #2
 800c306:	300c      	adds	r0, #12
 800c308:	f7fc fd4a 	bl	8008da0 <memcpy>
 800c30c:	4621      	mov	r1, r4
 800c30e:	ee18 0a10 	vmov	r0, s16
 800c312:	f000 f9b3 	bl	800c67c <_Bfree>
 800c316:	464c      	mov	r4, r9
 800c318:	6923      	ldr	r3, [r4, #16]
 800c31a:	1c5a      	adds	r2, r3, #1
 800c31c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c320:	6122      	str	r2, [r4, #16]
 800c322:	2201      	movs	r2, #1
 800c324:	615a      	str	r2, [r3, #20]
 800c326:	e7bb      	b.n	800c2a0 <__gethex+0x3c8>
 800c328:	6922      	ldr	r2, [r4, #16]
 800c32a:	455a      	cmp	r2, fp
 800c32c:	dd0b      	ble.n	800c346 <__gethex+0x46e>
 800c32e:	2101      	movs	r1, #1
 800c330:	4620      	mov	r0, r4
 800c332:	f7ff fd6a 	bl	800be0a <rshift>
 800c336:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c33a:	3501      	adds	r5, #1
 800c33c:	42ab      	cmp	r3, r5
 800c33e:	f6ff aed0 	blt.w	800c0e2 <__gethex+0x20a>
 800c342:	2701      	movs	r7, #1
 800c344:	e7c0      	b.n	800c2c8 <__gethex+0x3f0>
 800c346:	f016 061f 	ands.w	r6, r6, #31
 800c34a:	d0fa      	beq.n	800c342 <__gethex+0x46a>
 800c34c:	4453      	add	r3, sl
 800c34e:	f1c6 0620 	rsb	r6, r6, #32
 800c352:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c356:	f000 fa43 	bl	800c7e0 <__hi0bits>
 800c35a:	42b0      	cmp	r0, r6
 800c35c:	dbe7      	blt.n	800c32e <__gethex+0x456>
 800c35e:	e7f0      	b.n	800c342 <__gethex+0x46a>
 800c360:	0800e1f0 	.word	0x0800e1f0

0800c364 <L_shift>:
 800c364:	f1c2 0208 	rsb	r2, r2, #8
 800c368:	0092      	lsls	r2, r2, #2
 800c36a:	b570      	push	{r4, r5, r6, lr}
 800c36c:	f1c2 0620 	rsb	r6, r2, #32
 800c370:	6843      	ldr	r3, [r0, #4]
 800c372:	6804      	ldr	r4, [r0, #0]
 800c374:	fa03 f506 	lsl.w	r5, r3, r6
 800c378:	432c      	orrs	r4, r5
 800c37a:	40d3      	lsrs	r3, r2
 800c37c:	6004      	str	r4, [r0, #0]
 800c37e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c382:	4288      	cmp	r0, r1
 800c384:	d3f4      	bcc.n	800c370 <L_shift+0xc>
 800c386:	bd70      	pop	{r4, r5, r6, pc}

0800c388 <__match>:
 800c388:	b530      	push	{r4, r5, lr}
 800c38a:	6803      	ldr	r3, [r0, #0]
 800c38c:	3301      	adds	r3, #1
 800c38e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c392:	b914      	cbnz	r4, 800c39a <__match+0x12>
 800c394:	6003      	str	r3, [r0, #0]
 800c396:	2001      	movs	r0, #1
 800c398:	bd30      	pop	{r4, r5, pc}
 800c39a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c39e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c3a2:	2d19      	cmp	r5, #25
 800c3a4:	bf98      	it	ls
 800c3a6:	3220      	addls	r2, #32
 800c3a8:	42a2      	cmp	r2, r4
 800c3aa:	d0f0      	beq.n	800c38e <__match+0x6>
 800c3ac:	2000      	movs	r0, #0
 800c3ae:	e7f3      	b.n	800c398 <__match+0x10>

0800c3b0 <__hexnan>:
 800c3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3b4:	680b      	ldr	r3, [r1, #0]
 800c3b6:	115e      	asrs	r6, r3, #5
 800c3b8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c3bc:	f013 031f 	ands.w	r3, r3, #31
 800c3c0:	b087      	sub	sp, #28
 800c3c2:	bf18      	it	ne
 800c3c4:	3604      	addne	r6, #4
 800c3c6:	2500      	movs	r5, #0
 800c3c8:	1f37      	subs	r7, r6, #4
 800c3ca:	4690      	mov	r8, r2
 800c3cc:	6802      	ldr	r2, [r0, #0]
 800c3ce:	9301      	str	r3, [sp, #4]
 800c3d0:	4682      	mov	sl, r0
 800c3d2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c3d6:	46b9      	mov	r9, r7
 800c3d8:	463c      	mov	r4, r7
 800c3da:	9502      	str	r5, [sp, #8]
 800c3dc:	46ab      	mov	fp, r5
 800c3de:	7851      	ldrb	r1, [r2, #1]
 800c3e0:	1c53      	adds	r3, r2, #1
 800c3e2:	9303      	str	r3, [sp, #12]
 800c3e4:	b341      	cbz	r1, 800c438 <__hexnan+0x88>
 800c3e6:	4608      	mov	r0, r1
 800c3e8:	9205      	str	r2, [sp, #20]
 800c3ea:	9104      	str	r1, [sp, #16]
 800c3ec:	f7ff fd5f 	bl	800beae <__hexdig_fun>
 800c3f0:	2800      	cmp	r0, #0
 800c3f2:	d14f      	bne.n	800c494 <__hexnan+0xe4>
 800c3f4:	9904      	ldr	r1, [sp, #16]
 800c3f6:	9a05      	ldr	r2, [sp, #20]
 800c3f8:	2920      	cmp	r1, #32
 800c3fa:	d818      	bhi.n	800c42e <__hexnan+0x7e>
 800c3fc:	9b02      	ldr	r3, [sp, #8]
 800c3fe:	459b      	cmp	fp, r3
 800c400:	dd13      	ble.n	800c42a <__hexnan+0x7a>
 800c402:	454c      	cmp	r4, r9
 800c404:	d206      	bcs.n	800c414 <__hexnan+0x64>
 800c406:	2d07      	cmp	r5, #7
 800c408:	dc04      	bgt.n	800c414 <__hexnan+0x64>
 800c40a:	462a      	mov	r2, r5
 800c40c:	4649      	mov	r1, r9
 800c40e:	4620      	mov	r0, r4
 800c410:	f7ff ffa8 	bl	800c364 <L_shift>
 800c414:	4544      	cmp	r4, r8
 800c416:	d950      	bls.n	800c4ba <__hexnan+0x10a>
 800c418:	2300      	movs	r3, #0
 800c41a:	f1a4 0904 	sub.w	r9, r4, #4
 800c41e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c422:	f8cd b008 	str.w	fp, [sp, #8]
 800c426:	464c      	mov	r4, r9
 800c428:	461d      	mov	r5, r3
 800c42a:	9a03      	ldr	r2, [sp, #12]
 800c42c:	e7d7      	b.n	800c3de <__hexnan+0x2e>
 800c42e:	2929      	cmp	r1, #41	; 0x29
 800c430:	d156      	bne.n	800c4e0 <__hexnan+0x130>
 800c432:	3202      	adds	r2, #2
 800c434:	f8ca 2000 	str.w	r2, [sl]
 800c438:	f1bb 0f00 	cmp.w	fp, #0
 800c43c:	d050      	beq.n	800c4e0 <__hexnan+0x130>
 800c43e:	454c      	cmp	r4, r9
 800c440:	d206      	bcs.n	800c450 <__hexnan+0xa0>
 800c442:	2d07      	cmp	r5, #7
 800c444:	dc04      	bgt.n	800c450 <__hexnan+0xa0>
 800c446:	462a      	mov	r2, r5
 800c448:	4649      	mov	r1, r9
 800c44a:	4620      	mov	r0, r4
 800c44c:	f7ff ff8a 	bl	800c364 <L_shift>
 800c450:	4544      	cmp	r4, r8
 800c452:	d934      	bls.n	800c4be <__hexnan+0x10e>
 800c454:	f1a8 0204 	sub.w	r2, r8, #4
 800c458:	4623      	mov	r3, r4
 800c45a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c45e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c462:	429f      	cmp	r7, r3
 800c464:	d2f9      	bcs.n	800c45a <__hexnan+0xaa>
 800c466:	1b3b      	subs	r3, r7, r4
 800c468:	f023 0303 	bic.w	r3, r3, #3
 800c46c:	3304      	adds	r3, #4
 800c46e:	3401      	adds	r4, #1
 800c470:	3e03      	subs	r6, #3
 800c472:	42b4      	cmp	r4, r6
 800c474:	bf88      	it	hi
 800c476:	2304      	movhi	r3, #4
 800c478:	4443      	add	r3, r8
 800c47a:	2200      	movs	r2, #0
 800c47c:	f843 2b04 	str.w	r2, [r3], #4
 800c480:	429f      	cmp	r7, r3
 800c482:	d2fb      	bcs.n	800c47c <__hexnan+0xcc>
 800c484:	683b      	ldr	r3, [r7, #0]
 800c486:	b91b      	cbnz	r3, 800c490 <__hexnan+0xe0>
 800c488:	4547      	cmp	r7, r8
 800c48a:	d127      	bne.n	800c4dc <__hexnan+0x12c>
 800c48c:	2301      	movs	r3, #1
 800c48e:	603b      	str	r3, [r7, #0]
 800c490:	2005      	movs	r0, #5
 800c492:	e026      	b.n	800c4e2 <__hexnan+0x132>
 800c494:	3501      	adds	r5, #1
 800c496:	2d08      	cmp	r5, #8
 800c498:	f10b 0b01 	add.w	fp, fp, #1
 800c49c:	dd06      	ble.n	800c4ac <__hexnan+0xfc>
 800c49e:	4544      	cmp	r4, r8
 800c4a0:	d9c3      	bls.n	800c42a <__hexnan+0x7a>
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4a8:	2501      	movs	r5, #1
 800c4aa:	3c04      	subs	r4, #4
 800c4ac:	6822      	ldr	r2, [r4, #0]
 800c4ae:	f000 000f 	and.w	r0, r0, #15
 800c4b2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c4b6:	6022      	str	r2, [r4, #0]
 800c4b8:	e7b7      	b.n	800c42a <__hexnan+0x7a>
 800c4ba:	2508      	movs	r5, #8
 800c4bc:	e7b5      	b.n	800c42a <__hexnan+0x7a>
 800c4be:	9b01      	ldr	r3, [sp, #4]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d0df      	beq.n	800c484 <__hexnan+0xd4>
 800c4c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4c8:	f1c3 0320 	rsb	r3, r3, #32
 800c4cc:	fa22 f303 	lsr.w	r3, r2, r3
 800c4d0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4d4:	401a      	ands	r2, r3
 800c4d6:	f846 2c04 	str.w	r2, [r6, #-4]
 800c4da:	e7d3      	b.n	800c484 <__hexnan+0xd4>
 800c4dc:	3f04      	subs	r7, #4
 800c4de:	e7d1      	b.n	800c484 <__hexnan+0xd4>
 800c4e0:	2004      	movs	r0, #4
 800c4e2:	b007      	add	sp, #28
 800c4e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c4e8 <_localeconv_r>:
 800c4e8:	4800      	ldr	r0, [pc, #0]	; (800c4ec <_localeconv_r+0x4>)
 800c4ea:	4770      	bx	lr
 800c4ec:	20000170 	.word	0x20000170

0800c4f0 <__retarget_lock_init_recursive>:
 800c4f0:	4770      	bx	lr

0800c4f2 <__retarget_lock_acquire_recursive>:
 800c4f2:	4770      	bx	lr

0800c4f4 <__retarget_lock_release_recursive>:
 800c4f4:	4770      	bx	lr

0800c4f6 <__swhatbuf_r>:
 800c4f6:	b570      	push	{r4, r5, r6, lr}
 800c4f8:	460e      	mov	r6, r1
 800c4fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4fe:	2900      	cmp	r1, #0
 800c500:	b096      	sub	sp, #88	; 0x58
 800c502:	4614      	mov	r4, r2
 800c504:	461d      	mov	r5, r3
 800c506:	da08      	bge.n	800c51a <__swhatbuf_r+0x24>
 800c508:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c50c:	2200      	movs	r2, #0
 800c50e:	602a      	str	r2, [r5, #0]
 800c510:	061a      	lsls	r2, r3, #24
 800c512:	d410      	bmi.n	800c536 <__swhatbuf_r+0x40>
 800c514:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c518:	e00e      	b.n	800c538 <__swhatbuf_r+0x42>
 800c51a:	466a      	mov	r2, sp
 800c51c:	f001 f8ba 	bl	800d694 <_fstat_r>
 800c520:	2800      	cmp	r0, #0
 800c522:	dbf1      	blt.n	800c508 <__swhatbuf_r+0x12>
 800c524:	9a01      	ldr	r2, [sp, #4]
 800c526:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c52a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c52e:	425a      	negs	r2, r3
 800c530:	415a      	adcs	r2, r3
 800c532:	602a      	str	r2, [r5, #0]
 800c534:	e7ee      	b.n	800c514 <__swhatbuf_r+0x1e>
 800c536:	2340      	movs	r3, #64	; 0x40
 800c538:	2000      	movs	r0, #0
 800c53a:	6023      	str	r3, [r4, #0]
 800c53c:	b016      	add	sp, #88	; 0x58
 800c53e:	bd70      	pop	{r4, r5, r6, pc}

0800c540 <__smakebuf_r>:
 800c540:	898b      	ldrh	r3, [r1, #12]
 800c542:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c544:	079d      	lsls	r5, r3, #30
 800c546:	4606      	mov	r6, r0
 800c548:	460c      	mov	r4, r1
 800c54a:	d507      	bpl.n	800c55c <__smakebuf_r+0x1c>
 800c54c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c550:	6023      	str	r3, [r4, #0]
 800c552:	6123      	str	r3, [r4, #16]
 800c554:	2301      	movs	r3, #1
 800c556:	6163      	str	r3, [r4, #20]
 800c558:	b002      	add	sp, #8
 800c55a:	bd70      	pop	{r4, r5, r6, pc}
 800c55c:	ab01      	add	r3, sp, #4
 800c55e:	466a      	mov	r2, sp
 800c560:	f7ff ffc9 	bl	800c4f6 <__swhatbuf_r>
 800c564:	9900      	ldr	r1, [sp, #0]
 800c566:	4605      	mov	r5, r0
 800c568:	4630      	mov	r0, r6
 800c56a:	f7fc fc9b 	bl	8008ea4 <_malloc_r>
 800c56e:	b948      	cbnz	r0, 800c584 <__smakebuf_r+0x44>
 800c570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c574:	059a      	lsls	r2, r3, #22
 800c576:	d4ef      	bmi.n	800c558 <__smakebuf_r+0x18>
 800c578:	f023 0303 	bic.w	r3, r3, #3
 800c57c:	f043 0302 	orr.w	r3, r3, #2
 800c580:	81a3      	strh	r3, [r4, #12]
 800c582:	e7e3      	b.n	800c54c <__smakebuf_r+0xc>
 800c584:	4b0d      	ldr	r3, [pc, #52]	; (800c5bc <__smakebuf_r+0x7c>)
 800c586:	62b3      	str	r3, [r6, #40]	; 0x28
 800c588:	89a3      	ldrh	r3, [r4, #12]
 800c58a:	6020      	str	r0, [r4, #0]
 800c58c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c590:	81a3      	strh	r3, [r4, #12]
 800c592:	9b00      	ldr	r3, [sp, #0]
 800c594:	6163      	str	r3, [r4, #20]
 800c596:	9b01      	ldr	r3, [sp, #4]
 800c598:	6120      	str	r0, [r4, #16]
 800c59a:	b15b      	cbz	r3, 800c5b4 <__smakebuf_r+0x74>
 800c59c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5a0:	4630      	mov	r0, r6
 800c5a2:	f001 f889 	bl	800d6b8 <_isatty_r>
 800c5a6:	b128      	cbz	r0, 800c5b4 <__smakebuf_r+0x74>
 800c5a8:	89a3      	ldrh	r3, [r4, #12]
 800c5aa:	f023 0303 	bic.w	r3, r3, #3
 800c5ae:	f043 0301 	orr.w	r3, r3, #1
 800c5b2:	81a3      	strh	r3, [r4, #12]
 800c5b4:	89a0      	ldrh	r0, [r4, #12]
 800c5b6:	4305      	orrs	r5, r0
 800c5b8:	81a5      	strh	r5, [r4, #12]
 800c5ba:	e7cd      	b.n	800c558 <__smakebuf_r+0x18>
 800c5bc:	0800bc69 	.word	0x0800bc69

0800c5c0 <__ascii_mbtowc>:
 800c5c0:	b082      	sub	sp, #8
 800c5c2:	b901      	cbnz	r1, 800c5c6 <__ascii_mbtowc+0x6>
 800c5c4:	a901      	add	r1, sp, #4
 800c5c6:	b142      	cbz	r2, 800c5da <__ascii_mbtowc+0x1a>
 800c5c8:	b14b      	cbz	r3, 800c5de <__ascii_mbtowc+0x1e>
 800c5ca:	7813      	ldrb	r3, [r2, #0]
 800c5cc:	600b      	str	r3, [r1, #0]
 800c5ce:	7812      	ldrb	r2, [r2, #0]
 800c5d0:	1e10      	subs	r0, r2, #0
 800c5d2:	bf18      	it	ne
 800c5d4:	2001      	movne	r0, #1
 800c5d6:	b002      	add	sp, #8
 800c5d8:	4770      	bx	lr
 800c5da:	4610      	mov	r0, r2
 800c5dc:	e7fb      	b.n	800c5d6 <__ascii_mbtowc+0x16>
 800c5de:	f06f 0001 	mvn.w	r0, #1
 800c5e2:	e7f8      	b.n	800c5d6 <__ascii_mbtowc+0x16>

0800c5e4 <__malloc_lock>:
 800c5e4:	4801      	ldr	r0, [pc, #4]	; (800c5ec <__malloc_lock+0x8>)
 800c5e6:	f7ff bf84 	b.w	800c4f2 <__retarget_lock_acquire_recursive>
 800c5ea:	bf00      	nop
 800c5ec:	200005a8 	.word	0x200005a8

0800c5f0 <__malloc_unlock>:
 800c5f0:	4801      	ldr	r0, [pc, #4]	; (800c5f8 <__malloc_unlock+0x8>)
 800c5f2:	f7ff bf7f 	b.w	800c4f4 <__retarget_lock_release_recursive>
 800c5f6:	bf00      	nop
 800c5f8:	200005a8 	.word	0x200005a8

0800c5fc <_Balloc>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c600:	4604      	mov	r4, r0
 800c602:	460d      	mov	r5, r1
 800c604:	b976      	cbnz	r6, 800c624 <_Balloc+0x28>
 800c606:	2010      	movs	r0, #16
 800c608:	f7fc fbba 	bl	8008d80 <malloc>
 800c60c:	4602      	mov	r2, r0
 800c60e:	6260      	str	r0, [r4, #36]	; 0x24
 800c610:	b920      	cbnz	r0, 800c61c <_Balloc+0x20>
 800c612:	4b18      	ldr	r3, [pc, #96]	; (800c674 <_Balloc+0x78>)
 800c614:	4818      	ldr	r0, [pc, #96]	; (800c678 <_Balloc+0x7c>)
 800c616:	2166      	movs	r1, #102	; 0x66
 800c618:	f000 fffc 	bl	800d614 <__assert_func>
 800c61c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c620:	6006      	str	r6, [r0, #0]
 800c622:	60c6      	str	r6, [r0, #12]
 800c624:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c626:	68f3      	ldr	r3, [r6, #12]
 800c628:	b183      	cbz	r3, 800c64c <_Balloc+0x50>
 800c62a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c62c:	68db      	ldr	r3, [r3, #12]
 800c62e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c632:	b9b8      	cbnz	r0, 800c664 <_Balloc+0x68>
 800c634:	2101      	movs	r1, #1
 800c636:	fa01 f605 	lsl.w	r6, r1, r5
 800c63a:	1d72      	adds	r2, r6, #5
 800c63c:	0092      	lsls	r2, r2, #2
 800c63e:	4620      	mov	r0, r4
 800c640:	f000 fc9d 	bl	800cf7e <_calloc_r>
 800c644:	b160      	cbz	r0, 800c660 <_Balloc+0x64>
 800c646:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c64a:	e00e      	b.n	800c66a <_Balloc+0x6e>
 800c64c:	2221      	movs	r2, #33	; 0x21
 800c64e:	2104      	movs	r1, #4
 800c650:	4620      	mov	r0, r4
 800c652:	f000 fc94 	bl	800cf7e <_calloc_r>
 800c656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c658:	60f0      	str	r0, [r6, #12]
 800c65a:	68db      	ldr	r3, [r3, #12]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d1e4      	bne.n	800c62a <_Balloc+0x2e>
 800c660:	2000      	movs	r0, #0
 800c662:	bd70      	pop	{r4, r5, r6, pc}
 800c664:	6802      	ldr	r2, [r0, #0]
 800c666:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c66a:	2300      	movs	r3, #0
 800c66c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c670:	e7f7      	b.n	800c662 <_Balloc+0x66>
 800c672:	bf00      	nop
 800c674:	0800e17e 	.word	0x0800e17e
 800c678:	0800e2e0 	.word	0x0800e2e0

0800c67c <_Bfree>:
 800c67c:	b570      	push	{r4, r5, r6, lr}
 800c67e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c680:	4605      	mov	r5, r0
 800c682:	460c      	mov	r4, r1
 800c684:	b976      	cbnz	r6, 800c6a4 <_Bfree+0x28>
 800c686:	2010      	movs	r0, #16
 800c688:	f7fc fb7a 	bl	8008d80 <malloc>
 800c68c:	4602      	mov	r2, r0
 800c68e:	6268      	str	r0, [r5, #36]	; 0x24
 800c690:	b920      	cbnz	r0, 800c69c <_Bfree+0x20>
 800c692:	4b09      	ldr	r3, [pc, #36]	; (800c6b8 <_Bfree+0x3c>)
 800c694:	4809      	ldr	r0, [pc, #36]	; (800c6bc <_Bfree+0x40>)
 800c696:	218a      	movs	r1, #138	; 0x8a
 800c698:	f000 ffbc 	bl	800d614 <__assert_func>
 800c69c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6a0:	6006      	str	r6, [r0, #0]
 800c6a2:	60c6      	str	r6, [r0, #12]
 800c6a4:	b13c      	cbz	r4, 800c6b6 <_Bfree+0x3a>
 800c6a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c6a8:	6862      	ldr	r2, [r4, #4]
 800c6aa:	68db      	ldr	r3, [r3, #12]
 800c6ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6b0:	6021      	str	r1, [r4, #0]
 800c6b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6b6:	bd70      	pop	{r4, r5, r6, pc}
 800c6b8:	0800e17e 	.word	0x0800e17e
 800c6bc:	0800e2e0 	.word	0x0800e2e0

0800c6c0 <__multadd>:
 800c6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6c4:	690d      	ldr	r5, [r1, #16]
 800c6c6:	4607      	mov	r7, r0
 800c6c8:	460c      	mov	r4, r1
 800c6ca:	461e      	mov	r6, r3
 800c6cc:	f101 0c14 	add.w	ip, r1, #20
 800c6d0:	2000      	movs	r0, #0
 800c6d2:	f8dc 3000 	ldr.w	r3, [ip]
 800c6d6:	b299      	uxth	r1, r3
 800c6d8:	fb02 6101 	mla	r1, r2, r1, r6
 800c6dc:	0c1e      	lsrs	r6, r3, #16
 800c6de:	0c0b      	lsrs	r3, r1, #16
 800c6e0:	fb02 3306 	mla	r3, r2, r6, r3
 800c6e4:	b289      	uxth	r1, r1
 800c6e6:	3001      	adds	r0, #1
 800c6e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c6ec:	4285      	cmp	r5, r0
 800c6ee:	f84c 1b04 	str.w	r1, [ip], #4
 800c6f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c6f6:	dcec      	bgt.n	800c6d2 <__multadd+0x12>
 800c6f8:	b30e      	cbz	r6, 800c73e <__multadd+0x7e>
 800c6fa:	68a3      	ldr	r3, [r4, #8]
 800c6fc:	42ab      	cmp	r3, r5
 800c6fe:	dc19      	bgt.n	800c734 <__multadd+0x74>
 800c700:	6861      	ldr	r1, [r4, #4]
 800c702:	4638      	mov	r0, r7
 800c704:	3101      	adds	r1, #1
 800c706:	f7ff ff79 	bl	800c5fc <_Balloc>
 800c70a:	4680      	mov	r8, r0
 800c70c:	b928      	cbnz	r0, 800c71a <__multadd+0x5a>
 800c70e:	4602      	mov	r2, r0
 800c710:	4b0c      	ldr	r3, [pc, #48]	; (800c744 <__multadd+0x84>)
 800c712:	480d      	ldr	r0, [pc, #52]	; (800c748 <__multadd+0x88>)
 800c714:	21b5      	movs	r1, #181	; 0xb5
 800c716:	f000 ff7d 	bl	800d614 <__assert_func>
 800c71a:	6922      	ldr	r2, [r4, #16]
 800c71c:	3202      	adds	r2, #2
 800c71e:	f104 010c 	add.w	r1, r4, #12
 800c722:	0092      	lsls	r2, r2, #2
 800c724:	300c      	adds	r0, #12
 800c726:	f7fc fb3b 	bl	8008da0 <memcpy>
 800c72a:	4621      	mov	r1, r4
 800c72c:	4638      	mov	r0, r7
 800c72e:	f7ff ffa5 	bl	800c67c <_Bfree>
 800c732:	4644      	mov	r4, r8
 800c734:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c738:	3501      	adds	r5, #1
 800c73a:	615e      	str	r6, [r3, #20]
 800c73c:	6125      	str	r5, [r4, #16]
 800c73e:	4620      	mov	r0, r4
 800c740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c744:	0800e1f0 	.word	0x0800e1f0
 800c748:	0800e2e0 	.word	0x0800e2e0

0800c74c <__s2b>:
 800c74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c750:	460c      	mov	r4, r1
 800c752:	4615      	mov	r5, r2
 800c754:	461f      	mov	r7, r3
 800c756:	2209      	movs	r2, #9
 800c758:	3308      	adds	r3, #8
 800c75a:	4606      	mov	r6, r0
 800c75c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c760:	2100      	movs	r1, #0
 800c762:	2201      	movs	r2, #1
 800c764:	429a      	cmp	r2, r3
 800c766:	db09      	blt.n	800c77c <__s2b+0x30>
 800c768:	4630      	mov	r0, r6
 800c76a:	f7ff ff47 	bl	800c5fc <_Balloc>
 800c76e:	b940      	cbnz	r0, 800c782 <__s2b+0x36>
 800c770:	4602      	mov	r2, r0
 800c772:	4b19      	ldr	r3, [pc, #100]	; (800c7d8 <__s2b+0x8c>)
 800c774:	4819      	ldr	r0, [pc, #100]	; (800c7dc <__s2b+0x90>)
 800c776:	21ce      	movs	r1, #206	; 0xce
 800c778:	f000 ff4c 	bl	800d614 <__assert_func>
 800c77c:	0052      	lsls	r2, r2, #1
 800c77e:	3101      	adds	r1, #1
 800c780:	e7f0      	b.n	800c764 <__s2b+0x18>
 800c782:	9b08      	ldr	r3, [sp, #32]
 800c784:	6143      	str	r3, [r0, #20]
 800c786:	2d09      	cmp	r5, #9
 800c788:	f04f 0301 	mov.w	r3, #1
 800c78c:	6103      	str	r3, [r0, #16]
 800c78e:	dd16      	ble.n	800c7be <__s2b+0x72>
 800c790:	f104 0909 	add.w	r9, r4, #9
 800c794:	46c8      	mov	r8, r9
 800c796:	442c      	add	r4, r5
 800c798:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c79c:	4601      	mov	r1, r0
 800c79e:	3b30      	subs	r3, #48	; 0x30
 800c7a0:	220a      	movs	r2, #10
 800c7a2:	4630      	mov	r0, r6
 800c7a4:	f7ff ff8c 	bl	800c6c0 <__multadd>
 800c7a8:	45a0      	cmp	r8, r4
 800c7aa:	d1f5      	bne.n	800c798 <__s2b+0x4c>
 800c7ac:	f1a5 0408 	sub.w	r4, r5, #8
 800c7b0:	444c      	add	r4, r9
 800c7b2:	1b2d      	subs	r5, r5, r4
 800c7b4:	1963      	adds	r3, r4, r5
 800c7b6:	42bb      	cmp	r3, r7
 800c7b8:	db04      	blt.n	800c7c4 <__s2b+0x78>
 800c7ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7be:	340a      	adds	r4, #10
 800c7c0:	2509      	movs	r5, #9
 800c7c2:	e7f6      	b.n	800c7b2 <__s2b+0x66>
 800c7c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c7c8:	4601      	mov	r1, r0
 800c7ca:	3b30      	subs	r3, #48	; 0x30
 800c7cc:	220a      	movs	r2, #10
 800c7ce:	4630      	mov	r0, r6
 800c7d0:	f7ff ff76 	bl	800c6c0 <__multadd>
 800c7d4:	e7ee      	b.n	800c7b4 <__s2b+0x68>
 800c7d6:	bf00      	nop
 800c7d8:	0800e1f0 	.word	0x0800e1f0
 800c7dc:	0800e2e0 	.word	0x0800e2e0

0800c7e0 <__hi0bits>:
 800c7e0:	0c03      	lsrs	r3, r0, #16
 800c7e2:	041b      	lsls	r3, r3, #16
 800c7e4:	b9d3      	cbnz	r3, 800c81c <__hi0bits+0x3c>
 800c7e6:	0400      	lsls	r0, r0, #16
 800c7e8:	2310      	movs	r3, #16
 800c7ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c7ee:	bf04      	itt	eq
 800c7f0:	0200      	lsleq	r0, r0, #8
 800c7f2:	3308      	addeq	r3, #8
 800c7f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c7f8:	bf04      	itt	eq
 800c7fa:	0100      	lsleq	r0, r0, #4
 800c7fc:	3304      	addeq	r3, #4
 800c7fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c802:	bf04      	itt	eq
 800c804:	0080      	lsleq	r0, r0, #2
 800c806:	3302      	addeq	r3, #2
 800c808:	2800      	cmp	r0, #0
 800c80a:	db05      	blt.n	800c818 <__hi0bits+0x38>
 800c80c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c810:	f103 0301 	add.w	r3, r3, #1
 800c814:	bf08      	it	eq
 800c816:	2320      	moveq	r3, #32
 800c818:	4618      	mov	r0, r3
 800c81a:	4770      	bx	lr
 800c81c:	2300      	movs	r3, #0
 800c81e:	e7e4      	b.n	800c7ea <__hi0bits+0xa>

0800c820 <__lo0bits>:
 800c820:	6803      	ldr	r3, [r0, #0]
 800c822:	f013 0207 	ands.w	r2, r3, #7
 800c826:	4601      	mov	r1, r0
 800c828:	d00b      	beq.n	800c842 <__lo0bits+0x22>
 800c82a:	07da      	lsls	r2, r3, #31
 800c82c:	d423      	bmi.n	800c876 <__lo0bits+0x56>
 800c82e:	0798      	lsls	r0, r3, #30
 800c830:	bf49      	itett	mi
 800c832:	085b      	lsrmi	r3, r3, #1
 800c834:	089b      	lsrpl	r3, r3, #2
 800c836:	2001      	movmi	r0, #1
 800c838:	600b      	strmi	r3, [r1, #0]
 800c83a:	bf5c      	itt	pl
 800c83c:	600b      	strpl	r3, [r1, #0]
 800c83e:	2002      	movpl	r0, #2
 800c840:	4770      	bx	lr
 800c842:	b298      	uxth	r0, r3
 800c844:	b9a8      	cbnz	r0, 800c872 <__lo0bits+0x52>
 800c846:	0c1b      	lsrs	r3, r3, #16
 800c848:	2010      	movs	r0, #16
 800c84a:	b2da      	uxtb	r2, r3
 800c84c:	b90a      	cbnz	r2, 800c852 <__lo0bits+0x32>
 800c84e:	3008      	adds	r0, #8
 800c850:	0a1b      	lsrs	r3, r3, #8
 800c852:	071a      	lsls	r2, r3, #28
 800c854:	bf04      	itt	eq
 800c856:	091b      	lsreq	r3, r3, #4
 800c858:	3004      	addeq	r0, #4
 800c85a:	079a      	lsls	r2, r3, #30
 800c85c:	bf04      	itt	eq
 800c85e:	089b      	lsreq	r3, r3, #2
 800c860:	3002      	addeq	r0, #2
 800c862:	07da      	lsls	r2, r3, #31
 800c864:	d403      	bmi.n	800c86e <__lo0bits+0x4e>
 800c866:	085b      	lsrs	r3, r3, #1
 800c868:	f100 0001 	add.w	r0, r0, #1
 800c86c:	d005      	beq.n	800c87a <__lo0bits+0x5a>
 800c86e:	600b      	str	r3, [r1, #0]
 800c870:	4770      	bx	lr
 800c872:	4610      	mov	r0, r2
 800c874:	e7e9      	b.n	800c84a <__lo0bits+0x2a>
 800c876:	2000      	movs	r0, #0
 800c878:	4770      	bx	lr
 800c87a:	2020      	movs	r0, #32
 800c87c:	4770      	bx	lr
	...

0800c880 <__i2b>:
 800c880:	b510      	push	{r4, lr}
 800c882:	460c      	mov	r4, r1
 800c884:	2101      	movs	r1, #1
 800c886:	f7ff feb9 	bl	800c5fc <_Balloc>
 800c88a:	4602      	mov	r2, r0
 800c88c:	b928      	cbnz	r0, 800c89a <__i2b+0x1a>
 800c88e:	4b05      	ldr	r3, [pc, #20]	; (800c8a4 <__i2b+0x24>)
 800c890:	4805      	ldr	r0, [pc, #20]	; (800c8a8 <__i2b+0x28>)
 800c892:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c896:	f000 febd 	bl	800d614 <__assert_func>
 800c89a:	2301      	movs	r3, #1
 800c89c:	6144      	str	r4, [r0, #20]
 800c89e:	6103      	str	r3, [r0, #16]
 800c8a0:	bd10      	pop	{r4, pc}
 800c8a2:	bf00      	nop
 800c8a4:	0800e1f0 	.word	0x0800e1f0
 800c8a8:	0800e2e0 	.word	0x0800e2e0

0800c8ac <__multiply>:
 800c8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b0:	4691      	mov	r9, r2
 800c8b2:	690a      	ldr	r2, [r1, #16]
 800c8b4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	bfb8      	it	lt
 800c8bc:	460b      	movlt	r3, r1
 800c8be:	460c      	mov	r4, r1
 800c8c0:	bfbc      	itt	lt
 800c8c2:	464c      	movlt	r4, r9
 800c8c4:	4699      	movlt	r9, r3
 800c8c6:	6927      	ldr	r7, [r4, #16]
 800c8c8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c8cc:	68a3      	ldr	r3, [r4, #8]
 800c8ce:	6861      	ldr	r1, [r4, #4]
 800c8d0:	eb07 060a 	add.w	r6, r7, sl
 800c8d4:	42b3      	cmp	r3, r6
 800c8d6:	b085      	sub	sp, #20
 800c8d8:	bfb8      	it	lt
 800c8da:	3101      	addlt	r1, #1
 800c8dc:	f7ff fe8e 	bl	800c5fc <_Balloc>
 800c8e0:	b930      	cbnz	r0, 800c8f0 <__multiply+0x44>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	4b44      	ldr	r3, [pc, #272]	; (800c9f8 <__multiply+0x14c>)
 800c8e6:	4845      	ldr	r0, [pc, #276]	; (800c9fc <__multiply+0x150>)
 800c8e8:	f240 115d 	movw	r1, #349	; 0x15d
 800c8ec:	f000 fe92 	bl	800d614 <__assert_func>
 800c8f0:	f100 0514 	add.w	r5, r0, #20
 800c8f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c8f8:	462b      	mov	r3, r5
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	4543      	cmp	r3, r8
 800c8fe:	d321      	bcc.n	800c944 <__multiply+0x98>
 800c900:	f104 0314 	add.w	r3, r4, #20
 800c904:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c908:	f109 0314 	add.w	r3, r9, #20
 800c90c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c910:	9202      	str	r2, [sp, #8]
 800c912:	1b3a      	subs	r2, r7, r4
 800c914:	3a15      	subs	r2, #21
 800c916:	f022 0203 	bic.w	r2, r2, #3
 800c91a:	3204      	adds	r2, #4
 800c91c:	f104 0115 	add.w	r1, r4, #21
 800c920:	428f      	cmp	r7, r1
 800c922:	bf38      	it	cc
 800c924:	2204      	movcc	r2, #4
 800c926:	9201      	str	r2, [sp, #4]
 800c928:	9a02      	ldr	r2, [sp, #8]
 800c92a:	9303      	str	r3, [sp, #12]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d80c      	bhi.n	800c94a <__multiply+0x9e>
 800c930:	2e00      	cmp	r6, #0
 800c932:	dd03      	ble.n	800c93c <__multiply+0x90>
 800c934:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d05a      	beq.n	800c9f2 <__multiply+0x146>
 800c93c:	6106      	str	r6, [r0, #16]
 800c93e:	b005      	add	sp, #20
 800c940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c944:	f843 2b04 	str.w	r2, [r3], #4
 800c948:	e7d8      	b.n	800c8fc <__multiply+0x50>
 800c94a:	f8b3 a000 	ldrh.w	sl, [r3]
 800c94e:	f1ba 0f00 	cmp.w	sl, #0
 800c952:	d024      	beq.n	800c99e <__multiply+0xf2>
 800c954:	f104 0e14 	add.w	lr, r4, #20
 800c958:	46a9      	mov	r9, r5
 800c95a:	f04f 0c00 	mov.w	ip, #0
 800c95e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c962:	f8d9 1000 	ldr.w	r1, [r9]
 800c966:	fa1f fb82 	uxth.w	fp, r2
 800c96a:	b289      	uxth	r1, r1
 800c96c:	fb0a 110b 	mla	r1, sl, fp, r1
 800c970:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c974:	f8d9 2000 	ldr.w	r2, [r9]
 800c978:	4461      	add	r1, ip
 800c97a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c97e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c982:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c986:	b289      	uxth	r1, r1
 800c988:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c98c:	4577      	cmp	r7, lr
 800c98e:	f849 1b04 	str.w	r1, [r9], #4
 800c992:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c996:	d8e2      	bhi.n	800c95e <__multiply+0xb2>
 800c998:	9a01      	ldr	r2, [sp, #4]
 800c99a:	f845 c002 	str.w	ip, [r5, r2]
 800c99e:	9a03      	ldr	r2, [sp, #12]
 800c9a0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c9a4:	3304      	adds	r3, #4
 800c9a6:	f1b9 0f00 	cmp.w	r9, #0
 800c9aa:	d020      	beq.n	800c9ee <__multiply+0x142>
 800c9ac:	6829      	ldr	r1, [r5, #0]
 800c9ae:	f104 0c14 	add.w	ip, r4, #20
 800c9b2:	46ae      	mov	lr, r5
 800c9b4:	f04f 0a00 	mov.w	sl, #0
 800c9b8:	f8bc b000 	ldrh.w	fp, [ip]
 800c9bc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c9c0:	fb09 220b 	mla	r2, r9, fp, r2
 800c9c4:	4492      	add	sl, r2
 800c9c6:	b289      	uxth	r1, r1
 800c9c8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c9cc:	f84e 1b04 	str.w	r1, [lr], #4
 800c9d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c9d4:	f8be 1000 	ldrh.w	r1, [lr]
 800c9d8:	0c12      	lsrs	r2, r2, #16
 800c9da:	fb09 1102 	mla	r1, r9, r2, r1
 800c9de:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c9e2:	4567      	cmp	r7, ip
 800c9e4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c9e8:	d8e6      	bhi.n	800c9b8 <__multiply+0x10c>
 800c9ea:	9a01      	ldr	r2, [sp, #4]
 800c9ec:	50a9      	str	r1, [r5, r2]
 800c9ee:	3504      	adds	r5, #4
 800c9f0:	e79a      	b.n	800c928 <__multiply+0x7c>
 800c9f2:	3e01      	subs	r6, #1
 800c9f4:	e79c      	b.n	800c930 <__multiply+0x84>
 800c9f6:	bf00      	nop
 800c9f8:	0800e1f0 	.word	0x0800e1f0
 800c9fc:	0800e2e0 	.word	0x0800e2e0

0800ca00 <__pow5mult>:
 800ca00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca04:	4615      	mov	r5, r2
 800ca06:	f012 0203 	ands.w	r2, r2, #3
 800ca0a:	4606      	mov	r6, r0
 800ca0c:	460f      	mov	r7, r1
 800ca0e:	d007      	beq.n	800ca20 <__pow5mult+0x20>
 800ca10:	4c25      	ldr	r4, [pc, #148]	; (800caa8 <__pow5mult+0xa8>)
 800ca12:	3a01      	subs	r2, #1
 800ca14:	2300      	movs	r3, #0
 800ca16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca1a:	f7ff fe51 	bl	800c6c0 <__multadd>
 800ca1e:	4607      	mov	r7, r0
 800ca20:	10ad      	asrs	r5, r5, #2
 800ca22:	d03d      	beq.n	800caa0 <__pow5mult+0xa0>
 800ca24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca26:	b97c      	cbnz	r4, 800ca48 <__pow5mult+0x48>
 800ca28:	2010      	movs	r0, #16
 800ca2a:	f7fc f9a9 	bl	8008d80 <malloc>
 800ca2e:	4602      	mov	r2, r0
 800ca30:	6270      	str	r0, [r6, #36]	; 0x24
 800ca32:	b928      	cbnz	r0, 800ca40 <__pow5mult+0x40>
 800ca34:	4b1d      	ldr	r3, [pc, #116]	; (800caac <__pow5mult+0xac>)
 800ca36:	481e      	ldr	r0, [pc, #120]	; (800cab0 <__pow5mult+0xb0>)
 800ca38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ca3c:	f000 fdea 	bl	800d614 <__assert_func>
 800ca40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca44:	6004      	str	r4, [r0, #0]
 800ca46:	60c4      	str	r4, [r0, #12]
 800ca48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca50:	b94c      	cbnz	r4, 800ca66 <__pow5mult+0x66>
 800ca52:	f240 2171 	movw	r1, #625	; 0x271
 800ca56:	4630      	mov	r0, r6
 800ca58:	f7ff ff12 	bl	800c880 <__i2b>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca62:	4604      	mov	r4, r0
 800ca64:	6003      	str	r3, [r0, #0]
 800ca66:	f04f 0900 	mov.w	r9, #0
 800ca6a:	07eb      	lsls	r3, r5, #31
 800ca6c:	d50a      	bpl.n	800ca84 <__pow5mult+0x84>
 800ca6e:	4639      	mov	r1, r7
 800ca70:	4622      	mov	r2, r4
 800ca72:	4630      	mov	r0, r6
 800ca74:	f7ff ff1a 	bl	800c8ac <__multiply>
 800ca78:	4639      	mov	r1, r7
 800ca7a:	4680      	mov	r8, r0
 800ca7c:	4630      	mov	r0, r6
 800ca7e:	f7ff fdfd 	bl	800c67c <_Bfree>
 800ca82:	4647      	mov	r7, r8
 800ca84:	106d      	asrs	r5, r5, #1
 800ca86:	d00b      	beq.n	800caa0 <__pow5mult+0xa0>
 800ca88:	6820      	ldr	r0, [r4, #0]
 800ca8a:	b938      	cbnz	r0, 800ca9c <__pow5mult+0x9c>
 800ca8c:	4622      	mov	r2, r4
 800ca8e:	4621      	mov	r1, r4
 800ca90:	4630      	mov	r0, r6
 800ca92:	f7ff ff0b 	bl	800c8ac <__multiply>
 800ca96:	6020      	str	r0, [r4, #0]
 800ca98:	f8c0 9000 	str.w	r9, [r0]
 800ca9c:	4604      	mov	r4, r0
 800ca9e:	e7e4      	b.n	800ca6a <__pow5mult+0x6a>
 800caa0:	4638      	mov	r0, r7
 800caa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800caa6:	bf00      	nop
 800caa8:	0800e430 	.word	0x0800e430
 800caac:	0800e17e 	.word	0x0800e17e
 800cab0:	0800e2e0 	.word	0x0800e2e0

0800cab4 <__lshift>:
 800cab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cab8:	460c      	mov	r4, r1
 800caba:	6849      	ldr	r1, [r1, #4]
 800cabc:	6923      	ldr	r3, [r4, #16]
 800cabe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cac2:	68a3      	ldr	r3, [r4, #8]
 800cac4:	4607      	mov	r7, r0
 800cac6:	4691      	mov	r9, r2
 800cac8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cacc:	f108 0601 	add.w	r6, r8, #1
 800cad0:	42b3      	cmp	r3, r6
 800cad2:	db0b      	blt.n	800caec <__lshift+0x38>
 800cad4:	4638      	mov	r0, r7
 800cad6:	f7ff fd91 	bl	800c5fc <_Balloc>
 800cada:	4605      	mov	r5, r0
 800cadc:	b948      	cbnz	r0, 800caf2 <__lshift+0x3e>
 800cade:	4602      	mov	r2, r0
 800cae0:	4b2a      	ldr	r3, [pc, #168]	; (800cb8c <__lshift+0xd8>)
 800cae2:	482b      	ldr	r0, [pc, #172]	; (800cb90 <__lshift+0xdc>)
 800cae4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cae8:	f000 fd94 	bl	800d614 <__assert_func>
 800caec:	3101      	adds	r1, #1
 800caee:	005b      	lsls	r3, r3, #1
 800caf0:	e7ee      	b.n	800cad0 <__lshift+0x1c>
 800caf2:	2300      	movs	r3, #0
 800caf4:	f100 0114 	add.w	r1, r0, #20
 800caf8:	f100 0210 	add.w	r2, r0, #16
 800cafc:	4618      	mov	r0, r3
 800cafe:	4553      	cmp	r3, sl
 800cb00:	db37      	blt.n	800cb72 <__lshift+0xbe>
 800cb02:	6920      	ldr	r0, [r4, #16]
 800cb04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb08:	f104 0314 	add.w	r3, r4, #20
 800cb0c:	f019 091f 	ands.w	r9, r9, #31
 800cb10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cb18:	d02f      	beq.n	800cb7a <__lshift+0xc6>
 800cb1a:	f1c9 0e20 	rsb	lr, r9, #32
 800cb1e:	468a      	mov	sl, r1
 800cb20:	f04f 0c00 	mov.w	ip, #0
 800cb24:	681a      	ldr	r2, [r3, #0]
 800cb26:	fa02 f209 	lsl.w	r2, r2, r9
 800cb2a:	ea42 020c 	orr.w	r2, r2, ip
 800cb2e:	f84a 2b04 	str.w	r2, [sl], #4
 800cb32:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb36:	4298      	cmp	r0, r3
 800cb38:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cb3c:	d8f2      	bhi.n	800cb24 <__lshift+0x70>
 800cb3e:	1b03      	subs	r3, r0, r4
 800cb40:	3b15      	subs	r3, #21
 800cb42:	f023 0303 	bic.w	r3, r3, #3
 800cb46:	3304      	adds	r3, #4
 800cb48:	f104 0215 	add.w	r2, r4, #21
 800cb4c:	4290      	cmp	r0, r2
 800cb4e:	bf38      	it	cc
 800cb50:	2304      	movcc	r3, #4
 800cb52:	f841 c003 	str.w	ip, [r1, r3]
 800cb56:	f1bc 0f00 	cmp.w	ip, #0
 800cb5a:	d001      	beq.n	800cb60 <__lshift+0xac>
 800cb5c:	f108 0602 	add.w	r6, r8, #2
 800cb60:	3e01      	subs	r6, #1
 800cb62:	4638      	mov	r0, r7
 800cb64:	612e      	str	r6, [r5, #16]
 800cb66:	4621      	mov	r1, r4
 800cb68:	f7ff fd88 	bl	800c67c <_Bfree>
 800cb6c:	4628      	mov	r0, r5
 800cb6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb72:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb76:	3301      	adds	r3, #1
 800cb78:	e7c1      	b.n	800cafe <__lshift+0x4a>
 800cb7a:	3904      	subs	r1, #4
 800cb7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb80:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb84:	4298      	cmp	r0, r3
 800cb86:	d8f9      	bhi.n	800cb7c <__lshift+0xc8>
 800cb88:	e7ea      	b.n	800cb60 <__lshift+0xac>
 800cb8a:	bf00      	nop
 800cb8c:	0800e1f0 	.word	0x0800e1f0
 800cb90:	0800e2e0 	.word	0x0800e2e0

0800cb94 <__mcmp>:
 800cb94:	b530      	push	{r4, r5, lr}
 800cb96:	6902      	ldr	r2, [r0, #16]
 800cb98:	690c      	ldr	r4, [r1, #16]
 800cb9a:	1b12      	subs	r2, r2, r4
 800cb9c:	d10e      	bne.n	800cbbc <__mcmp+0x28>
 800cb9e:	f100 0314 	add.w	r3, r0, #20
 800cba2:	3114      	adds	r1, #20
 800cba4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cba8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cbac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cbb0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cbb4:	42a5      	cmp	r5, r4
 800cbb6:	d003      	beq.n	800cbc0 <__mcmp+0x2c>
 800cbb8:	d305      	bcc.n	800cbc6 <__mcmp+0x32>
 800cbba:	2201      	movs	r2, #1
 800cbbc:	4610      	mov	r0, r2
 800cbbe:	bd30      	pop	{r4, r5, pc}
 800cbc0:	4283      	cmp	r3, r0
 800cbc2:	d3f3      	bcc.n	800cbac <__mcmp+0x18>
 800cbc4:	e7fa      	b.n	800cbbc <__mcmp+0x28>
 800cbc6:	f04f 32ff 	mov.w	r2, #4294967295
 800cbca:	e7f7      	b.n	800cbbc <__mcmp+0x28>

0800cbcc <__mdiff>:
 800cbcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd0:	460c      	mov	r4, r1
 800cbd2:	4606      	mov	r6, r0
 800cbd4:	4611      	mov	r1, r2
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	4690      	mov	r8, r2
 800cbda:	f7ff ffdb 	bl	800cb94 <__mcmp>
 800cbde:	1e05      	subs	r5, r0, #0
 800cbe0:	d110      	bne.n	800cc04 <__mdiff+0x38>
 800cbe2:	4629      	mov	r1, r5
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	f7ff fd09 	bl	800c5fc <_Balloc>
 800cbea:	b930      	cbnz	r0, 800cbfa <__mdiff+0x2e>
 800cbec:	4b3a      	ldr	r3, [pc, #232]	; (800ccd8 <__mdiff+0x10c>)
 800cbee:	4602      	mov	r2, r0
 800cbf0:	f240 2132 	movw	r1, #562	; 0x232
 800cbf4:	4839      	ldr	r0, [pc, #228]	; (800ccdc <__mdiff+0x110>)
 800cbf6:	f000 fd0d 	bl	800d614 <__assert_func>
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cc00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc04:	bfa4      	itt	ge
 800cc06:	4643      	movge	r3, r8
 800cc08:	46a0      	movge	r8, r4
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cc10:	bfa6      	itte	ge
 800cc12:	461c      	movge	r4, r3
 800cc14:	2500      	movge	r5, #0
 800cc16:	2501      	movlt	r5, #1
 800cc18:	f7ff fcf0 	bl	800c5fc <_Balloc>
 800cc1c:	b920      	cbnz	r0, 800cc28 <__mdiff+0x5c>
 800cc1e:	4b2e      	ldr	r3, [pc, #184]	; (800ccd8 <__mdiff+0x10c>)
 800cc20:	4602      	mov	r2, r0
 800cc22:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cc26:	e7e5      	b.n	800cbf4 <__mdiff+0x28>
 800cc28:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cc2c:	6926      	ldr	r6, [r4, #16]
 800cc2e:	60c5      	str	r5, [r0, #12]
 800cc30:	f104 0914 	add.w	r9, r4, #20
 800cc34:	f108 0514 	add.w	r5, r8, #20
 800cc38:	f100 0e14 	add.w	lr, r0, #20
 800cc3c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cc40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cc44:	f108 0210 	add.w	r2, r8, #16
 800cc48:	46f2      	mov	sl, lr
 800cc4a:	2100      	movs	r1, #0
 800cc4c:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cc54:	fa1f f883 	uxth.w	r8, r3
 800cc58:	fa11 f18b 	uxtah	r1, r1, fp
 800cc5c:	0c1b      	lsrs	r3, r3, #16
 800cc5e:	eba1 0808 	sub.w	r8, r1, r8
 800cc62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc6a:	fa1f f888 	uxth.w	r8, r8
 800cc6e:	1419      	asrs	r1, r3, #16
 800cc70:	454e      	cmp	r6, r9
 800cc72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cc76:	f84a 3b04 	str.w	r3, [sl], #4
 800cc7a:	d8e7      	bhi.n	800cc4c <__mdiff+0x80>
 800cc7c:	1b33      	subs	r3, r6, r4
 800cc7e:	3b15      	subs	r3, #21
 800cc80:	f023 0303 	bic.w	r3, r3, #3
 800cc84:	3304      	adds	r3, #4
 800cc86:	3415      	adds	r4, #21
 800cc88:	42a6      	cmp	r6, r4
 800cc8a:	bf38      	it	cc
 800cc8c:	2304      	movcc	r3, #4
 800cc8e:	441d      	add	r5, r3
 800cc90:	4473      	add	r3, lr
 800cc92:	469e      	mov	lr, r3
 800cc94:	462e      	mov	r6, r5
 800cc96:	4566      	cmp	r6, ip
 800cc98:	d30e      	bcc.n	800ccb8 <__mdiff+0xec>
 800cc9a:	f10c 0203 	add.w	r2, ip, #3
 800cc9e:	1b52      	subs	r2, r2, r5
 800cca0:	f022 0203 	bic.w	r2, r2, #3
 800cca4:	3d03      	subs	r5, #3
 800cca6:	45ac      	cmp	ip, r5
 800cca8:	bf38      	it	cc
 800ccaa:	2200      	movcc	r2, #0
 800ccac:	441a      	add	r2, r3
 800ccae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ccb2:	b17b      	cbz	r3, 800ccd4 <__mdiff+0x108>
 800ccb4:	6107      	str	r7, [r0, #16]
 800ccb6:	e7a3      	b.n	800cc00 <__mdiff+0x34>
 800ccb8:	f856 8b04 	ldr.w	r8, [r6], #4
 800ccbc:	fa11 f288 	uxtah	r2, r1, r8
 800ccc0:	1414      	asrs	r4, r2, #16
 800ccc2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ccc6:	b292      	uxth	r2, r2
 800ccc8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cccc:	f84e 2b04 	str.w	r2, [lr], #4
 800ccd0:	1421      	asrs	r1, r4, #16
 800ccd2:	e7e0      	b.n	800cc96 <__mdiff+0xca>
 800ccd4:	3f01      	subs	r7, #1
 800ccd6:	e7ea      	b.n	800ccae <__mdiff+0xe2>
 800ccd8:	0800e1f0 	.word	0x0800e1f0
 800ccdc:	0800e2e0 	.word	0x0800e2e0

0800cce0 <__ulp>:
 800cce0:	b082      	sub	sp, #8
 800cce2:	ed8d 0b00 	vstr	d0, [sp]
 800cce6:	9b01      	ldr	r3, [sp, #4]
 800cce8:	4912      	ldr	r1, [pc, #72]	; (800cd34 <__ulp+0x54>)
 800ccea:	4019      	ands	r1, r3
 800ccec:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ccf0:	2900      	cmp	r1, #0
 800ccf2:	dd05      	ble.n	800cd00 <__ulp+0x20>
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	ec43 2b10 	vmov	d0, r2, r3
 800ccfc:	b002      	add	sp, #8
 800ccfe:	4770      	bx	lr
 800cd00:	4249      	negs	r1, r1
 800cd02:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800cd06:	ea4f 5021 	mov.w	r0, r1, asr #20
 800cd0a:	f04f 0200 	mov.w	r2, #0
 800cd0e:	f04f 0300 	mov.w	r3, #0
 800cd12:	da04      	bge.n	800cd1e <__ulp+0x3e>
 800cd14:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cd18:	fa41 f300 	asr.w	r3, r1, r0
 800cd1c:	e7ec      	b.n	800ccf8 <__ulp+0x18>
 800cd1e:	f1a0 0114 	sub.w	r1, r0, #20
 800cd22:	291e      	cmp	r1, #30
 800cd24:	bfda      	itte	le
 800cd26:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800cd2a:	fa20 f101 	lsrle.w	r1, r0, r1
 800cd2e:	2101      	movgt	r1, #1
 800cd30:	460a      	mov	r2, r1
 800cd32:	e7e1      	b.n	800ccf8 <__ulp+0x18>
 800cd34:	7ff00000 	.word	0x7ff00000

0800cd38 <__b2d>:
 800cd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd3a:	6905      	ldr	r5, [r0, #16]
 800cd3c:	f100 0714 	add.w	r7, r0, #20
 800cd40:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800cd44:	1f2e      	subs	r6, r5, #4
 800cd46:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	f7ff fd48 	bl	800c7e0 <__hi0bits>
 800cd50:	f1c0 0320 	rsb	r3, r0, #32
 800cd54:	280a      	cmp	r0, #10
 800cd56:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800cdd4 <__b2d+0x9c>
 800cd5a:	600b      	str	r3, [r1, #0]
 800cd5c:	dc14      	bgt.n	800cd88 <__b2d+0x50>
 800cd5e:	f1c0 0e0b 	rsb	lr, r0, #11
 800cd62:	fa24 f10e 	lsr.w	r1, r4, lr
 800cd66:	42b7      	cmp	r7, r6
 800cd68:	ea41 030c 	orr.w	r3, r1, ip
 800cd6c:	bf34      	ite	cc
 800cd6e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd72:	2100      	movcs	r1, #0
 800cd74:	3015      	adds	r0, #21
 800cd76:	fa04 f000 	lsl.w	r0, r4, r0
 800cd7a:	fa21 f10e 	lsr.w	r1, r1, lr
 800cd7e:	ea40 0201 	orr.w	r2, r0, r1
 800cd82:	ec43 2b10 	vmov	d0, r2, r3
 800cd86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd88:	42b7      	cmp	r7, r6
 800cd8a:	bf3a      	itte	cc
 800cd8c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd90:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd94:	2100      	movcs	r1, #0
 800cd96:	380b      	subs	r0, #11
 800cd98:	d017      	beq.n	800cdca <__b2d+0x92>
 800cd9a:	f1c0 0c20 	rsb	ip, r0, #32
 800cd9e:	fa04 f500 	lsl.w	r5, r4, r0
 800cda2:	42be      	cmp	r6, r7
 800cda4:	fa21 f40c 	lsr.w	r4, r1, ip
 800cda8:	ea45 0504 	orr.w	r5, r5, r4
 800cdac:	bf8c      	ite	hi
 800cdae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cdb2:	2400      	movls	r4, #0
 800cdb4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800cdb8:	fa01 f000 	lsl.w	r0, r1, r0
 800cdbc:	fa24 f40c 	lsr.w	r4, r4, ip
 800cdc0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cdc4:	ea40 0204 	orr.w	r2, r0, r4
 800cdc8:	e7db      	b.n	800cd82 <__b2d+0x4a>
 800cdca:	ea44 030c 	orr.w	r3, r4, ip
 800cdce:	460a      	mov	r2, r1
 800cdd0:	e7d7      	b.n	800cd82 <__b2d+0x4a>
 800cdd2:	bf00      	nop
 800cdd4:	3ff00000 	.word	0x3ff00000

0800cdd8 <__d2b>:
 800cdd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cddc:	4689      	mov	r9, r1
 800cdde:	2101      	movs	r1, #1
 800cde0:	ec57 6b10 	vmov	r6, r7, d0
 800cde4:	4690      	mov	r8, r2
 800cde6:	f7ff fc09 	bl	800c5fc <_Balloc>
 800cdea:	4604      	mov	r4, r0
 800cdec:	b930      	cbnz	r0, 800cdfc <__d2b+0x24>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	4b25      	ldr	r3, [pc, #148]	; (800ce88 <__d2b+0xb0>)
 800cdf2:	4826      	ldr	r0, [pc, #152]	; (800ce8c <__d2b+0xb4>)
 800cdf4:	f240 310a 	movw	r1, #778	; 0x30a
 800cdf8:	f000 fc0c 	bl	800d614 <__assert_func>
 800cdfc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ce00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ce04:	bb35      	cbnz	r5, 800ce54 <__d2b+0x7c>
 800ce06:	2e00      	cmp	r6, #0
 800ce08:	9301      	str	r3, [sp, #4]
 800ce0a:	d028      	beq.n	800ce5e <__d2b+0x86>
 800ce0c:	4668      	mov	r0, sp
 800ce0e:	9600      	str	r6, [sp, #0]
 800ce10:	f7ff fd06 	bl	800c820 <__lo0bits>
 800ce14:	9900      	ldr	r1, [sp, #0]
 800ce16:	b300      	cbz	r0, 800ce5a <__d2b+0x82>
 800ce18:	9a01      	ldr	r2, [sp, #4]
 800ce1a:	f1c0 0320 	rsb	r3, r0, #32
 800ce1e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce22:	430b      	orrs	r3, r1
 800ce24:	40c2      	lsrs	r2, r0
 800ce26:	6163      	str	r3, [r4, #20]
 800ce28:	9201      	str	r2, [sp, #4]
 800ce2a:	9b01      	ldr	r3, [sp, #4]
 800ce2c:	61a3      	str	r3, [r4, #24]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	bf14      	ite	ne
 800ce32:	2202      	movne	r2, #2
 800ce34:	2201      	moveq	r2, #1
 800ce36:	6122      	str	r2, [r4, #16]
 800ce38:	b1d5      	cbz	r5, 800ce70 <__d2b+0x98>
 800ce3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ce3e:	4405      	add	r5, r0
 800ce40:	f8c9 5000 	str.w	r5, [r9]
 800ce44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ce48:	f8c8 0000 	str.w	r0, [r8]
 800ce4c:	4620      	mov	r0, r4
 800ce4e:	b003      	add	sp, #12
 800ce50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce58:	e7d5      	b.n	800ce06 <__d2b+0x2e>
 800ce5a:	6161      	str	r1, [r4, #20]
 800ce5c:	e7e5      	b.n	800ce2a <__d2b+0x52>
 800ce5e:	a801      	add	r0, sp, #4
 800ce60:	f7ff fcde 	bl	800c820 <__lo0bits>
 800ce64:	9b01      	ldr	r3, [sp, #4]
 800ce66:	6163      	str	r3, [r4, #20]
 800ce68:	2201      	movs	r2, #1
 800ce6a:	6122      	str	r2, [r4, #16]
 800ce6c:	3020      	adds	r0, #32
 800ce6e:	e7e3      	b.n	800ce38 <__d2b+0x60>
 800ce70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce78:	f8c9 0000 	str.w	r0, [r9]
 800ce7c:	6918      	ldr	r0, [r3, #16]
 800ce7e:	f7ff fcaf 	bl	800c7e0 <__hi0bits>
 800ce82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce86:	e7df      	b.n	800ce48 <__d2b+0x70>
 800ce88:	0800e1f0 	.word	0x0800e1f0
 800ce8c:	0800e2e0 	.word	0x0800e2e0

0800ce90 <__ratio>:
 800ce90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce94:	4688      	mov	r8, r1
 800ce96:	4669      	mov	r1, sp
 800ce98:	4681      	mov	r9, r0
 800ce9a:	f7ff ff4d 	bl	800cd38 <__b2d>
 800ce9e:	a901      	add	r1, sp, #4
 800cea0:	4640      	mov	r0, r8
 800cea2:	ec55 4b10 	vmov	r4, r5, d0
 800cea6:	f7ff ff47 	bl	800cd38 <__b2d>
 800ceaa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ceae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ceb2:	eba3 0c02 	sub.w	ip, r3, r2
 800ceb6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ceba:	1a9b      	subs	r3, r3, r2
 800cebc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cec0:	ec51 0b10 	vmov	r0, r1, d0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	bfd6      	itet	le
 800cec8:	460a      	movle	r2, r1
 800ceca:	462a      	movgt	r2, r5
 800cecc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ced0:	468b      	mov	fp, r1
 800ced2:	462f      	mov	r7, r5
 800ced4:	bfd4      	ite	le
 800ced6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ceda:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cede:	4620      	mov	r0, r4
 800cee0:	ee10 2a10 	vmov	r2, s0
 800cee4:	465b      	mov	r3, fp
 800cee6:	4639      	mov	r1, r7
 800cee8:	f7f3 fc88 	bl	80007fc <__aeabi_ddiv>
 800ceec:	ec41 0b10 	vmov	d0, r0, r1
 800cef0:	b003      	add	sp, #12
 800cef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cef6 <__copybits>:
 800cef6:	3901      	subs	r1, #1
 800cef8:	b570      	push	{r4, r5, r6, lr}
 800cefa:	1149      	asrs	r1, r1, #5
 800cefc:	6914      	ldr	r4, [r2, #16]
 800cefe:	3101      	adds	r1, #1
 800cf00:	f102 0314 	add.w	r3, r2, #20
 800cf04:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cf08:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cf0c:	1f05      	subs	r5, r0, #4
 800cf0e:	42a3      	cmp	r3, r4
 800cf10:	d30c      	bcc.n	800cf2c <__copybits+0x36>
 800cf12:	1aa3      	subs	r3, r4, r2
 800cf14:	3b11      	subs	r3, #17
 800cf16:	f023 0303 	bic.w	r3, r3, #3
 800cf1a:	3211      	adds	r2, #17
 800cf1c:	42a2      	cmp	r2, r4
 800cf1e:	bf88      	it	hi
 800cf20:	2300      	movhi	r3, #0
 800cf22:	4418      	add	r0, r3
 800cf24:	2300      	movs	r3, #0
 800cf26:	4288      	cmp	r0, r1
 800cf28:	d305      	bcc.n	800cf36 <__copybits+0x40>
 800cf2a:	bd70      	pop	{r4, r5, r6, pc}
 800cf2c:	f853 6b04 	ldr.w	r6, [r3], #4
 800cf30:	f845 6f04 	str.w	r6, [r5, #4]!
 800cf34:	e7eb      	b.n	800cf0e <__copybits+0x18>
 800cf36:	f840 3b04 	str.w	r3, [r0], #4
 800cf3a:	e7f4      	b.n	800cf26 <__copybits+0x30>

0800cf3c <__any_on>:
 800cf3c:	f100 0214 	add.w	r2, r0, #20
 800cf40:	6900      	ldr	r0, [r0, #16]
 800cf42:	114b      	asrs	r3, r1, #5
 800cf44:	4298      	cmp	r0, r3
 800cf46:	b510      	push	{r4, lr}
 800cf48:	db11      	blt.n	800cf6e <__any_on+0x32>
 800cf4a:	dd0a      	ble.n	800cf62 <__any_on+0x26>
 800cf4c:	f011 011f 	ands.w	r1, r1, #31
 800cf50:	d007      	beq.n	800cf62 <__any_on+0x26>
 800cf52:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cf56:	fa24 f001 	lsr.w	r0, r4, r1
 800cf5a:	fa00 f101 	lsl.w	r1, r0, r1
 800cf5e:	428c      	cmp	r4, r1
 800cf60:	d10b      	bne.n	800cf7a <__any_on+0x3e>
 800cf62:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d803      	bhi.n	800cf72 <__any_on+0x36>
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	bd10      	pop	{r4, pc}
 800cf6e:	4603      	mov	r3, r0
 800cf70:	e7f7      	b.n	800cf62 <__any_on+0x26>
 800cf72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf76:	2900      	cmp	r1, #0
 800cf78:	d0f5      	beq.n	800cf66 <__any_on+0x2a>
 800cf7a:	2001      	movs	r0, #1
 800cf7c:	e7f6      	b.n	800cf6c <__any_on+0x30>

0800cf7e <_calloc_r>:
 800cf7e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf80:	fba1 2402 	umull	r2, r4, r1, r2
 800cf84:	b94c      	cbnz	r4, 800cf9a <_calloc_r+0x1c>
 800cf86:	4611      	mov	r1, r2
 800cf88:	9201      	str	r2, [sp, #4]
 800cf8a:	f7fb ff8b 	bl	8008ea4 <_malloc_r>
 800cf8e:	9a01      	ldr	r2, [sp, #4]
 800cf90:	4605      	mov	r5, r0
 800cf92:	b930      	cbnz	r0, 800cfa2 <_calloc_r+0x24>
 800cf94:	4628      	mov	r0, r5
 800cf96:	b003      	add	sp, #12
 800cf98:	bd30      	pop	{r4, r5, pc}
 800cf9a:	220c      	movs	r2, #12
 800cf9c:	6002      	str	r2, [r0, #0]
 800cf9e:	2500      	movs	r5, #0
 800cfa0:	e7f8      	b.n	800cf94 <_calloc_r+0x16>
 800cfa2:	4621      	mov	r1, r4
 800cfa4:	f7fb ff0a 	bl	8008dbc <memset>
 800cfa8:	e7f4      	b.n	800cf94 <_calloc_r+0x16>

0800cfaa <__ssputs_r>:
 800cfaa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfae:	688e      	ldr	r6, [r1, #8]
 800cfb0:	429e      	cmp	r6, r3
 800cfb2:	4682      	mov	sl, r0
 800cfb4:	460c      	mov	r4, r1
 800cfb6:	4690      	mov	r8, r2
 800cfb8:	461f      	mov	r7, r3
 800cfba:	d838      	bhi.n	800d02e <__ssputs_r+0x84>
 800cfbc:	898a      	ldrh	r2, [r1, #12]
 800cfbe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cfc2:	d032      	beq.n	800d02a <__ssputs_r+0x80>
 800cfc4:	6825      	ldr	r5, [r4, #0]
 800cfc6:	6909      	ldr	r1, [r1, #16]
 800cfc8:	eba5 0901 	sub.w	r9, r5, r1
 800cfcc:	6965      	ldr	r5, [r4, #20]
 800cfce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	444b      	add	r3, r9
 800cfda:	106d      	asrs	r5, r5, #1
 800cfdc:	429d      	cmp	r5, r3
 800cfde:	bf38      	it	cc
 800cfe0:	461d      	movcc	r5, r3
 800cfe2:	0553      	lsls	r3, r2, #21
 800cfe4:	d531      	bpl.n	800d04a <__ssputs_r+0xa0>
 800cfe6:	4629      	mov	r1, r5
 800cfe8:	f7fb ff5c 	bl	8008ea4 <_malloc_r>
 800cfec:	4606      	mov	r6, r0
 800cfee:	b950      	cbnz	r0, 800d006 <__ssputs_r+0x5c>
 800cff0:	230c      	movs	r3, #12
 800cff2:	f8ca 3000 	str.w	r3, [sl]
 800cff6:	89a3      	ldrh	r3, [r4, #12]
 800cff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cffc:	81a3      	strh	r3, [r4, #12]
 800cffe:	f04f 30ff 	mov.w	r0, #4294967295
 800d002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d006:	6921      	ldr	r1, [r4, #16]
 800d008:	464a      	mov	r2, r9
 800d00a:	f7fb fec9 	bl	8008da0 <memcpy>
 800d00e:	89a3      	ldrh	r3, [r4, #12]
 800d010:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d018:	81a3      	strh	r3, [r4, #12]
 800d01a:	6126      	str	r6, [r4, #16]
 800d01c:	6165      	str	r5, [r4, #20]
 800d01e:	444e      	add	r6, r9
 800d020:	eba5 0509 	sub.w	r5, r5, r9
 800d024:	6026      	str	r6, [r4, #0]
 800d026:	60a5      	str	r5, [r4, #8]
 800d028:	463e      	mov	r6, r7
 800d02a:	42be      	cmp	r6, r7
 800d02c:	d900      	bls.n	800d030 <__ssputs_r+0x86>
 800d02e:	463e      	mov	r6, r7
 800d030:	6820      	ldr	r0, [r4, #0]
 800d032:	4632      	mov	r2, r6
 800d034:	4641      	mov	r1, r8
 800d036:	f000 fb61 	bl	800d6fc <memmove>
 800d03a:	68a3      	ldr	r3, [r4, #8]
 800d03c:	1b9b      	subs	r3, r3, r6
 800d03e:	60a3      	str	r3, [r4, #8]
 800d040:	6823      	ldr	r3, [r4, #0]
 800d042:	4433      	add	r3, r6
 800d044:	6023      	str	r3, [r4, #0]
 800d046:	2000      	movs	r0, #0
 800d048:	e7db      	b.n	800d002 <__ssputs_r+0x58>
 800d04a:	462a      	mov	r2, r5
 800d04c:	f000 fb70 	bl	800d730 <_realloc_r>
 800d050:	4606      	mov	r6, r0
 800d052:	2800      	cmp	r0, #0
 800d054:	d1e1      	bne.n	800d01a <__ssputs_r+0x70>
 800d056:	6921      	ldr	r1, [r4, #16]
 800d058:	4650      	mov	r0, sl
 800d05a:	f7fb feb7 	bl	8008dcc <_free_r>
 800d05e:	e7c7      	b.n	800cff0 <__ssputs_r+0x46>

0800d060 <_svfiprintf_r>:
 800d060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d064:	4698      	mov	r8, r3
 800d066:	898b      	ldrh	r3, [r1, #12]
 800d068:	061b      	lsls	r3, r3, #24
 800d06a:	b09d      	sub	sp, #116	; 0x74
 800d06c:	4607      	mov	r7, r0
 800d06e:	460d      	mov	r5, r1
 800d070:	4614      	mov	r4, r2
 800d072:	d50e      	bpl.n	800d092 <_svfiprintf_r+0x32>
 800d074:	690b      	ldr	r3, [r1, #16]
 800d076:	b963      	cbnz	r3, 800d092 <_svfiprintf_r+0x32>
 800d078:	2140      	movs	r1, #64	; 0x40
 800d07a:	f7fb ff13 	bl	8008ea4 <_malloc_r>
 800d07e:	6028      	str	r0, [r5, #0]
 800d080:	6128      	str	r0, [r5, #16]
 800d082:	b920      	cbnz	r0, 800d08e <_svfiprintf_r+0x2e>
 800d084:	230c      	movs	r3, #12
 800d086:	603b      	str	r3, [r7, #0]
 800d088:	f04f 30ff 	mov.w	r0, #4294967295
 800d08c:	e0d1      	b.n	800d232 <_svfiprintf_r+0x1d2>
 800d08e:	2340      	movs	r3, #64	; 0x40
 800d090:	616b      	str	r3, [r5, #20]
 800d092:	2300      	movs	r3, #0
 800d094:	9309      	str	r3, [sp, #36]	; 0x24
 800d096:	2320      	movs	r3, #32
 800d098:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d09c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0a0:	2330      	movs	r3, #48	; 0x30
 800d0a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d24c <_svfiprintf_r+0x1ec>
 800d0a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0aa:	f04f 0901 	mov.w	r9, #1
 800d0ae:	4623      	mov	r3, r4
 800d0b0:	469a      	mov	sl, r3
 800d0b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0b6:	b10a      	cbz	r2, 800d0bc <_svfiprintf_r+0x5c>
 800d0b8:	2a25      	cmp	r2, #37	; 0x25
 800d0ba:	d1f9      	bne.n	800d0b0 <_svfiprintf_r+0x50>
 800d0bc:	ebba 0b04 	subs.w	fp, sl, r4
 800d0c0:	d00b      	beq.n	800d0da <_svfiprintf_r+0x7a>
 800d0c2:	465b      	mov	r3, fp
 800d0c4:	4622      	mov	r2, r4
 800d0c6:	4629      	mov	r1, r5
 800d0c8:	4638      	mov	r0, r7
 800d0ca:	f7ff ff6e 	bl	800cfaa <__ssputs_r>
 800d0ce:	3001      	adds	r0, #1
 800d0d0:	f000 80aa 	beq.w	800d228 <_svfiprintf_r+0x1c8>
 800d0d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0d6:	445a      	add	r2, fp
 800d0d8:	9209      	str	r2, [sp, #36]	; 0x24
 800d0da:	f89a 3000 	ldrb.w	r3, [sl]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	f000 80a2 	beq.w	800d228 <_svfiprintf_r+0x1c8>
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	f04f 32ff 	mov.w	r2, #4294967295
 800d0ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0ee:	f10a 0a01 	add.w	sl, sl, #1
 800d0f2:	9304      	str	r3, [sp, #16]
 800d0f4:	9307      	str	r3, [sp, #28]
 800d0f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0fa:	931a      	str	r3, [sp, #104]	; 0x68
 800d0fc:	4654      	mov	r4, sl
 800d0fe:	2205      	movs	r2, #5
 800d100:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d104:	4851      	ldr	r0, [pc, #324]	; (800d24c <_svfiprintf_r+0x1ec>)
 800d106:	f7f3 f843 	bl	8000190 <memchr>
 800d10a:	9a04      	ldr	r2, [sp, #16]
 800d10c:	b9d8      	cbnz	r0, 800d146 <_svfiprintf_r+0xe6>
 800d10e:	06d0      	lsls	r0, r2, #27
 800d110:	bf44      	itt	mi
 800d112:	2320      	movmi	r3, #32
 800d114:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d118:	0711      	lsls	r1, r2, #28
 800d11a:	bf44      	itt	mi
 800d11c:	232b      	movmi	r3, #43	; 0x2b
 800d11e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d122:	f89a 3000 	ldrb.w	r3, [sl]
 800d126:	2b2a      	cmp	r3, #42	; 0x2a
 800d128:	d015      	beq.n	800d156 <_svfiprintf_r+0xf6>
 800d12a:	9a07      	ldr	r2, [sp, #28]
 800d12c:	4654      	mov	r4, sl
 800d12e:	2000      	movs	r0, #0
 800d130:	f04f 0c0a 	mov.w	ip, #10
 800d134:	4621      	mov	r1, r4
 800d136:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d13a:	3b30      	subs	r3, #48	; 0x30
 800d13c:	2b09      	cmp	r3, #9
 800d13e:	d94e      	bls.n	800d1de <_svfiprintf_r+0x17e>
 800d140:	b1b0      	cbz	r0, 800d170 <_svfiprintf_r+0x110>
 800d142:	9207      	str	r2, [sp, #28]
 800d144:	e014      	b.n	800d170 <_svfiprintf_r+0x110>
 800d146:	eba0 0308 	sub.w	r3, r0, r8
 800d14a:	fa09 f303 	lsl.w	r3, r9, r3
 800d14e:	4313      	orrs	r3, r2
 800d150:	9304      	str	r3, [sp, #16]
 800d152:	46a2      	mov	sl, r4
 800d154:	e7d2      	b.n	800d0fc <_svfiprintf_r+0x9c>
 800d156:	9b03      	ldr	r3, [sp, #12]
 800d158:	1d19      	adds	r1, r3, #4
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	9103      	str	r1, [sp, #12]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	bfbb      	ittet	lt
 800d162:	425b      	neglt	r3, r3
 800d164:	f042 0202 	orrlt.w	r2, r2, #2
 800d168:	9307      	strge	r3, [sp, #28]
 800d16a:	9307      	strlt	r3, [sp, #28]
 800d16c:	bfb8      	it	lt
 800d16e:	9204      	strlt	r2, [sp, #16]
 800d170:	7823      	ldrb	r3, [r4, #0]
 800d172:	2b2e      	cmp	r3, #46	; 0x2e
 800d174:	d10c      	bne.n	800d190 <_svfiprintf_r+0x130>
 800d176:	7863      	ldrb	r3, [r4, #1]
 800d178:	2b2a      	cmp	r3, #42	; 0x2a
 800d17a:	d135      	bne.n	800d1e8 <_svfiprintf_r+0x188>
 800d17c:	9b03      	ldr	r3, [sp, #12]
 800d17e:	1d1a      	adds	r2, r3, #4
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	9203      	str	r2, [sp, #12]
 800d184:	2b00      	cmp	r3, #0
 800d186:	bfb8      	it	lt
 800d188:	f04f 33ff 	movlt.w	r3, #4294967295
 800d18c:	3402      	adds	r4, #2
 800d18e:	9305      	str	r3, [sp, #20]
 800d190:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d25c <_svfiprintf_r+0x1fc>
 800d194:	7821      	ldrb	r1, [r4, #0]
 800d196:	2203      	movs	r2, #3
 800d198:	4650      	mov	r0, sl
 800d19a:	f7f2 fff9 	bl	8000190 <memchr>
 800d19e:	b140      	cbz	r0, 800d1b2 <_svfiprintf_r+0x152>
 800d1a0:	2340      	movs	r3, #64	; 0x40
 800d1a2:	eba0 000a 	sub.w	r0, r0, sl
 800d1a6:	fa03 f000 	lsl.w	r0, r3, r0
 800d1aa:	9b04      	ldr	r3, [sp, #16]
 800d1ac:	4303      	orrs	r3, r0
 800d1ae:	3401      	adds	r4, #1
 800d1b0:	9304      	str	r3, [sp, #16]
 800d1b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1b6:	4826      	ldr	r0, [pc, #152]	; (800d250 <_svfiprintf_r+0x1f0>)
 800d1b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d1bc:	2206      	movs	r2, #6
 800d1be:	f7f2 ffe7 	bl	8000190 <memchr>
 800d1c2:	2800      	cmp	r0, #0
 800d1c4:	d038      	beq.n	800d238 <_svfiprintf_r+0x1d8>
 800d1c6:	4b23      	ldr	r3, [pc, #140]	; (800d254 <_svfiprintf_r+0x1f4>)
 800d1c8:	bb1b      	cbnz	r3, 800d212 <_svfiprintf_r+0x1b2>
 800d1ca:	9b03      	ldr	r3, [sp, #12]
 800d1cc:	3307      	adds	r3, #7
 800d1ce:	f023 0307 	bic.w	r3, r3, #7
 800d1d2:	3308      	adds	r3, #8
 800d1d4:	9303      	str	r3, [sp, #12]
 800d1d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1d8:	4433      	add	r3, r6
 800d1da:	9309      	str	r3, [sp, #36]	; 0x24
 800d1dc:	e767      	b.n	800d0ae <_svfiprintf_r+0x4e>
 800d1de:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1e2:	460c      	mov	r4, r1
 800d1e4:	2001      	movs	r0, #1
 800d1e6:	e7a5      	b.n	800d134 <_svfiprintf_r+0xd4>
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	3401      	adds	r4, #1
 800d1ec:	9305      	str	r3, [sp, #20]
 800d1ee:	4619      	mov	r1, r3
 800d1f0:	f04f 0c0a 	mov.w	ip, #10
 800d1f4:	4620      	mov	r0, r4
 800d1f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1fa:	3a30      	subs	r2, #48	; 0x30
 800d1fc:	2a09      	cmp	r2, #9
 800d1fe:	d903      	bls.n	800d208 <_svfiprintf_r+0x1a8>
 800d200:	2b00      	cmp	r3, #0
 800d202:	d0c5      	beq.n	800d190 <_svfiprintf_r+0x130>
 800d204:	9105      	str	r1, [sp, #20]
 800d206:	e7c3      	b.n	800d190 <_svfiprintf_r+0x130>
 800d208:	fb0c 2101 	mla	r1, ip, r1, r2
 800d20c:	4604      	mov	r4, r0
 800d20e:	2301      	movs	r3, #1
 800d210:	e7f0      	b.n	800d1f4 <_svfiprintf_r+0x194>
 800d212:	ab03      	add	r3, sp, #12
 800d214:	9300      	str	r3, [sp, #0]
 800d216:	462a      	mov	r2, r5
 800d218:	4b0f      	ldr	r3, [pc, #60]	; (800d258 <_svfiprintf_r+0x1f8>)
 800d21a:	a904      	add	r1, sp, #16
 800d21c:	4638      	mov	r0, r7
 800d21e:	f7fb ff55 	bl	80090cc <_printf_float>
 800d222:	1c42      	adds	r2, r0, #1
 800d224:	4606      	mov	r6, r0
 800d226:	d1d6      	bne.n	800d1d6 <_svfiprintf_r+0x176>
 800d228:	89ab      	ldrh	r3, [r5, #12]
 800d22a:	065b      	lsls	r3, r3, #25
 800d22c:	f53f af2c 	bmi.w	800d088 <_svfiprintf_r+0x28>
 800d230:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d232:	b01d      	add	sp, #116	; 0x74
 800d234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d238:	ab03      	add	r3, sp, #12
 800d23a:	9300      	str	r3, [sp, #0]
 800d23c:	462a      	mov	r2, r5
 800d23e:	4b06      	ldr	r3, [pc, #24]	; (800d258 <_svfiprintf_r+0x1f8>)
 800d240:	a904      	add	r1, sp, #16
 800d242:	4638      	mov	r0, r7
 800d244:	f7fc f9e6 	bl	8009614 <_printf_i>
 800d248:	e7eb      	b.n	800d222 <_svfiprintf_r+0x1c2>
 800d24a:	bf00      	nop
 800d24c:	0800e43c 	.word	0x0800e43c
 800d250:	0800e446 	.word	0x0800e446
 800d254:	080090cd 	.word	0x080090cd
 800d258:	0800cfab 	.word	0x0800cfab
 800d25c:	0800e442 	.word	0x0800e442

0800d260 <__sfputc_r>:
 800d260:	6893      	ldr	r3, [r2, #8]
 800d262:	3b01      	subs	r3, #1
 800d264:	2b00      	cmp	r3, #0
 800d266:	b410      	push	{r4}
 800d268:	6093      	str	r3, [r2, #8]
 800d26a:	da08      	bge.n	800d27e <__sfputc_r+0x1e>
 800d26c:	6994      	ldr	r4, [r2, #24]
 800d26e:	42a3      	cmp	r3, r4
 800d270:	db01      	blt.n	800d276 <__sfputc_r+0x16>
 800d272:	290a      	cmp	r1, #10
 800d274:	d103      	bne.n	800d27e <__sfputc_r+0x1e>
 800d276:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d27a:	f7fd bcd5 	b.w	800ac28 <__swbuf_r>
 800d27e:	6813      	ldr	r3, [r2, #0]
 800d280:	1c58      	adds	r0, r3, #1
 800d282:	6010      	str	r0, [r2, #0]
 800d284:	7019      	strb	r1, [r3, #0]
 800d286:	4608      	mov	r0, r1
 800d288:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d28c:	4770      	bx	lr

0800d28e <__sfputs_r>:
 800d28e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d290:	4606      	mov	r6, r0
 800d292:	460f      	mov	r7, r1
 800d294:	4614      	mov	r4, r2
 800d296:	18d5      	adds	r5, r2, r3
 800d298:	42ac      	cmp	r4, r5
 800d29a:	d101      	bne.n	800d2a0 <__sfputs_r+0x12>
 800d29c:	2000      	movs	r0, #0
 800d29e:	e007      	b.n	800d2b0 <__sfputs_r+0x22>
 800d2a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2a4:	463a      	mov	r2, r7
 800d2a6:	4630      	mov	r0, r6
 800d2a8:	f7ff ffda 	bl	800d260 <__sfputc_r>
 800d2ac:	1c43      	adds	r3, r0, #1
 800d2ae:	d1f3      	bne.n	800d298 <__sfputs_r+0xa>
 800d2b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d2b4 <_vfiprintf_r>:
 800d2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b8:	460d      	mov	r5, r1
 800d2ba:	b09d      	sub	sp, #116	; 0x74
 800d2bc:	4614      	mov	r4, r2
 800d2be:	4698      	mov	r8, r3
 800d2c0:	4606      	mov	r6, r0
 800d2c2:	b118      	cbz	r0, 800d2cc <_vfiprintf_r+0x18>
 800d2c4:	6983      	ldr	r3, [r0, #24]
 800d2c6:	b90b      	cbnz	r3, 800d2cc <_vfiprintf_r+0x18>
 800d2c8:	f7fe fd02 	bl	800bcd0 <__sinit>
 800d2cc:	4b89      	ldr	r3, [pc, #548]	; (800d4f4 <_vfiprintf_r+0x240>)
 800d2ce:	429d      	cmp	r5, r3
 800d2d0:	d11b      	bne.n	800d30a <_vfiprintf_r+0x56>
 800d2d2:	6875      	ldr	r5, [r6, #4]
 800d2d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2d6:	07d9      	lsls	r1, r3, #31
 800d2d8:	d405      	bmi.n	800d2e6 <_vfiprintf_r+0x32>
 800d2da:	89ab      	ldrh	r3, [r5, #12]
 800d2dc:	059a      	lsls	r2, r3, #22
 800d2de:	d402      	bmi.n	800d2e6 <_vfiprintf_r+0x32>
 800d2e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2e2:	f7ff f906 	bl	800c4f2 <__retarget_lock_acquire_recursive>
 800d2e6:	89ab      	ldrh	r3, [r5, #12]
 800d2e8:	071b      	lsls	r3, r3, #28
 800d2ea:	d501      	bpl.n	800d2f0 <_vfiprintf_r+0x3c>
 800d2ec:	692b      	ldr	r3, [r5, #16]
 800d2ee:	b9eb      	cbnz	r3, 800d32c <_vfiprintf_r+0x78>
 800d2f0:	4629      	mov	r1, r5
 800d2f2:	4630      	mov	r0, r6
 800d2f4:	f7fd fcea 	bl	800accc <__swsetup_r>
 800d2f8:	b1c0      	cbz	r0, 800d32c <_vfiprintf_r+0x78>
 800d2fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2fc:	07dc      	lsls	r4, r3, #31
 800d2fe:	d50e      	bpl.n	800d31e <_vfiprintf_r+0x6a>
 800d300:	f04f 30ff 	mov.w	r0, #4294967295
 800d304:	b01d      	add	sp, #116	; 0x74
 800d306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d30a:	4b7b      	ldr	r3, [pc, #492]	; (800d4f8 <_vfiprintf_r+0x244>)
 800d30c:	429d      	cmp	r5, r3
 800d30e:	d101      	bne.n	800d314 <_vfiprintf_r+0x60>
 800d310:	68b5      	ldr	r5, [r6, #8]
 800d312:	e7df      	b.n	800d2d4 <_vfiprintf_r+0x20>
 800d314:	4b79      	ldr	r3, [pc, #484]	; (800d4fc <_vfiprintf_r+0x248>)
 800d316:	429d      	cmp	r5, r3
 800d318:	bf08      	it	eq
 800d31a:	68f5      	ldreq	r5, [r6, #12]
 800d31c:	e7da      	b.n	800d2d4 <_vfiprintf_r+0x20>
 800d31e:	89ab      	ldrh	r3, [r5, #12]
 800d320:	0598      	lsls	r0, r3, #22
 800d322:	d4ed      	bmi.n	800d300 <_vfiprintf_r+0x4c>
 800d324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d326:	f7ff f8e5 	bl	800c4f4 <__retarget_lock_release_recursive>
 800d32a:	e7e9      	b.n	800d300 <_vfiprintf_r+0x4c>
 800d32c:	2300      	movs	r3, #0
 800d32e:	9309      	str	r3, [sp, #36]	; 0x24
 800d330:	2320      	movs	r3, #32
 800d332:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d336:	f8cd 800c 	str.w	r8, [sp, #12]
 800d33a:	2330      	movs	r3, #48	; 0x30
 800d33c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d500 <_vfiprintf_r+0x24c>
 800d340:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d344:	f04f 0901 	mov.w	r9, #1
 800d348:	4623      	mov	r3, r4
 800d34a:	469a      	mov	sl, r3
 800d34c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d350:	b10a      	cbz	r2, 800d356 <_vfiprintf_r+0xa2>
 800d352:	2a25      	cmp	r2, #37	; 0x25
 800d354:	d1f9      	bne.n	800d34a <_vfiprintf_r+0x96>
 800d356:	ebba 0b04 	subs.w	fp, sl, r4
 800d35a:	d00b      	beq.n	800d374 <_vfiprintf_r+0xc0>
 800d35c:	465b      	mov	r3, fp
 800d35e:	4622      	mov	r2, r4
 800d360:	4629      	mov	r1, r5
 800d362:	4630      	mov	r0, r6
 800d364:	f7ff ff93 	bl	800d28e <__sfputs_r>
 800d368:	3001      	adds	r0, #1
 800d36a:	f000 80aa 	beq.w	800d4c2 <_vfiprintf_r+0x20e>
 800d36e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d370:	445a      	add	r2, fp
 800d372:	9209      	str	r2, [sp, #36]	; 0x24
 800d374:	f89a 3000 	ldrb.w	r3, [sl]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	f000 80a2 	beq.w	800d4c2 <_vfiprintf_r+0x20e>
 800d37e:	2300      	movs	r3, #0
 800d380:	f04f 32ff 	mov.w	r2, #4294967295
 800d384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d388:	f10a 0a01 	add.w	sl, sl, #1
 800d38c:	9304      	str	r3, [sp, #16]
 800d38e:	9307      	str	r3, [sp, #28]
 800d390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d394:	931a      	str	r3, [sp, #104]	; 0x68
 800d396:	4654      	mov	r4, sl
 800d398:	2205      	movs	r2, #5
 800d39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d39e:	4858      	ldr	r0, [pc, #352]	; (800d500 <_vfiprintf_r+0x24c>)
 800d3a0:	f7f2 fef6 	bl	8000190 <memchr>
 800d3a4:	9a04      	ldr	r2, [sp, #16]
 800d3a6:	b9d8      	cbnz	r0, 800d3e0 <_vfiprintf_r+0x12c>
 800d3a8:	06d1      	lsls	r1, r2, #27
 800d3aa:	bf44      	itt	mi
 800d3ac:	2320      	movmi	r3, #32
 800d3ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3b2:	0713      	lsls	r3, r2, #28
 800d3b4:	bf44      	itt	mi
 800d3b6:	232b      	movmi	r3, #43	; 0x2b
 800d3b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3bc:	f89a 3000 	ldrb.w	r3, [sl]
 800d3c0:	2b2a      	cmp	r3, #42	; 0x2a
 800d3c2:	d015      	beq.n	800d3f0 <_vfiprintf_r+0x13c>
 800d3c4:	9a07      	ldr	r2, [sp, #28]
 800d3c6:	4654      	mov	r4, sl
 800d3c8:	2000      	movs	r0, #0
 800d3ca:	f04f 0c0a 	mov.w	ip, #10
 800d3ce:	4621      	mov	r1, r4
 800d3d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3d4:	3b30      	subs	r3, #48	; 0x30
 800d3d6:	2b09      	cmp	r3, #9
 800d3d8:	d94e      	bls.n	800d478 <_vfiprintf_r+0x1c4>
 800d3da:	b1b0      	cbz	r0, 800d40a <_vfiprintf_r+0x156>
 800d3dc:	9207      	str	r2, [sp, #28]
 800d3de:	e014      	b.n	800d40a <_vfiprintf_r+0x156>
 800d3e0:	eba0 0308 	sub.w	r3, r0, r8
 800d3e4:	fa09 f303 	lsl.w	r3, r9, r3
 800d3e8:	4313      	orrs	r3, r2
 800d3ea:	9304      	str	r3, [sp, #16]
 800d3ec:	46a2      	mov	sl, r4
 800d3ee:	e7d2      	b.n	800d396 <_vfiprintf_r+0xe2>
 800d3f0:	9b03      	ldr	r3, [sp, #12]
 800d3f2:	1d19      	adds	r1, r3, #4
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	9103      	str	r1, [sp, #12]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	bfbb      	ittet	lt
 800d3fc:	425b      	neglt	r3, r3
 800d3fe:	f042 0202 	orrlt.w	r2, r2, #2
 800d402:	9307      	strge	r3, [sp, #28]
 800d404:	9307      	strlt	r3, [sp, #28]
 800d406:	bfb8      	it	lt
 800d408:	9204      	strlt	r2, [sp, #16]
 800d40a:	7823      	ldrb	r3, [r4, #0]
 800d40c:	2b2e      	cmp	r3, #46	; 0x2e
 800d40e:	d10c      	bne.n	800d42a <_vfiprintf_r+0x176>
 800d410:	7863      	ldrb	r3, [r4, #1]
 800d412:	2b2a      	cmp	r3, #42	; 0x2a
 800d414:	d135      	bne.n	800d482 <_vfiprintf_r+0x1ce>
 800d416:	9b03      	ldr	r3, [sp, #12]
 800d418:	1d1a      	adds	r2, r3, #4
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	9203      	str	r2, [sp, #12]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	bfb8      	it	lt
 800d422:	f04f 33ff 	movlt.w	r3, #4294967295
 800d426:	3402      	adds	r4, #2
 800d428:	9305      	str	r3, [sp, #20]
 800d42a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d510 <_vfiprintf_r+0x25c>
 800d42e:	7821      	ldrb	r1, [r4, #0]
 800d430:	2203      	movs	r2, #3
 800d432:	4650      	mov	r0, sl
 800d434:	f7f2 feac 	bl	8000190 <memchr>
 800d438:	b140      	cbz	r0, 800d44c <_vfiprintf_r+0x198>
 800d43a:	2340      	movs	r3, #64	; 0x40
 800d43c:	eba0 000a 	sub.w	r0, r0, sl
 800d440:	fa03 f000 	lsl.w	r0, r3, r0
 800d444:	9b04      	ldr	r3, [sp, #16]
 800d446:	4303      	orrs	r3, r0
 800d448:	3401      	adds	r4, #1
 800d44a:	9304      	str	r3, [sp, #16]
 800d44c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d450:	482c      	ldr	r0, [pc, #176]	; (800d504 <_vfiprintf_r+0x250>)
 800d452:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d456:	2206      	movs	r2, #6
 800d458:	f7f2 fe9a 	bl	8000190 <memchr>
 800d45c:	2800      	cmp	r0, #0
 800d45e:	d03f      	beq.n	800d4e0 <_vfiprintf_r+0x22c>
 800d460:	4b29      	ldr	r3, [pc, #164]	; (800d508 <_vfiprintf_r+0x254>)
 800d462:	bb1b      	cbnz	r3, 800d4ac <_vfiprintf_r+0x1f8>
 800d464:	9b03      	ldr	r3, [sp, #12]
 800d466:	3307      	adds	r3, #7
 800d468:	f023 0307 	bic.w	r3, r3, #7
 800d46c:	3308      	adds	r3, #8
 800d46e:	9303      	str	r3, [sp, #12]
 800d470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d472:	443b      	add	r3, r7
 800d474:	9309      	str	r3, [sp, #36]	; 0x24
 800d476:	e767      	b.n	800d348 <_vfiprintf_r+0x94>
 800d478:	fb0c 3202 	mla	r2, ip, r2, r3
 800d47c:	460c      	mov	r4, r1
 800d47e:	2001      	movs	r0, #1
 800d480:	e7a5      	b.n	800d3ce <_vfiprintf_r+0x11a>
 800d482:	2300      	movs	r3, #0
 800d484:	3401      	adds	r4, #1
 800d486:	9305      	str	r3, [sp, #20]
 800d488:	4619      	mov	r1, r3
 800d48a:	f04f 0c0a 	mov.w	ip, #10
 800d48e:	4620      	mov	r0, r4
 800d490:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d494:	3a30      	subs	r2, #48	; 0x30
 800d496:	2a09      	cmp	r2, #9
 800d498:	d903      	bls.n	800d4a2 <_vfiprintf_r+0x1ee>
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d0c5      	beq.n	800d42a <_vfiprintf_r+0x176>
 800d49e:	9105      	str	r1, [sp, #20]
 800d4a0:	e7c3      	b.n	800d42a <_vfiprintf_r+0x176>
 800d4a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4a6:	4604      	mov	r4, r0
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	e7f0      	b.n	800d48e <_vfiprintf_r+0x1da>
 800d4ac:	ab03      	add	r3, sp, #12
 800d4ae:	9300      	str	r3, [sp, #0]
 800d4b0:	462a      	mov	r2, r5
 800d4b2:	4b16      	ldr	r3, [pc, #88]	; (800d50c <_vfiprintf_r+0x258>)
 800d4b4:	a904      	add	r1, sp, #16
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f7fb fe08 	bl	80090cc <_printf_float>
 800d4bc:	4607      	mov	r7, r0
 800d4be:	1c78      	adds	r0, r7, #1
 800d4c0:	d1d6      	bne.n	800d470 <_vfiprintf_r+0x1bc>
 800d4c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4c4:	07d9      	lsls	r1, r3, #31
 800d4c6:	d405      	bmi.n	800d4d4 <_vfiprintf_r+0x220>
 800d4c8:	89ab      	ldrh	r3, [r5, #12]
 800d4ca:	059a      	lsls	r2, r3, #22
 800d4cc:	d402      	bmi.n	800d4d4 <_vfiprintf_r+0x220>
 800d4ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4d0:	f7ff f810 	bl	800c4f4 <__retarget_lock_release_recursive>
 800d4d4:	89ab      	ldrh	r3, [r5, #12]
 800d4d6:	065b      	lsls	r3, r3, #25
 800d4d8:	f53f af12 	bmi.w	800d300 <_vfiprintf_r+0x4c>
 800d4dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4de:	e711      	b.n	800d304 <_vfiprintf_r+0x50>
 800d4e0:	ab03      	add	r3, sp, #12
 800d4e2:	9300      	str	r3, [sp, #0]
 800d4e4:	462a      	mov	r2, r5
 800d4e6:	4b09      	ldr	r3, [pc, #36]	; (800d50c <_vfiprintf_r+0x258>)
 800d4e8:	a904      	add	r1, sp, #16
 800d4ea:	4630      	mov	r0, r6
 800d4ec:	f7fc f892 	bl	8009614 <_printf_i>
 800d4f0:	e7e4      	b.n	800d4bc <_vfiprintf_r+0x208>
 800d4f2:	bf00      	nop
 800d4f4:	0800e224 	.word	0x0800e224
 800d4f8:	0800e244 	.word	0x0800e244
 800d4fc:	0800e204 	.word	0x0800e204
 800d500:	0800e43c 	.word	0x0800e43c
 800d504:	0800e446 	.word	0x0800e446
 800d508:	080090cd 	.word	0x080090cd
 800d50c:	0800d28f 	.word	0x0800d28f
 800d510:	0800e442 	.word	0x0800e442
 800d514:	00000000 	.word	0x00000000

0800d518 <nan>:
 800d518:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d520 <nan+0x8>
 800d51c:	4770      	bx	lr
 800d51e:	bf00      	nop
 800d520:	00000000 	.word	0x00000000
 800d524:	7ff80000 	.word	0x7ff80000

0800d528 <__sread>:
 800d528:	b510      	push	{r4, lr}
 800d52a:	460c      	mov	r4, r1
 800d52c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d530:	f000 f92e 	bl	800d790 <_read_r>
 800d534:	2800      	cmp	r0, #0
 800d536:	bfab      	itete	ge
 800d538:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d53a:	89a3      	ldrhlt	r3, [r4, #12]
 800d53c:	181b      	addge	r3, r3, r0
 800d53e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d542:	bfac      	ite	ge
 800d544:	6563      	strge	r3, [r4, #84]	; 0x54
 800d546:	81a3      	strhlt	r3, [r4, #12]
 800d548:	bd10      	pop	{r4, pc}

0800d54a <__swrite>:
 800d54a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d54e:	461f      	mov	r7, r3
 800d550:	898b      	ldrh	r3, [r1, #12]
 800d552:	05db      	lsls	r3, r3, #23
 800d554:	4605      	mov	r5, r0
 800d556:	460c      	mov	r4, r1
 800d558:	4616      	mov	r6, r2
 800d55a:	d505      	bpl.n	800d568 <__swrite+0x1e>
 800d55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d560:	2302      	movs	r3, #2
 800d562:	2200      	movs	r2, #0
 800d564:	f000 f8b8 	bl	800d6d8 <_lseek_r>
 800d568:	89a3      	ldrh	r3, [r4, #12]
 800d56a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d56e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d572:	81a3      	strh	r3, [r4, #12]
 800d574:	4632      	mov	r2, r6
 800d576:	463b      	mov	r3, r7
 800d578:	4628      	mov	r0, r5
 800d57a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d57e:	f000 b837 	b.w	800d5f0 <_write_r>

0800d582 <__sseek>:
 800d582:	b510      	push	{r4, lr}
 800d584:	460c      	mov	r4, r1
 800d586:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d58a:	f000 f8a5 	bl	800d6d8 <_lseek_r>
 800d58e:	1c43      	adds	r3, r0, #1
 800d590:	89a3      	ldrh	r3, [r4, #12]
 800d592:	bf15      	itete	ne
 800d594:	6560      	strne	r0, [r4, #84]	; 0x54
 800d596:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d59a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d59e:	81a3      	strheq	r3, [r4, #12]
 800d5a0:	bf18      	it	ne
 800d5a2:	81a3      	strhne	r3, [r4, #12]
 800d5a4:	bd10      	pop	{r4, pc}

0800d5a6 <__sclose>:
 800d5a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5aa:	f000 b851 	b.w	800d650 <_close_r>

0800d5ae <strncmp>:
 800d5ae:	b510      	push	{r4, lr}
 800d5b0:	b17a      	cbz	r2, 800d5d2 <strncmp+0x24>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	3901      	subs	r1, #1
 800d5b6:	1884      	adds	r4, r0, r2
 800d5b8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d5bc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d5c0:	4290      	cmp	r0, r2
 800d5c2:	d101      	bne.n	800d5c8 <strncmp+0x1a>
 800d5c4:	42a3      	cmp	r3, r4
 800d5c6:	d101      	bne.n	800d5cc <strncmp+0x1e>
 800d5c8:	1a80      	subs	r0, r0, r2
 800d5ca:	bd10      	pop	{r4, pc}
 800d5cc:	2800      	cmp	r0, #0
 800d5ce:	d1f3      	bne.n	800d5b8 <strncmp+0xa>
 800d5d0:	e7fa      	b.n	800d5c8 <strncmp+0x1a>
 800d5d2:	4610      	mov	r0, r2
 800d5d4:	e7f9      	b.n	800d5ca <strncmp+0x1c>

0800d5d6 <__ascii_wctomb>:
 800d5d6:	b149      	cbz	r1, 800d5ec <__ascii_wctomb+0x16>
 800d5d8:	2aff      	cmp	r2, #255	; 0xff
 800d5da:	bf85      	ittet	hi
 800d5dc:	238a      	movhi	r3, #138	; 0x8a
 800d5de:	6003      	strhi	r3, [r0, #0]
 800d5e0:	700a      	strbls	r2, [r1, #0]
 800d5e2:	f04f 30ff 	movhi.w	r0, #4294967295
 800d5e6:	bf98      	it	ls
 800d5e8:	2001      	movls	r0, #1
 800d5ea:	4770      	bx	lr
 800d5ec:	4608      	mov	r0, r1
 800d5ee:	4770      	bx	lr

0800d5f0 <_write_r>:
 800d5f0:	b538      	push	{r3, r4, r5, lr}
 800d5f2:	4d07      	ldr	r5, [pc, #28]	; (800d610 <_write_r+0x20>)
 800d5f4:	4604      	mov	r4, r0
 800d5f6:	4608      	mov	r0, r1
 800d5f8:	4611      	mov	r1, r2
 800d5fa:	2200      	movs	r2, #0
 800d5fc:	602a      	str	r2, [r5, #0]
 800d5fe:	461a      	mov	r2, r3
 800d600:	f7f5 fd2d 	bl	800305e <_write>
 800d604:	1c43      	adds	r3, r0, #1
 800d606:	d102      	bne.n	800d60e <_write_r+0x1e>
 800d608:	682b      	ldr	r3, [r5, #0]
 800d60a:	b103      	cbz	r3, 800d60e <_write_r+0x1e>
 800d60c:	6023      	str	r3, [r4, #0]
 800d60e:	bd38      	pop	{r3, r4, r5, pc}
 800d610:	200005ac 	.word	0x200005ac

0800d614 <__assert_func>:
 800d614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d616:	4614      	mov	r4, r2
 800d618:	461a      	mov	r2, r3
 800d61a:	4b09      	ldr	r3, [pc, #36]	; (800d640 <__assert_func+0x2c>)
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	4605      	mov	r5, r0
 800d620:	68d8      	ldr	r0, [r3, #12]
 800d622:	b14c      	cbz	r4, 800d638 <__assert_func+0x24>
 800d624:	4b07      	ldr	r3, [pc, #28]	; (800d644 <__assert_func+0x30>)
 800d626:	9100      	str	r1, [sp, #0]
 800d628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d62c:	4906      	ldr	r1, [pc, #24]	; (800d648 <__assert_func+0x34>)
 800d62e:	462b      	mov	r3, r5
 800d630:	f000 f81e 	bl	800d670 <fiprintf>
 800d634:	f000 f8be 	bl	800d7b4 <abort>
 800d638:	4b04      	ldr	r3, [pc, #16]	; (800d64c <__assert_func+0x38>)
 800d63a:	461c      	mov	r4, r3
 800d63c:	e7f3      	b.n	800d626 <__assert_func+0x12>
 800d63e:	bf00      	nop
 800d640:	20000018 	.word	0x20000018
 800d644:	0800e44d 	.word	0x0800e44d
 800d648:	0800e45a 	.word	0x0800e45a
 800d64c:	0800e488 	.word	0x0800e488

0800d650 <_close_r>:
 800d650:	b538      	push	{r3, r4, r5, lr}
 800d652:	4d06      	ldr	r5, [pc, #24]	; (800d66c <_close_r+0x1c>)
 800d654:	2300      	movs	r3, #0
 800d656:	4604      	mov	r4, r0
 800d658:	4608      	mov	r0, r1
 800d65a:	602b      	str	r3, [r5, #0]
 800d65c:	f7f5 fd1b 	bl	8003096 <_close>
 800d660:	1c43      	adds	r3, r0, #1
 800d662:	d102      	bne.n	800d66a <_close_r+0x1a>
 800d664:	682b      	ldr	r3, [r5, #0]
 800d666:	b103      	cbz	r3, 800d66a <_close_r+0x1a>
 800d668:	6023      	str	r3, [r4, #0]
 800d66a:	bd38      	pop	{r3, r4, r5, pc}
 800d66c:	200005ac 	.word	0x200005ac

0800d670 <fiprintf>:
 800d670:	b40e      	push	{r1, r2, r3}
 800d672:	b503      	push	{r0, r1, lr}
 800d674:	4601      	mov	r1, r0
 800d676:	ab03      	add	r3, sp, #12
 800d678:	4805      	ldr	r0, [pc, #20]	; (800d690 <fiprintf+0x20>)
 800d67a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d67e:	6800      	ldr	r0, [r0, #0]
 800d680:	9301      	str	r3, [sp, #4]
 800d682:	f7ff fe17 	bl	800d2b4 <_vfiprintf_r>
 800d686:	b002      	add	sp, #8
 800d688:	f85d eb04 	ldr.w	lr, [sp], #4
 800d68c:	b003      	add	sp, #12
 800d68e:	4770      	bx	lr
 800d690:	20000018 	.word	0x20000018

0800d694 <_fstat_r>:
 800d694:	b538      	push	{r3, r4, r5, lr}
 800d696:	4d07      	ldr	r5, [pc, #28]	; (800d6b4 <_fstat_r+0x20>)
 800d698:	2300      	movs	r3, #0
 800d69a:	4604      	mov	r4, r0
 800d69c:	4608      	mov	r0, r1
 800d69e:	4611      	mov	r1, r2
 800d6a0:	602b      	str	r3, [r5, #0]
 800d6a2:	f7f5 fd04 	bl	80030ae <_fstat>
 800d6a6:	1c43      	adds	r3, r0, #1
 800d6a8:	d102      	bne.n	800d6b0 <_fstat_r+0x1c>
 800d6aa:	682b      	ldr	r3, [r5, #0]
 800d6ac:	b103      	cbz	r3, 800d6b0 <_fstat_r+0x1c>
 800d6ae:	6023      	str	r3, [r4, #0]
 800d6b0:	bd38      	pop	{r3, r4, r5, pc}
 800d6b2:	bf00      	nop
 800d6b4:	200005ac 	.word	0x200005ac

0800d6b8 <_isatty_r>:
 800d6b8:	b538      	push	{r3, r4, r5, lr}
 800d6ba:	4d06      	ldr	r5, [pc, #24]	; (800d6d4 <_isatty_r+0x1c>)
 800d6bc:	2300      	movs	r3, #0
 800d6be:	4604      	mov	r4, r0
 800d6c0:	4608      	mov	r0, r1
 800d6c2:	602b      	str	r3, [r5, #0]
 800d6c4:	f7f5 fd03 	bl	80030ce <_isatty>
 800d6c8:	1c43      	adds	r3, r0, #1
 800d6ca:	d102      	bne.n	800d6d2 <_isatty_r+0x1a>
 800d6cc:	682b      	ldr	r3, [r5, #0]
 800d6ce:	b103      	cbz	r3, 800d6d2 <_isatty_r+0x1a>
 800d6d0:	6023      	str	r3, [r4, #0]
 800d6d2:	bd38      	pop	{r3, r4, r5, pc}
 800d6d4:	200005ac 	.word	0x200005ac

0800d6d8 <_lseek_r>:
 800d6d8:	b538      	push	{r3, r4, r5, lr}
 800d6da:	4d07      	ldr	r5, [pc, #28]	; (800d6f8 <_lseek_r+0x20>)
 800d6dc:	4604      	mov	r4, r0
 800d6de:	4608      	mov	r0, r1
 800d6e0:	4611      	mov	r1, r2
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	602a      	str	r2, [r5, #0]
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	f7f5 fcfc 	bl	80030e4 <_lseek>
 800d6ec:	1c43      	adds	r3, r0, #1
 800d6ee:	d102      	bne.n	800d6f6 <_lseek_r+0x1e>
 800d6f0:	682b      	ldr	r3, [r5, #0]
 800d6f2:	b103      	cbz	r3, 800d6f6 <_lseek_r+0x1e>
 800d6f4:	6023      	str	r3, [r4, #0]
 800d6f6:	bd38      	pop	{r3, r4, r5, pc}
 800d6f8:	200005ac 	.word	0x200005ac

0800d6fc <memmove>:
 800d6fc:	4288      	cmp	r0, r1
 800d6fe:	b510      	push	{r4, lr}
 800d700:	eb01 0402 	add.w	r4, r1, r2
 800d704:	d902      	bls.n	800d70c <memmove+0x10>
 800d706:	4284      	cmp	r4, r0
 800d708:	4623      	mov	r3, r4
 800d70a:	d807      	bhi.n	800d71c <memmove+0x20>
 800d70c:	1e43      	subs	r3, r0, #1
 800d70e:	42a1      	cmp	r1, r4
 800d710:	d008      	beq.n	800d724 <memmove+0x28>
 800d712:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d716:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d71a:	e7f8      	b.n	800d70e <memmove+0x12>
 800d71c:	4402      	add	r2, r0
 800d71e:	4601      	mov	r1, r0
 800d720:	428a      	cmp	r2, r1
 800d722:	d100      	bne.n	800d726 <memmove+0x2a>
 800d724:	bd10      	pop	{r4, pc}
 800d726:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d72a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d72e:	e7f7      	b.n	800d720 <memmove+0x24>

0800d730 <_realloc_r>:
 800d730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d734:	4680      	mov	r8, r0
 800d736:	4614      	mov	r4, r2
 800d738:	460e      	mov	r6, r1
 800d73a:	b921      	cbnz	r1, 800d746 <_realloc_r+0x16>
 800d73c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d740:	4611      	mov	r1, r2
 800d742:	f7fb bbaf 	b.w	8008ea4 <_malloc_r>
 800d746:	b92a      	cbnz	r2, 800d754 <_realloc_r+0x24>
 800d748:	f7fb fb40 	bl	8008dcc <_free_r>
 800d74c:	4625      	mov	r5, r4
 800d74e:	4628      	mov	r0, r5
 800d750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d754:	f000 f835 	bl	800d7c2 <_malloc_usable_size_r>
 800d758:	4284      	cmp	r4, r0
 800d75a:	4607      	mov	r7, r0
 800d75c:	d802      	bhi.n	800d764 <_realloc_r+0x34>
 800d75e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d762:	d812      	bhi.n	800d78a <_realloc_r+0x5a>
 800d764:	4621      	mov	r1, r4
 800d766:	4640      	mov	r0, r8
 800d768:	f7fb fb9c 	bl	8008ea4 <_malloc_r>
 800d76c:	4605      	mov	r5, r0
 800d76e:	2800      	cmp	r0, #0
 800d770:	d0ed      	beq.n	800d74e <_realloc_r+0x1e>
 800d772:	42bc      	cmp	r4, r7
 800d774:	4622      	mov	r2, r4
 800d776:	4631      	mov	r1, r6
 800d778:	bf28      	it	cs
 800d77a:	463a      	movcs	r2, r7
 800d77c:	f7fb fb10 	bl	8008da0 <memcpy>
 800d780:	4631      	mov	r1, r6
 800d782:	4640      	mov	r0, r8
 800d784:	f7fb fb22 	bl	8008dcc <_free_r>
 800d788:	e7e1      	b.n	800d74e <_realloc_r+0x1e>
 800d78a:	4635      	mov	r5, r6
 800d78c:	e7df      	b.n	800d74e <_realloc_r+0x1e>
	...

0800d790 <_read_r>:
 800d790:	b538      	push	{r3, r4, r5, lr}
 800d792:	4d07      	ldr	r5, [pc, #28]	; (800d7b0 <_read_r+0x20>)
 800d794:	4604      	mov	r4, r0
 800d796:	4608      	mov	r0, r1
 800d798:	4611      	mov	r1, r2
 800d79a:	2200      	movs	r2, #0
 800d79c:	602a      	str	r2, [r5, #0]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	f7f5 fc40 	bl	8003024 <_read>
 800d7a4:	1c43      	adds	r3, r0, #1
 800d7a6:	d102      	bne.n	800d7ae <_read_r+0x1e>
 800d7a8:	682b      	ldr	r3, [r5, #0]
 800d7aa:	b103      	cbz	r3, 800d7ae <_read_r+0x1e>
 800d7ac:	6023      	str	r3, [r4, #0]
 800d7ae:	bd38      	pop	{r3, r4, r5, pc}
 800d7b0:	200005ac 	.word	0x200005ac

0800d7b4 <abort>:
 800d7b4:	b508      	push	{r3, lr}
 800d7b6:	2006      	movs	r0, #6
 800d7b8:	f000 f834 	bl	800d824 <raise>
 800d7bc:	2001      	movs	r0, #1
 800d7be:	f7f5 fc27 	bl	8003010 <_exit>

0800d7c2 <_malloc_usable_size_r>:
 800d7c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7c6:	1f18      	subs	r0, r3, #4
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	bfbc      	itt	lt
 800d7cc:	580b      	ldrlt	r3, [r1, r0]
 800d7ce:	18c0      	addlt	r0, r0, r3
 800d7d0:	4770      	bx	lr

0800d7d2 <_raise_r>:
 800d7d2:	291f      	cmp	r1, #31
 800d7d4:	b538      	push	{r3, r4, r5, lr}
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	460d      	mov	r5, r1
 800d7da:	d904      	bls.n	800d7e6 <_raise_r+0x14>
 800d7dc:	2316      	movs	r3, #22
 800d7de:	6003      	str	r3, [r0, #0]
 800d7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7e4:	bd38      	pop	{r3, r4, r5, pc}
 800d7e6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d7e8:	b112      	cbz	r2, 800d7f0 <_raise_r+0x1e>
 800d7ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d7ee:	b94b      	cbnz	r3, 800d804 <_raise_r+0x32>
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	f000 f831 	bl	800d858 <_getpid_r>
 800d7f6:	462a      	mov	r2, r5
 800d7f8:	4601      	mov	r1, r0
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d800:	f000 b818 	b.w	800d834 <_kill_r>
 800d804:	2b01      	cmp	r3, #1
 800d806:	d00a      	beq.n	800d81e <_raise_r+0x4c>
 800d808:	1c59      	adds	r1, r3, #1
 800d80a:	d103      	bne.n	800d814 <_raise_r+0x42>
 800d80c:	2316      	movs	r3, #22
 800d80e:	6003      	str	r3, [r0, #0]
 800d810:	2001      	movs	r0, #1
 800d812:	e7e7      	b.n	800d7e4 <_raise_r+0x12>
 800d814:	2400      	movs	r4, #0
 800d816:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d81a:	4628      	mov	r0, r5
 800d81c:	4798      	blx	r3
 800d81e:	2000      	movs	r0, #0
 800d820:	e7e0      	b.n	800d7e4 <_raise_r+0x12>
	...

0800d824 <raise>:
 800d824:	4b02      	ldr	r3, [pc, #8]	; (800d830 <raise+0xc>)
 800d826:	4601      	mov	r1, r0
 800d828:	6818      	ldr	r0, [r3, #0]
 800d82a:	f7ff bfd2 	b.w	800d7d2 <_raise_r>
 800d82e:	bf00      	nop
 800d830:	20000018 	.word	0x20000018

0800d834 <_kill_r>:
 800d834:	b538      	push	{r3, r4, r5, lr}
 800d836:	4d07      	ldr	r5, [pc, #28]	; (800d854 <_kill_r+0x20>)
 800d838:	2300      	movs	r3, #0
 800d83a:	4604      	mov	r4, r0
 800d83c:	4608      	mov	r0, r1
 800d83e:	4611      	mov	r1, r2
 800d840:	602b      	str	r3, [r5, #0]
 800d842:	f7f5 fbd5 	bl	8002ff0 <_kill>
 800d846:	1c43      	adds	r3, r0, #1
 800d848:	d102      	bne.n	800d850 <_kill_r+0x1c>
 800d84a:	682b      	ldr	r3, [r5, #0]
 800d84c:	b103      	cbz	r3, 800d850 <_kill_r+0x1c>
 800d84e:	6023      	str	r3, [r4, #0]
 800d850:	bd38      	pop	{r3, r4, r5, pc}
 800d852:	bf00      	nop
 800d854:	200005ac 	.word	0x200005ac

0800d858 <_getpid_r>:
 800d858:	f7f5 bbc2 	b.w	8002fe0 <_getpid>

0800d85c <_init>:
 800d85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85e:	bf00      	nop
 800d860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d862:	bc08      	pop	{r3}
 800d864:	469e      	mov	lr, r3
 800d866:	4770      	bx	lr

0800d868 <_fini>:
 800d868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d86a:	bf00      	nop
 800d86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d86e:	bc08      	pop	{r3}
 800d870:	469e      	mov	lr, r3
 800d872:	4770      	bx	lr
