{
  "module_name": "regs-mfc.h",
  "hash_id": "754674de40bd83063868a64a500c2b499c240f869ca868da1298feeda38e937a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/samsung/s5p-mfc/regs-mfc.h",
  "human_readable_source": " \n \n\n#ifndef _REGS_FIMV_H\n#define _REGS_FIMV_H\n\n#include <linux/kernel.h>\n#include <linux/sizes.h>\n\n#define S5P_FIMV_REG_SIZE\t(S5P_FIMV_END_ADDR - S5P_FIMV_START_ADDR)\n#define S5P_FIMV_REG_COUNT\t((S5P_FIMV_END_ADDR - S5P_FIMV_START_ADDR) / 4)\n\n \n#define S5P_FIMV_START_ADDR\t\t0x0000\n#define S5P_FIMV_END_ADDR\t\t0xe008\n\n#define S5P_FIMV_SW_RESET\t\t0x0000\n#define S5P_FIMV_RISC_HOST_INT\t\t0x0008\n\n \n#define S5P_FIMV_HOST2RISC_CMD\t\t0x0030\n#define S5P_FIMV_HOST2RISC_ARG1\t\t0x0034\n#define S5P_FIMV_HOST2RISC_ARG2\t\t0x0038\n#define S5P_FIMV_HOST2RISC_ARG3\t\t0x003c\n#define S5P_FIMV_HOST2RISC_ARG4\t\t0x0040\n\n \n#define S5P_FIMV_RISC2HOST_CMD\t\t0x0044\n#define S5P_FIMV_RISC2HOST_CMD_MASK\t0x1FFFF\n#define S5P_FIMV_RISC2HOST_ARG1\t\t0x0048\n#define S5P_FIMV_RISC2HOST_ARG2\t\t0x004c\n#define S5P_FIMV_RISC2HOST_ARG3\t\t0x0050\n#define S5P_FIMV_RISC2HOST_ARG4\t\t0x0054\n\n#define S5P_FIMV_FW_VERSION\t\t0x0058\n#define S5P_FIMV_SYS_MEM_SZ\t\t0x005c\n#define S5P_FIMV_FW_STATUS\t\t0x0080\n\n \n#define S5P_FIMV_MC_DRAMBASE_ADR_A\t0x0508\n#define S5P_FIMV_MC_DRAMBASE_ADR_B\t0x050c\n#define S5P_FIMV_MC_STATUS\t\t0x0510\n\n \n#define S5P_FIMV_COMMON_BASE_A\t\t0x0600\n#define S5P_FIMV_COMMON_BASE_B\t\t0x0700\n\n \n#define S5P_FIMV_DEC_CHROMA_ADR\t\t(S5P_FIMV_COMMON_BASE_A)\n#define S5P_FIMV_DEC_LUMA_ADR\t\t(S5P_FIMV_COMMON_BASE_B)\n\n \n#define S5P_FIMV_H264_VERT_NB_MV_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x8c)\n\t\t\t\t\t \n#define S5P_FIMV_H264_NB_IP_ADR\t\t(S5P_FIMV_COMMON_BASE_A + 0x90)\n\t\t\t\t\t \n#define S5P_FIMV_H264_MV_ADR\t\t(S5P_FIMV_COMMON_BASE_B + 0x80)\n\t\t\t\t\t \n\n \n#define S5P_FIMV_MPEG4_NB_DCAC_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x8c)\n\t\t\t\t\t \n#define S5P_FIMV_MPEG4_UP_NB_MV_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x90)\n\t\t\t\t\t \n#define S5P_FIMV_MPEG4_SA_MV_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x94)\n\t\t\t\t\t \n#define S5P_FIMV_MPEG4_OT_LINE_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x98)\n\t\t\t\t\t \n#define S5P_FIMV_MPEG4_SP_ADR\t\t(S5P_FIMV_COMMON_BASE_A + 0xa8)\n\t\t\t\t\t \n\n \n#define S5P_FIMV_H263_NB_DCAC_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x8c)\n#define S5P_FIMV_H263_UP_NB_MV_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x90)\n#define S5P_FIMV_H263_SA_MV_ADR\t\t(S5P_FIMV_COMMON_BASE_A + 0x94)\n#define S5P_FIMV_H263_OT_LINE_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x98)\n\n \n#define S5P_FIMV_VC1_NB_DCAC_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x8c)\n#define S5P_FIMV_VC1_UP_NB_MV_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x90)\n#define S5P_FIMV_VC1_SA_MV_ADR\t\t(S5P_FIMV_COMMON_BASE_A + 0x94)\n#define S5P_FIMV_VC1_OT_LINE_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x98)\n#define S5P_FIMV_VC1_BITPLANE3_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x9c)\n\t\t\t\t\t \n#define S5P_FIMV_VC1_BITPLANE2_ADR\t(S5P_FIMV_COMMON_BASE_A + 0xa0)\n\t\t\t\t\t \n#define S5P_FIMV_VC1_BITPLANE1_ADR\t(S5P_FIMV_COMMON_BASE_A + 0xa4)\n\t\t\t\t\t \n\n \n#define S5P_FIMV_ENC_REF0_LUMA_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x1c)\n#define S5P_FIMV_ENC_REF1_LUMA_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x20)\n\t\t\t\t\t \n#define S5P_FIMV_ENC_REF0_CHROMA_ADR\t(S5P_FIMV_COMMON_BASE_B)\n#define S5P_FIMV_ENC_REF1_CHROMA_ADR\t(S5P_FIMV_COMMON_BASE_B + 0x04)\n\t\t\t\t\t \n#define S5P_FIMV_ENC_REF2_LUMA_ADR\t(S5P_FIMV_COMMON_BASE_B + 0x10)\n#define S5P_FIMV_ENC_REF2_CHROMA_ADR\t(S5P_FIMV_COMMON_BASE_B + 0x08)\n#define S5P_FIMV_ENC_REF3_LUMA_ADR\t(S5P_FIMV_COMMON_BASE_B + 0x14)\n#define S5P_FIMV_ENC_REF3_CHROMA_ADR\t(S5P_FIMV_COMMON_BASE_B + 0x0c)\n\n \n#define S5P_FIMV_H264_UP_MV_ADR\t\t(S5P_FIMV_COMMON_BASE_A)\n\t\t\t\t\t \n#define S5P_FIMV_H264_NBOR_INFO_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x04)\n\t\t\t\t\t \n#define S5P_FIMV_H264_UP_INTRA_MD_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x08)\n\t\t\t\t\t \n#define S5P_FIMV_H264_COZERO_FLAG_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x10)\n\t\t\t\t\t \n#define S5P_FIMV_H264_UP_INTRA_PRED_ADR\t(S5P_FIMV_COMMON_BASE_B + 0x40)\n\t\t\t\t\t \n\n \n#define S5P_FIMV_H263_UP_MV_ADR\t\t(S5P_FIMV_COMMON_BASE_A)\n\t\t\t\t\t \n#define S5P_FIMV_H263_ACDC_COEF_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x04)\n\t\t\t\t\t \n\n \n#define S5P_FIMV_MPEG4_UP_MV_ADR\t(S5P_FIMV_COMMON_BASE_A)\n\t\t\t\t\t \n#define S5P_FIMV_MPEG4_ACDC_COEF_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x04)\n\t\t\t\t\t \n#define S5P_FIMV_MPEG4_COZERO_FLAG_ADR\t(S5P_FIMV_COMMON_BASE_A + 0x10)\n\t\t\t\t\t \n\n#define S5P_FIMV_ENC_REF_B_LUMA_ADR     0x062c  \n#define S5P_FIMV_ENC_REF_B_CHROMA_ADR   0x0630  \n\n#define S5P_FIMV_ENC_CUR_LUMA_ADR\t0x0718  \n#define S5P_FIMV_ENC_CUR_CHROMA_ADR\t0x071C  \n\n \n#define S5P_FIMV_ENC_HSIZE_PX\t\t0x0818  \n#define S5P_FIMV_ENC_VSIZE_PX\t\t0x081c  \n#define S5P_FIMV_ENC_PROFILE\t\t0x0830  \n#define S5P_FIMV_ENC_PROFILE_H264_MAIN\t\t\t0\n#define S5P_FIMV_ENC_PROFILE_H264_HIGH\t\t\t1\n#define S5P_FIMV_ENC_PROFILE_H264_BASELINE\t\t2\n#define S5P_FIMV_ENC_PROFILE_H264_CONSTRAINED_BASELINE\t3\n#define S5P_FIMV_ENC_PROFILE_MPEG4_SIMPLE\t\t0\n#define S5P_FIMV_ENC_PROFILE_MPEG4_ADVANCED_SIMPLE\t1\n#define S5P_FIMV_ENC_PIC_STRUCT\t\t0x083c  \n#define S5P_FIMV_ENC_LF_CTRL\t\t0x0848  \n#define S5P_FIMV_ENC_ALPHA_OFF\t\t0x084c  \n#define S5P_FIMV_ENC_BETA_OFF\t\t0x0850  \n#define S5P_FIMV_MR_BUSIF_CTRL\t\t0x0854  \n#define S5P_FIMV_ENC_PXL_CACHE_CTRL\t0x0a00  \n\n \n#define S5P_FIMV_SI_RTN_CHID\t\t0x2000  \n#define S5P_FIMV_SI_CH0_INST_ID\t\t0x2040  \n#define S5P_FIMV_SI_CH1_INST_ID\t\t0x2080  \n \n#define S5P_FIMV_SI_VRESOL\t\t0x2004  \n#define S5P_FIMV_SI_HRESOL\t\t0x2008  \n#define S5P_FIMV_SI_BUF_NUMBER\t\t0x200c  \n#define S5P_FIMV_SI_DISPLAY_Y_ADR\t0x2010  \n#define S5P_FIMV_SI_DISPLAY_C_ADR\t0x2014  \n\n#define S5P_FIMV_SI_CONSUMED_BYTES\t0x2018  \n#define S5P_FIMV_SI_DISPLAY_STATUS\t0x201c  \n\n#define S5P_FIMV_SI_DECODE_Y_ADR\t0x2024  \n#define S5P_FIMV_SI_DECODE_C_ADR\t0x2028  \n#define S5P_FIMV_SI_DECODE_STATUS\t0x202c  \n\n#define S5P_FIMV_SI_CH0_SB_ST_ADR\t0x2044  \n#define S5P_FIMV_SI_CH0_SB_FRM_SIZE\t0x2048  \n#define S5P_FIMV_SI_CH0_DESC_ADR\t0x204c  \n#define S5P_FIMV_SI_CH0_CPB_SIZE\t0x2058  \n#define S5P_FIMV_SI_CH0_DESC_SIZE\t0x205c  \n\n#define S5P_FIMV_SI_CH1_SB_ST_ADR\t0x2084  \n#define S5P_FIMV_SI_CH1_SB_FRM_SIZE\t0x2088  \n#define S5P_FIMV_SI_CH1_DESC_ADR\t0x208c  \n#define S5P_FIMV_SI_CH1_CPB_SIZE\t0x2098  \n#define S5P_FIMV_SI_CH1_DESC_SIZE\t0x209c  \n\n#define S5P_FIMV_CRC_LUMA0\t\t0x2030  \n#define S5P_FIMV_CRC_CHROMA0\t\t0x2034  \n#define S5P_FIMV_CRC_LUMA1\t\t0x2038  \n#define S5P_FIMV_CRC_CHROMA1\t\t0x203c  \n\n \n#define S5P_FIMV_DEC_STATUS_DECODING_ONLY\t\t0\n#define S5P_FIMV_DEC_STATUS_DECODING_DISPLAY\t\t1\n#define S5P_FIMV_DEC_STATUS_DISPLAY_ONLY\t\t2\n#define S5P_FIMV_DEC_STATUS_DECODING_EMPTY\t\t3\n#define S5P_FIMV_DEC_STATUS_DECODING_STATUS_MASK\t7\n#define S5P_FIMV_DEC_STATUS_PROGRESSIVE\t\t\t(0<<3)\n#define S5P_FIMV_DEC_STATUS_INTERLACE\t\t\t(1<<3)\n#define S5P_FIMV_DEC_STATUS_INTERLACE_MASK\t\t(1<<3)\n#define S5P_FIMV_DEC_STATUS_CRC_NUMBER_TWO\t\t(0<<4)\n#define S5P_FIMV_DEC_STATUS_CRC_NUMBER_FOUR\t\t(1<<4)\n#define S5P_FIMV_DEC_STATUS_CRC_NUMBER_MASK\t\t(1<<4)\n#define S5P_FIMV_DEC_STATUS_CRC_GENERATED\t\t(1<<5)\n#define S5P_FIMV_DEC_STATUS_CRC_NOT_GENERATED\t\t(0<<5)\n#define S5P_FIMV_DEC_STATUS_CRC_MASK\t\t\t(1<<5)\n\n#define S5P_FIMV_DEC_STATUS_RESOLUTION_MASK\t\t(3<<4)\n#define S5P_FIMV_DEC_STATUS_RESOLUTION_INC\t\t(1<<4)\n#define S5P_FIMV_DEC_STATUS_RESOLUTION_DEC\t\t(2<<4)\n#define S5P_FIMV_DEC_STATUS_RESOLUTION_SHIFT\t\t4\n\n \n#define S5P_FIMV_DECODE_Y_ADR\t\t\t0x2024\n#define S5P_FIMV_DECODE_C_ADR\t\t\t0x2028\n\n \n#define S5P_FIMV_DECODE_FRAME_TYPE\t\t0x2020\n#define S5P_FIMV_DECODE_FRAME_MASK\t\t7\n\n#define S5P_FIMV_DECODE_FRAME_SKIPPED\t\t0\n#define S5P_FIMV_DECODE_FRAME_I_FRAME\t\t1\n#define S5P_FIMV_DECODE_FRAME_P_FRAME\t\t2\n#define S5P_FIMV_DECODE_FRAME_B_FRAME\t\t3\n#define S5P_FIMV_DECODE_FRAME_OTHER_FRAME\t4\n\n \n#define S5P_FIMV_DEC_NB_IP_SIZE\t\t\t(32 * 1024)\n#define S5P_FIMV_DEC_VERT_NB_MV_SIZE\t\t(16 * 1024)\n#define S5P_FIMV_DEC_NB_DCAC_SIZE\t\t(16 * 1024)\n#define S5P_FIMV_DEC_UPNB_MV_SIZE\t\t(68 * 1024)\n#define S5P_FIMV_DEC_SUB_ANCHOR_MV_SIZE\t\t(136 * 1024)\n#define S5P_FIMV_DEC_OVERLAP_TRANSFORM_SIZE     (32 * 1024)\n#define S5P_FIMV_DEC_VC1_BITPLANE_SIZE\t\t(2 * 1024)\n#define S5P_FIMV_DEC_STX_PARSER_SIZE\t\t(68 * 1024)\n\n#define S5P_FIMV_DEC_BUF_ALIGN\t\t\t(8 * 1024)\n#define S5P_FIMV_ENC_BUF_ALIGN\t\t\t(8 * 1024)\n#define S5P_FIMV_NV12M_HALIGN\t\t\t16\n#define S5P_FIMV_NV12M_LVALIGN\t\t\t16\n#define S5P_FIMV_NV12M_CVALIGN\t\t\t8\n#define S5P_FIMV_NV12MT_HALIGN\t\t\t128\n#define S5P_FIMV_NV12MT_VALIGN\t\t\t32\n#define S5P_FIMV_NV12M_SALIGN\t\t\t2048\n#define S5P_FIMV_NV12MT_SALIGN\t\t\t8192\n\n \n#define S5P_FIMV_ENC_UPMV_SIZE\t\t0x10000\n#define S5P_FIMV_ENC_COLFLG_SIZE\t0x10000\n#define S5P_FIMV_ENC_INTRAMD_SIZE\t0x10000\n#define S5P_FIMV_ENC_INTRAPRED_SIZE\t0x4000\n#define S5P_FIMV_ENC_NBORINFO_SIZE\t0x10000\n#define S5P_FIMV_ENC_ACDCCOEF_SIZE\t0x10000\n\n \n#define S5P_FIMV_ENC_SI_STRM_SIZE\t0x2004  \n#define S5P_FIMV_ENC_SI_PIC_CNT\t\t0x2008  \n#define S5P_FIMV_ENC_SI_WRITE_PTR\t0x200c  \n#define S5P_FIMV_ENC_SI_SLICE_TYPE\t0x2010  \n#define S5P_FIMV_ENC_SI_SLICE_TYPE_NON_CODED\t0\n#define S5P_FIMV_ENC_SI_SLICE_TYPE_I\t\t1\n#define S5P_FIMV_ENC_SI_SLICE_TYPE_P\t\t2\n#define S5P_FIMV_ENC_SI_SLICE_TYPE_B\t\t3\n#define S5P_FIMV_ENC_SI_SLICE_TYPE_SKIPPED\t4\n#define S5P_FIMV_ENC_SI_SLICE_TYPE_OTHERS\t5\n#define S5P_FIMV_ENCODED_Y_ADDR         0x2014  \n#define S5P_FIMV_ENCODED_C_ADDR         0x2018  \n\n#define S5P_FIMV_ENC_SI_CH0_SB_ADR\t0x2044  \n#define S5P_FIMV_ENC_SI_CH0_SB_SIZE\t0x204c  \n#define S5P_FIMV_ENC_SI_CH0_CUR_Y_ADR\t0x2050  \n#define S5P_FIMV_ENC_SI_CH0_CUR_C_ADR\t0x2054  \n#define S5P_FIMV_ENC_SI_CH0_FRAME_INS\t0x2058  \n\n#define S5P_FIMV_ENC_SI_CH1_SB_ADR\t0x2084  \n#define S5P_FIMV_ENC_SI_CH1_SB_SIZE\t0x208c  \n#define S5P_FIMV_ENC_SI_CH1_CUR_Y_ADR\t0x2090  \n#define S5P_FIMV_ENC_SI_CH1_CUR_C_ADR\t0x2094  \n#define S5P_FIMV_ENC_SI_CH1_FRAME_INS\t0x2098  \n\n#define S5P_FIMV_ENC_PIC_TYPE_CTRL\t0xc504  \n#define S5P_FIMV_ENC_B_RECON_WRITE_ON\t0xc508  \n#define S5P_FIMV_ENC_MSLICE_CTRL\t0xc50c  \n#define S5P_FIMV_ENC_MSLICE_MB\t\t0xc510  \n#define S5P_FIMV_ENC_MSLICE_BIT\t\t0xc514  \n#define S5P_FIMV_ENC_CIR_CTRL\t\t0xc518  \n#define S5P_FIMV_ENC_MAP_FOR_CUR\t0xc51c  \n#define S5P_FIMV_ENC_PADDING_CTRL\t0xc520  \n\n#define S5P_FIMV_ENC_RC_CONFIG\t\t0xc5a0  \n#define S5P_FIMV_ENC_RC_BIT_RATE\t0xc5a8  \n#define S5P_FIMV_ENC_RC_QBOUND\t\t0xc5ac  \n#define S5P_FIMV_ENC_RC_RPARA\t\t0xc5b0  \n#define S5P_FIMV_ENC_RC_MB_CTRL\t\t0xc5b4  \n\n \n#define S5P_FIMV_ENC_H264_ENTROPY_MODE\t0xd004  \n#define S5P_FIMV_ENC_H264_ALPHA_OFF\t0xd008  \n#define S5P_FIMV_ENC_H264_BETA_OFF\t0xd00c  \n#define S5P_FIMV_ENC_H264_NUM_OF_REF\t0xd010  \n#define S5P_FIMV_ENC_H264_TRANS_FLAG\t0xd034  \n\n#define S5P_FIMV_ENC_RC_FRAME_RATE\t0xd0d0  \n\n \n#define S5P_FIMV_ENC_MPEG4_QUART_PXL\t0xe008  \n\n \n#define S5P_FIMV_SI_CH0_DPB_CONF_CTRL   0x2068  \n#define S5P_FIMV_SLICE_INT_MASK\t\t1\n#define S5P_FIMV_SLICE_INT_SHIFT\t31\n#define S5P_FIMV_DDELAY_ENA_SHIFT\t30\n#define S5P_FIMV_DDELAY_VAL_MASK\t0xff\n#define S5P_FIMV_DDELAY_VAL_SHIFT\t16\n#define S5P_FIMV_DPB_COUNT_MASK\t\t0xffff\n#define S5P_FIMV_DPB_FLUSH_MASK\t\t1\n#define S5P_FIMV_DPB_FLUSH_SHIFT\t14\n\n\n#define S5P_FIMV_SI_CH0_RELEASE_BUF     0x2060  \n#define S5P_FIMV_SI_CH0_HOST_WR_ADR\t0x2064  \n\n \n#define S5P_FIMV_CODEC_NONE\t\t-1\n\n#define S5P_FIMV_CODEC_H264_DEC\t\t0\n#define S5P_FIMV_CODEC_VC1_DEC\t\t1\n#define S5P_FIMV_CODEC_MPEG4_DEC\t2\n#define S5P_FIMV_CODEC_MPEG2_DEC\t3\n#define S5P_FIMV_CODEC_H263_DEC\t\t4\n#define S5P_FIMV_CODEC_VC1RCV_DEC\t5\n\n#define S5P_FIMV_CODEC_H264_ENC\t\t16\n#define S5P_FIMV_CODEC_MPEG4_ENC\t17\n#define S5P_FIMV_CODEC_H263_ENC\t\t18\n\n \n#define S5P_FIMV_CH_SEQ_HEADER\t\t1\n#define S5P_FIMV_CH_FRAME_START\t\t2\n#define S5P_FIMV_CH_LAST_FRAME\t\t3\n#define S5P_FIMV_CH_INIT_BUFS\t\t4\n#define S5P_FIMV_CH_FRAME_START_REALLOC\t5\n#define S5P_FIMV_CH_MASK\t\t7\n#define S5P_FIMV_CH_SHIFT\t\t16\n\n\n \n#define S5P_FIMV_H2R_CMD_EMPTY\t\t0\n#define S5P_FIMV_H2R_CMD_OPEN_INSTANCE\t1\n#define S5P_FIMV_H2R_CMD_CLOSE_INSTANCE\t2\n#define S5P_FIMV_H2R_CMD_SYS_INIT\t3\n#define S5P_FIMV_H2R_CMD_FLUSH\t\t4\n#define S5P_FIMV_H2R_CMD_SLEEP\t\t5\n#define S5P_FIMV_H2R_CMD_WAKEUP\t\t6\n\n#define S5P_FIMV_R2H_CMD_EMPTY\t\t\t0\n#define S5P_FIMV_R2H_CMD_OPEN_INSTANCE_RET\t1\n#define S5P_FIMV_R2H_CMD_CLOSE_INSTANCE_RET\t2\n#define S5P_FIMV_R2H_CMD_RSV_RET\t\t3\n#define S5P_FIMV_R2H_CMD_SEQ_DONE_RET\t\t4\n#define S5P_FIMV_R2H_CMD_FRAME_DONE_RET\t\t5\n#define S5P_FIMV_R2H_CMD_SLICE_DONE_RET\t\t6\n#define S5P_FIMV_R2H_CMD_ENC_COMPLETE_RET\t7\n#define S5P_FIMV_R2H_CMD_SYS_INIT_RET\t\t8\n#define S5P_FIMV_R2H_CMD_FW_STATUS_RET\t\t9\n#define S5P_FIMV_R2H_CMD_SLEEP_RET\t\t10\n#define S5P_FIMV_R2H_CMD_WAKEUP_RET\t\t11\n#define S5P_FIMV_R2H_CMD_FLUSH_RET\t\t12\n#define S5P_FIMV_R2H_CMD_INIT_BUFFERS_RET\t15\n#define S5P_FIMV_R2H_CMD_EDFU_INIT_RET\t\t16\n#define S5P_FIMV_R2H_CMD_ERR_RET\t\t32\n\n \n#define S5P_FIMV_CODEC_H264_MVC_DEC\t\t-1\n#define S5P_FIMV_R2H_CMD_FIELD_DONE_RET\t\t-1\n#define S5P_FIMV_MFC_RESET\t\t\t-1\n#define S5P_FIMV_RISC_ON\t\t\t-1\n#define S5P_FIMV_RISC_BASE_ADDRESS\t\t-1\n#define S5P_FIMV_CODEC_VP8_DEC\t\t\t-1\n#define S5P_FIMV_REG_CLEAR_BEGIN\t\t0\n#define S5P_FIMV_REG_CLEAR_COUNT\t\t0\n\n \n#define S5P_FIMV_ERR_NO_VALID_SEQ_HDR\t\t67\n#define S5P_FIMV_ERR_INCOMPLETE_FRAME\t\t124\n#define S5P_FIMV_ERR_TIMEOUT\t\t\t140\n#define S5P_FIMV_ERR_WARNINGS_START\t\t145\n#define S5P_FIMV_ERR_DEC_MASK\t\t\t0xFFFF\n#define S5P_FIMV_ERR_DEC_SHIFT\t\t\t0\n#define S5P_FIMV_ERR_DSPL_MASK\t\t\t0xFFFF0000\n#define S5P_FIMV_ERR_DSPL_SHIFT\t\t\t16\n\n \n\n \n#define S5P_FIMV_SHARED_CROP_INFO_H\t\t0x0020\n#define S5P_FIMV_SHARED_CROP_LEFT_MASK\t\t0xFFFF\n#define S5P_FIMV_SHARED_CROP_LEFT_SHIFT\t\t0\n#define S5P_FIMV_SHARED_CROP_RIGHT_MASK\t\t0xFFFF0000\n#define S5P_FIMV_SHARED_CROP_RIGHT_SHIFT\t16\n#define S5P_FIMV_SHARED_CROP_INFO_V\t\t0x0024\n#define S5P_FIMV_SHARED_CROP_TOP_MASK\t\t0xFFFF\n#define S5P_FIMV_SHARED_CROP_TOP_SHIFT\t\t0\n#define S5P_FIMV_SHARED_CROP_BOTTOM_MASK\t0xFFFF0000\n#define S5P_FIMV_SHARED_CROP_BOTTOM_SHIFT\t16\n#define S5P_FIMV_SHARED_SET_FRAME_TAG\t\t0x0004\n#define S5P_FIMV_SHARED_GET_FRAME_TAG_TOP\t0x0008\n#define S5P_FIMV_SHARED_GET_FRAME_TAG_BOT\t0x000C\n#define S5P_FIMV_SHARED_START_BYTE_NUM\t\t0x0018\n#define S5P_FIMV_SHARED_RC_VOP_TIMING\t\t0x0030\n#define S5P_FIMV_SHARED_LUMA_DPB_SIZE\t\t0x0064\n#define S5P_FIMV_SHARED_CHROMA_DPB_SIZE\t\t0x0068\n#define S5P_FIMV_SHARED_MV_SIZE\t\t\t0x006C\n#define S5P_FIMV_SHARED_PIC_TIME_TOP\t\t0x0010\n#define S5P_FIMV_SHARED_PIC_TIME_BOTTOM\t\t0x0014\n#define S5P_FIMV_SHARED_EXT_ENC_CONTROL\t\t0x0028\n#define S5P_FIMV_SHARED_P_B_FRAME_QP\t\t0x0070\n#define S5P_FIMV_SHARED_ASPECT_RATIO_IDC\t0x0074\n#define S5P_FIMV_SHARED_EXTENDED_SAR\t\t0x0078\n#define S5P_FIMV_SHARED_H264_I_PERIOD\t\t0x009C\n#define S5P_FIMV_SHARED_RC_CONTROL_CONFIG\t0x00A0\n#define S5P_FIMV_SHARED_DISP_FRAME_TYPE_SHIFT\t2\n\n \n#define MFC_OFFSET_SHIFT\t11\n\n#define FIRMWARE_ALIGN\t\t(128 * SZ_1K)\t \n#define MFC_H264_CTX_BUF_SIZE\t(600 * SZ_1K)\t \n#define MFC_CTX_BUF_SIZE\t(10 * SZ_1K)\t \n#define DESC_BUF_SIZE\t\t(128 * SZ_1K)\t \n#define SHARED_BUF_SIZE\t\t(8 * SZ_1K)\t \n\n#define DEF_CPB_SIZE\t\t(256 * SZ_1K)\t \n#define MAX_CPB_SIZE\t\t(4 * SZ_1M)\t \n#define MAX_FW_SIZE\t\t(384 * SZ_1K)\n\n#define MFC_VERSION\t\t0x51\n#define MFC_NUM_PORTS\t\t2\n\n#define S5P_FIMV_SHARED_FRAME_PACK_SEI_AVAIL    0x16C\n#define S5P_FIMV_SHARED_FRAME_PACK_ARRGMENT_ID  0x170\n#define S5P_FIMV_SHARED_FRAME_PACK_SEI_INFO     0x174\n#define S5P_FIMV_SHARED_FRAME_PACK_GRID_POS     0x178\n\n \n#define S5P_FIMV_RES_INCREASE\t1\n#define S5P_FIMV_RES_DECREASE\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}