{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694368134944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694368134949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 10 20:48:54 2023 " "Processing started: Sun Sep 10 20:48:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694368134949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694368134949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_1 -c Lab1_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_1 -c Lab1_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694368134949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694368135114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_1 " "Found entity 1: Lab1_1" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694368141206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694368141206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_1 " "Elaborating entity \"Lab1_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694368141226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Lab1_1.sv(13) " "Verilog HDL assignment warning at Lab1_1.sv(13): truncated value with size 4 to match size of target (1)" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694368141233 "|Lab1_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0 VCC " "Pin \"led0\" is stuck at VCC" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led0"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 VCC " "Pin \"led3\" is stuck at VCC" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led4"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led8"} { "Warning" "WMLS_MLS_STUCK_PIN" "led9 GND " "Pin \"led9\" is stuck at GND" {  } { { "Lab1_1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/Lab1/Lab1_1/Lab1_1.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694368141450 "|Lab1_1|led9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694368141450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694368141485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694368141763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694368141763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694368141779 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694368141779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694368141779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694368141779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694368141786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 10 20:49:01 2023 " "Processing ended: Sun Sep 10 20:49:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694368141786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694368141786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694368141786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694368141786 ""}
