

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5'
================================================================
* Date:           Thu May  9 15:30:47 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_26 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_5  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     162|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|     178|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|      70|     376|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U66  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U67  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_4_2_32_1_1_U68        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U70        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_9_4_31_1_1_U69        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_31_1_1_U71        |mux_9_4_31_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0| 178|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_289_p2    |         +|   0|  0|  10|           3|           2|
    |add_ln60_1_fu_283_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln60_fu_277_p2    |         +|   0|  0|  64|          64|          64|
    |sub_ln57_fu_171_p2    |         -|   0|  0|  12|           4|           4|
    |icmp_ln54_fu_154_p2   |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 162|         139|         139|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add106_111_fu_64         |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   69|        138|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add106_111_fu_64         |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_68                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5|  return value|
|arr_36                 |   in|   64|     ap_none|                                            arr_36|        scalar|
|arg1_r_1_reload        |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|arg1_r_2_reload        |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload        |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_6_cast          |   in|   31|     ap_none|                                     arg1_r_6_cast|        scalar|
|arg1_r_7_cast          |   in|   31|     ap_none|                                     arg1_r_7_cast|        scalar|
|arg1_r_8_cast          |   in|   31|     ap_none|                                     arg1_r_8_cast|        scalar|
|arg1_r_4_reload        |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_cast          |   in|   31|     ap_none|                                     arg1_r_5_cast|        scalar|
|add106_111_out         |  out|   64|      ap_vld|                                    add106_111_out|       pointer|
|add106_111_out_ap_vld  |  out|    1|      ap_vld|                                    add106_111_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add106_111 = alloca i32 1"   --->   Operation 4 'alloca' 'add106_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r_5_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_5_cast"   --->   Operation 6 'read' 'arg1_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 7 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_8_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_8_cast"   --->   Operation 8 'read' 'arg1_r_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_7_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_7_cast"   --->   Operation 9 'read' 'arg1_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_6_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %arg1_r_6_cast"   --->   Operation 10 'read' 'arg1_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 11 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 12 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 13 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_36_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_36"   --->   Operation 14 'read' 'arr_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 1, i3 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_36_read, i64 %add106_111"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc107"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d1.cpp:54]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.67ns)   --->   "%icmp_ln54 = icmp_ult  i3 %i_1, i3 5" [d1.cpp:54]   --->   Operation 19 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %VITIS_LOOP_64_7.exitStub, void %for.inc107.split" [d1.cpp:54]   --->   Operation 20 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%add106_111_load = load i64 %add106_111" [d1.cpp:60]   --->   Operation 21 'load' 'add106_111_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:56]   --->   Operation 22 'specpipeline' 'specpipeline_ln56' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d1.cpp:54]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d1.cpp:54]   --->   Operation 24 'specloopname' 'specloopname_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %i_1" [d1.cpp:54]   --->   Operation 25 'zext' 'zext_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i3 %i_1" [d1.cpp:54]   --->   Operation 26 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns)   --->   "%sub_ln57 = sub i4 9, i4 %zext_ln54" [d1.cpp:57]   --->   Operation 27 'sub' 'sub_ln57' <Predicate = (icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.52ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i2 %trunc_ln54" [d1.cpp:60]   --->   Operation 28 'mux' 'tmp_6' <Predicate = (icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %tmp_6" [d1.cpp:60]   --->   Operation 29 'zext' 'zext_ln60' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.77ns)   --->   "%tmp_7 = mux i31 @_ssdm_op_Mux.ap_auto.9i31.i4, i31 0, i31 0, i31 0, i31 0, i31 0, i31 0, i31 %arg1_r_6_cast_read, i31 %arg1_r_7_cast_read, i31 %arg1_r_8_cast_read, i4 %sub_ln57" [d1.cpp:60]   --->   Operation 30 'mux' 'tmp_7' <Predicate = (icmp_ln54)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 0" [d1.cpp:60]   --->   Operation 31 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln3" [d1.cpp:60]   --->   Operation 32 'zext' 'zext_ln60_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.52ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i2 %trunc_ln54" [d1.cpp:60]   --->   Operation 33 'mux' 'tmp_8' <Predicate = (icmp_ln54)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %tmp_8" [d1.cpp:60]   --->   Operation 34 'zext' 'zext_ln60_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.77ns)   --->   "%tmp_9 = mux i31 @_ssdm_op_Mux.ap_auto.9i31.i4, i31 0, i31 0, i31 0, i31 0, i31 0, i31 0, i31 %arg1_r_5_cast_read, i31 %arg1_r_6_cast_read, i31 %arg1_r_7_cast_read, i4 %sub_ln57" [d1.cpp:60]   --->   Operation 35 'mux' 'tmp_9' <Predicate = (icmp_ln54)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_9, i1 0" [d1.cpp:60]   --->   Operation 36 'bitconcatenate' 'shl_ln60_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %shl_ln60_1" [d1.cpp:60]   --->   Operation 37 'zext' 'zext_ln60_3' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : [1/1] (0.80ns)   --->   Input mux for Operation 38 '%mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60'
ST_2 : Operation 38 [1/1] (2.61ns)   --->   "%mul_ln60 = mul i64 %zext_ln60_1, i64 %zext_ln60" [d1.cpp:60]   --->   Operation 38 'mul' 'mul_ln60' <Predicate = (icmp_ln54)> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.80ns)   --->   Input mux for Operation 39 '%mul_ln60_1 = mul i64 %zext_ln60_3, i64 %zext_ln60_2'
ST_2 : Operation 39 [1/1] (2.61ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60_3, i64 %zext_ln60_2" [d1.cpp:60]   --->   Operation 39 'mul' 'mul_ln60_1' <Predicate = (icmp_ln54)> <Delay = 2.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60 = add i64 %mul_ln60_1, i64 %mul_ln60" [d1.cpp:60]   --->   Operation 40 'add' 'add_ln60' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln60_1 = add i64 %add106_111_load, i64 %add_ln60" [d1.cpp:60]   --->   Operation 41 'add' 'add_ln60_1' <Predicate = (icmp_ln54)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.67ns)   --->   "%add_ln54 = add i3 %i_1, i3 2" [d1.cpp:54]   --->   Operation 42 'add' 'add_ln54' <Predicate = (icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [d1.cpp:54]   --->   Operation 43 'store' 'store_ln54' <Predicate = (icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln54 = store i64 %add_ln60_1, i64 %add106_111" [d1.cpp:54]   --->   Operation 44 'store' 'store_ln54' <Predicate = (icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc107" [d1.cpp:54]   --->   Operation 45 'br' 'br_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add106_111_load_1 = load i64 %add106_111"   --->   Operation 46 'load' 'add106_111_load_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add106_111_out, i64 %add106_111_load_1"   --->   Operation 47 'write' 'write_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add106_111_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add106_111             (alloca           ) [ 011]
i                      (alloca           ) [ 011]
arg1_r_5_cast_read     (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_8_cast_read     (read             ) [ 011]
arg1_r_7_cast_read     (read             ) [ 011]
arg1_r_6_cast_read     (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arr_36_read            (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
icmp_ln54              (icmp             ) [ 011]
br_ln54                (br               ) [ 000]
add106_111_load        (load             ) [ 000]
specpipeline_ln56      (specpipeline     ) [ 000]
speclooptripcount_ln54 (speclooptripcount) [ 000]
specloopname_ln54      (specloopname     ) [ 000]
zext_ln54              (zext             ) [ 000]
trunc_ln54             (trunc            ) [ 000]
sub_ln57               (sub              ) [ 000]
tmp_6                  (mux              ) [ 000]
zext_ln60              (zext             ) [ 000]
tmp_7                  (mux              ) [ 000]
shl_ln3                (bitconcatenate   ) [ 000]
zext_ln60_1            (zext             ) [ 000]
tmp_8                  (mux              ) [ 000]
zext_ln60_2            (zext             ) [ 000]
tmp_9                  (mux              ) [ 000]
shl_ln60_1             (bitconcatenate   ) [ 000]
zext_ln60_3            (zext             ) [ 000]
mul_ln60               (mul              ) [ 000]
mul_ln60_1             (mul              ) [ 000]
add_ln60               (add              ) [ 000]
add_ln60_1             (add              ) [ 000]
add_ln54               (add              ) [ 000]
store_ln54             (store            ) [ 000]
store_ln54             (store            ) [ 000]
br_ln54                (br               ) [ 000]
add106_111_load_1      (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_36">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_36"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_6_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_7_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_8_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_5_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add106_111_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add106_111_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i31.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="add106_111_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add106_111/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arg1_r_5_cast_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_cast_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="arg1_r_4_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arg1_r_8_cast_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="31" slack="0"/>
<pin id="86" dir="0" index="1" bw="31" slack="0"/>
<pin id="87" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_cast_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="arg1_r_7_cast_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_cast_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arg1_r_6_cast_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="31" slack="0"/>
<pin id="99" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_cast_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arg1_r_3_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arg1_r_2_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_1_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arr_36_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_36_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="mul_ln60_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mul_ln60_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_1_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="1"/>
<pin id="153" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln54_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add106_111_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add106_111_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln54_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln54_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sub_ln57_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="32" slack="1"/>
<pin id="182" dir="0" index="4" bw="32" slack="1"/>
<pin id="183" dir="0" index="5" bw="2" slack="0"/>
<pin id="184" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln60_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_7_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="1" slack="0"/>
<pin id="198" dir="0" index="4" bw="1" slack="0"/>
<pin id="199" dir="0" index="5" bw="1" slack="0"/>
<pin id="200" dir="0" index="6" bw="1" slack="0"/>
<pin id="201" dir="0" index="7" bw="31" slack="1"/>
<pin id="202" dir="0" index="8" bw="31" slack="1"/>
<pin id="203" dir="0" index="9" bw="31" slack="1"/>
<pin id="204" dir="0" index="10" bw="4" slack="0"/>
<pin id="205" dir="1" index="11" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shl_ln3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="31" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln60_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_8_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="1"/>
<pin id="231" dir="0" index="3" bw="32" slack="1"/>
<pin id="232" dir="0" index="4" bw="32" slack="1"/>
<pin id="233" dir="0" index="5" bw="2" slack="0"/>
<pin id="234" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln60_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="0" index="4" bw="1" slack="0"/>
<pin id="249" dir="0" index="5" bw="1" slack="0"/>
<pin id="250" dir="0" index="6" bw="1" slack="0"/>
<pin id="251" dir="0" index="7" bw="31" slack="1"/>
<pin id="252" dir="0" index="8" bw="31" slack="1"/>
<pin id="253" dir="0" index="9" bw="31" slack="1"/>
<pin id="254" dir="0" index="10" bw="4" slack="0"/>
<pin id="255" dir="1" index="11" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln60_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="31" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln60_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln60_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln60_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln54_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln54_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln54_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add106_111_load_1_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add106_111_load_1/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add106_111_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add106_111 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="324" class="1005" name="arg1_r_5_cast_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="1"/>
<pin id="326" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_cast_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="arg1_r_4_reload_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="arg1_r_8_cast_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="1"/>
<pin id="336" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_cast_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="arg1_r_7_cast_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="1"/>
<pin id="341" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_cast_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="arg1_r_6_cast_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="1"/>
<pin id="347" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_cast_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="arg1_r_3_reload_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="arg1_r_2_reload_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="arg1_r_1_reload_read_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="120" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="151" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="151" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="167" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="191"><net_src comp="177" pin="6"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="213"><net_src comp="171" pin="2"/><net_sink comp="193" pin=10"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="193" pin="11"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="167" pin="1"/><net_sink comp="227" pin=5"/></net>

<net id="241"><net_src comp="227" pin="6"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="243" pin=5"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="243" pin=6"/></net>

<net id="263"><net_src comp="171" pin="2"/><net_sink comp="243" pin=10"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="243" pin="11"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="281"><net_src comp="137" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="133" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="160" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="151" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="283" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="312"><net_src comp="64" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="320"><net_src comp="68" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="327"><net_src comp="72" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="332"><net_src comp="78" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="337"><net_src comp="84" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="193" pin=9"/></net>

<net id="342"><net_src comp="90" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="193" pin=8"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="243" pin=9"/></net>

<net id="348"><net_src comp="96" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="354"><net_src comp="102" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="360"><net_src comp="108" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="366"><net_src comp="114" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="177" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add106_111_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arr_36 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_6_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_7_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_8_cast | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 : arg1_r_5_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln54 : 1
		br_ln54 : 2
		zext_ln54 : 1
		trunc_ln54 : 1
		sub_ln57 : 2
		tmp_6 : 2
		zext_ln60 : 3
		tmp_7 : 3
		shl_ln3 : 4
		zext_ln60_1 : 5
		tmp_8 : 2
		zext_ln60_2 : 3
		tmp_9 : 3
		shl_ln60_1 : 4
		zext_ln60_3 : 5
		mul_ln60 : 6
		mul_ln60_1 : 6
		add_ln60 : 7
		add_ln60_1 : 8
		add_ln54 : 1
		store_ln54 : 2
		store_ln54 : 9
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_6_fu_177           |    0    |    0    |    20   |
|    mux   |           tmp_7_fu_193           |    0    |    0    |    49   |
|          |           tmp_8_fu_227           |    0    |    0    |    20   |
|          |           tmp_9_fu_243           |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln60_fu_277         |    0    |    0    |    64   |
|    add   |         add_ln60_1_fu_283        |    0    |    0    |    64   |
|          |          add_ln54_fu_289         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln60_fu_133         |    4    |    0    |    20   |
|          |         mul_ln60_1_fu_137        |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln57_fu_171         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln54_fu_154         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |   arg1_r_5_cast_read_read_fu_72  |    0    |    0    |    0    |
|          |  arg1_r_4_reload_read_read_fu_78 |    0    |    0    |    0    |
|          |   arg1_r_8_cast_read_read_fu_84  |    0    |    0    |    0    |
|          |   arg1_r_7_cast_read_read_fu_90  |    0    |    0    |    0    |
|   read   |   arg1_r_6_cast_read_read_fu_96  |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_102 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_114 |    0    |    0    |    0    |
|          |      arr_36_read_read_fu_120     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_126      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln54_fu_163         |    0    |    0    |    0    |
|          |         zext_ln60_fu_188         |    0    |    0    |    0    |
|   zext   |        zext_ln60_1_fu_222        |    0    |    0    |    0    |
|          |        zext_ln60_2_fu_238        |    0    |    0    |    0    |
|          |        zext_ln60_3_fu_272        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln54_fu_167        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln3_fu_214          |    0    |    0    |    0    |
|          |         shl_ln60_1_fu_264        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |   338   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add106_111_reg_309     |   64   |
|arg1_r_1_reload_read_reg_363|   32   |
|arg1_r_2_reload_read_reg_357|   32   |
|arg1_r_3_reload_read_reg_351|   32   |
|arg1_r_4_reload_read_reg_329|   32   |
| arg1_r_5_cast_read_reg_324 |   31   |
| arg1_r_6_cast_read_reg_345 |   31   |
| arg1_r_7_cast_read_reg_339 |   31   |
| arg1_r_8_cast_read_reg_334 |   31   |
|          i_reg_317         |    3   |
+----------------------------+--------+
|            Total           |   319  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   338  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   319  |   338  |
+-----------+--------+--------+--------+
