Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:51:07 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_interaction -file FB1_uC_clock_interaction.rpt
| Design            : FB1_uC
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Clock Interaction Report

Clock Interaction Table
-----------------------

                                                                                              WNS                            TNS Failing  TNS Total    WNS Path         Clock-Pair           Inter-Clock              
From Clock                                     To Clock                                       Clock Edges  WNS(ns)  TNS(ns)    Endpoints    Endpoints  Requirement(ns)  Classification       Constraints              
---------------------------------------------  ---------------------------------------------  -----------  -------  -------  -----------  -----------  ---------------  -------------------  -----------------------  
GTYE4_CHANNEL_TXOUTCLKPCS[0]                   GTYE4_CHANNEL_TXOUTCLKPCS[0]                   rise - rise     4.14     0.00            0           34             5.33  Clean                Timed                    
GTYE4_CHANNEL_TXOUTCLKPCS[1]                   GTYE4_CHANNEL_TXOUTCLKPCS[1]                   rise - rise     4.07     0.00            0           34             5.33  Clean                Timed                    
GTYE4_CHANNEL_TXOUTCLKPCS[2]                   GTYE4_CHANNEL_TXOUTCLKPCS[2]                   rise - rise     4.23     0.00            0           34             5.33  Clean                Timed                    
GTYE4_CHANNEL_TXOUTCLKPCS[3]                   GTYE4_CHANNEL_TXOUTCLKPCS[3]                   rise - rise     3.97     0.00            0           34             5.33  Clean                Timed                    
afpga_lock_clk                                 System_FB1_uC                                                                           0            1                   Ignored              Asynchronous Groups      
afpga_lock_clk                                 afpga_lock_clk                                 rise - rise   998.92     0.00            0            4          1000.00  Clean                Timed                    
afpga_lock_clk                                 clk                                                                                     0           30                   Ignored              Asynchronous Groups      
clk                                            System_FB1_uC                                  rise - rise   471.19     0.00            0            2           500.00  Virtual Clock        Timed                    
clk                                            clk                                            rise - rise   238.17     0.00            0          268           247.40  Clean                Timed                    
clk                                            hstdm_txclkdiv2_local                          rise - rise   129.90     0.00            0            8           139.10  Ignored              Max Delay Datapath Only  
clk                                            hstdm_txclkdiv2_local_1                        rise - rise   228.33     0.00            0           20           239.80  Ignored              Max Delay Datapath Only  
clk                                            hstdm_txclkdiv2_local_2                        rise - rise   234.57     0.00            0           16           240.40  Ignored              Max Delay Datapath Only  
clk                                            hstdm_txclkdiv2_local_3                        rise - rise   235.08     0.00            0           16           239.90  Ignored              Max Delay Datapath Only  
gt1_refclk                                     gt1_refclk                                     rise - rise     9.41     0.00            0            3            10.00  Clean                Timed                    
gt1_refclk                                     haps_infra_clk_200                                                                      0            1                   Ignored              Asynchronous Groups      
haps_infra_clk_10                              haps_infra_clk_10                              rise - rise    94.61     0.00            0         3462           100.00  Clean                Timed                    
haps_infra_clk_10                              haps_infra_clk_50_2_sync                                                                0          113                   Ignored              Asynchronous Groups      
haps_infra_clk_10                              haps_infra_clk_umr3                                                                     0           20                   Ignored              Asynchronous Groups      
haps_infra_clk_10                              txoutclk_out[2]                                                                         0            3                   Ignored              Asynchronous Groups      
haps_infra_clk_100                             haps_infra_clk_100                             rise - rise     2.92     0.00            0        10154            10.00  Clean                Partial False Path       
haps_infra_clk_100                             haps_infra_clk_umr3                                                                     0           81                   Ignored              Asynchronous Groups      
haps_infra_clk_100                             hstdm_rxclk_1200_bank36_block6_div2                                                     0          210                   Ignored              Asynchronous Groups      
haps_infra_clk_100                             hstdm_rxclk_1200_bank36_block6_div4                                                     0           44                   Ignored              Asynchronous Groups      
haps_infra_clk_100                             ref_clk_p                                      rise - rise     5.14     0.00            0            1            10.00  Clean                Timed                    
haps_infra_clk_200                             haps_infra_clk_10                                                                       0           32                   Ignored              Asynchronous Groups      
haps_infra_clk_200                             haps_infra_clk_200                             rise - rise     3.29     0.00            0          378             5.00  Clean                Timed                    
haps_infra_clk_50_2_sync                       haps_infra_clk_10                                                                       0          142                   Ignored              Asynchronous Groups      
haps_infra_clk_50_2_sync                       haps_infra_clk_100                                                                      0            5                   Ignored              Asynchronous Groups      
haps_infra_clk_50_2_sync                       haps_infra_clk_200                                                                      0            1                   Ignored              Asynchronous Groups      
haps_infra_clk_50_2_sync                       haps_infra_clk_50_2_sync                       rise - rise    17.36     0.00            0         1163            20.00  Clean                Partial False Path       
haps_infra_clk_50_2_sync                       rxoutclk_out[2]                                                                         0            9                   Ignored              Asynchronous Groups      
haps_infra_clk_50_2_sync                       txoutclk_out[2]                                                                         0           14                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            haps_infra_clk_10                                                                       0           24                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            haps_infra_clk_100                                                                      0           49                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            haps_infra_clk_50_2_sync                                                                0            5                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            haps_infra_clk_umr3                            rise - rise     3.37     0.00            0        50231             8.00  Clean                Partial False Path       
haps_infra_clk_umr3                            hstdm_rxclk_1200_bank36_block6_div2                                                     0          673                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            hstdm_rxclk_1200_bank36_block6_div4                                                     0           65                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            hstdm_txclkdiv2_local                                                                   0           20                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            hstdm_txclkdiv2_local_1                                                                 0           50                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            hstdm_txclkdiv2_local_2                                                                 0           40                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            hstdm_txclkdiv2_local_3                                                                 0           40                   Ignored              Asynchronous Groups      
haps_infra_clk_umr3                            txoutclk_out[2]                                                                         0           27                   Ignored              Asynchronous Groups      
hstdm_rxclk_1200_bank36_block6_div2            System_FB1_uC                                  rise - rise   334.75     0.00            0            2           349.40  Ignored              Max Delay Datapath Only  
hstdm_rxclk_1200_bank36_block6_div2            clk                                            rise - rise   228.92     0.00            0          131           237.60  Ignored              Max Delay Datapath Only  
hstdm_rxclk_1200_bank36_block6_div2            haps_infra_clk_100                                                                      0            4                   Ignored              Asynchronous Groups      
hstdm_rxclk_1200_bank36_block6_div2            haps_infra_clk_umr3                                                                     0            3                   Ignored              Asynchronous Groups      
hstdm_rxclk_1200_bank36_block6_div2            hstdm_rxclk_1200_bank36_block6_div2            rise - rise     0.82     0.00            0         3444             3.33  Clean                Timed                    
hstdm_rxclk_1200_bank36_block6_div2            hstdm_rxclk_1200_bank36_block6_div4            rise - rise     1.48     0.00            0          379             3.33  Clean                Partial False Path       
hstdm_rxclk_1200_bank36_block6_div2            hstdm_txclkdiv2_local                          rise - rise   151.54     0.00            0            4           160.70  Ignored              Max Delay Datapath Only  
hstdm_rxclk_1200_bank36_block6_div4            haps_infra_clk_100                                                                      0           53                   Ignored              Asynchronous Groups      
hstdm_rxclk_1200_bank36_block6_div4            haps_infra_clk_umr3                                                                     0            4                   Ignored              Asynchronous Groups      
hstdm_rxclk_1200_bank36_block6_div4            hstdm_rxclk_1200_bank36_block6_div2            rise - rise     1.67     0.00            0          210             3.33  Clean                Partial False Path       
hstdm_rxclk_1200_bank36_block6_div4            hstdm_rxclk_1200_bank36_block6_div4            rise - rise     2.58     0.00            0         1594             6.67  Clean                Partial False Path       
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  rise - fall     4.43     0.00            0            8             6.67  Clean                Timed                    
hstdm_txclkdiv2_local                          hstdm_txclkdiv2_local                          rise - rise     2.13     0.00            0          132             3.33  Clean                Timed                    
hstdm_txclkdiv2_local_1                        hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  rise - fall     4.11     0.00            0           20             6.67  Clean                Timed                    
hstdm_txclkdiv2_local_1                        hstdm_txclkdiv2_local_1                        rise - rise     2.12     0.00            0          330             3.33  Clean                Timed                    
hstdm_txclkdiv2_local_2                        hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  rise - fall     4.05     0.00            0           16             6.67  Clean                Timed                    
hstdm_txclkdiv2_local_2                        hstdm_txclkdiv2_local_2                        rise - rise     1.88     0.00            0          264             3.33  Clean                Timed                    
hstdm_txclkdiv2_local_3                        hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  rise - fall     4.12     0.00            0           16             6.67  Clean                Timed                    
hstdm_txclkdiv2_local_3                        hstdm_txclkdiv2_local_3                        rise - rise     2.13     0.00            0          264             3.33  Clean                Timed                    
ref_clk_p                                      afpga_lock_clk                                                                          0            1                   Ignored              Asynchronous Groups      
ref_clk_p                                      haps_infra_clk_100                             rise - rise     4.64     0.00            0            1            10.00  Clean                Timed                    
rxoutclk_out[2]                                haps_infra_clk_50_2_sync                                                                0           11                   Ignored              Asynchronous Groups      
rxoutclk_out[2]                                rxoutclk_out[2]                                rise - rise     2.85     0.00            0         5403             5.33  Clean                Partial False Path       
rxoutclk_out[2]                                txoutclk_out[2]                                                                         0           22                   Ignored              False Path               
txoutclk_out[2]                                haps_infra_clk_10                                                                       0          240                   Ignored              Asynchronous Groups      
txoutclk_out[2]                                haps_infra_clk_200                                                                      0            2                   Ignored              Asynchronous Groups      
txoutclk_out[2]                                haps_infra_clk_50_2_sync                                                                0           10                   Ignored              Asynchronous Groups      
txoutclk_out[2]                                haps_infra_clk_umr3                                                                     0           27                   Ignored              Asynchronous Groups      
txoutclk_out[2]                                rxoutclk_out[2]                                                                         0           16                   Ignored              False Path               
txoutclk_out[2]                                txoutclk_out[2]                                rise - rise     1.54     0.00            0        11657             5.33  Clean                Partial False Path       


