#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon May 01 13:38:10 2017
# Process ID: 4252
# Log file: V:/EECS 700-FPGA/New folder/dft/dft.runs/synth_1/dft.vds
# Journal file: V:/EECS 700-FPGA/New folder/dft/dft.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dft.tcl -notrace
Command: synth_design -top dft -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 266.566 ; gain = 86.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dft' [V:/EECS 700-FPGA/New folder/dft/dft.srcs/sources_1/new/dft.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'temp2_reg' and it is trimmed from '64' to '32' bits. [V:/EECS 700-FPGA/New folder/dft/dft.srcs/sources_1/new/dft.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dft' (1#1) [V:/EECS 700-FPGA/New folder/dft/dft.srcs/sources_1/new/dft.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 300.828 ; gain = 120.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 300.828 ; gain = 120.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 300.828 ; gain = 120.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "sumout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 317.426 ; gain = 137.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 445.125 ; gain = 265.117
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sumout" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP temp20, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp2_reg, operation Mode is: ((PCIN>>17)+A*B2)'.
DSP Report: register B is absorbed into DSP temp2_reg.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: Generating DSP temp20, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: operator temp20 is absorbed into DSP temp20.
DSP Report: Generating DSP temp2_reg, operation Mode is: ((PCIN>>17)+A*B2)'.
DSP Report: register B is absorbed into DSP temp2_reg.
DSP Report: register temp2_reg is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
DSP Report: operator temp20 is absorbed into DSP temp2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 446.395 ; gain = 266.387
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 446.395 ; gain = 266.387

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dft         | A2*B               | No           | 18     | 15     | 48     | 25     | 48     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|dft         | ((PCIN>>17)+A*B2)' | No           | 15     | 15     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dft         | A*B2               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|dft         | ((PCIN>>17)+A*B2)' | No           | 18     | 15     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
+------------+--------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[47] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[46] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[45] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[44] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[43] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[42] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[41] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[40] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[39] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[38] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[37] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[36] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[35] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[34] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[33] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[32] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[31] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[30] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[29] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[28] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[27] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[26] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[25] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[24] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[23] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[22] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[21] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[20] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[19] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[18] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[17] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[16] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[15] ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[47]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[46]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[45]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[44]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[43]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[42]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[41]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[40]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[39]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[38]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[37]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[36]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[35]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[34]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[33]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[32]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[31]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[30]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[29]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[28]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[27]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[26]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[25]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[24]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[23]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[22]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[21]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[20]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[19]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[18]__0 ) is unused and will be removed from module dft.
WARNING: [Synth 8-3332] Sequential element (\temp2_reg[17]__0 ) is unused and will be removed from module dft.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.488 ; gain = 285.480
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.488 ; gain = 285.480

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.488 ; gain = 285.480
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.488 ; gain = 285.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    12|
|3     |DSP48E1 |     3|
|4     |LUT1    |     1|
|5     |LUT2    |    48|
|6     |LUT3    |     1|
|7     |LUT4    |     7|
|8     |LUT5    |     1|
|9     |LUT6    |     3|
|10    |FDRE    |   121|
|11    |IBUF    |    65|
|12    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   295|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.512 ; gain = 285.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 465.512 ; gain = 249.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 465.512 ; gain = 285.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 522.645 ; gain = 310.457
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 522.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 01 13:38:21 2017...
