### 👋 Hello, I'm Udvi Chauhan 

🎓 Final-Year Electronics & Communication Engineering Student | EC_GECG_2022  
💡 Passionate about VLSI, FPGA, RTL Design & Simulation  
🔧 Skilled in Verilog, Vivado, Python  
📫 Connect with me on [LinkedIn](https://www.linkedin.com/in/udvi-chauhan)


## 🚀 Projects

- 📂 **3D Laser Scanner using Python**  
  Implemented a low-cost scanner using Raspberry Pi and Python to visualize 3D object.

- 🔁 **Dual-Port RAM in Verilog in Vivado** 
  Designing a synthesizable dual-port memory with testbench, simulation & waveform analysis using Vivado.

- 🧠 **Predictive Maintenance for 3D Printers** *(Intel AI Certification Project)* 
   AI/ML-based solution for industry-defined problem using sensor data to detect component failure.


## 🌱 Currently Learning & Exploring

- - Verilog HDL (for RTL design, testbenches, and simulation)


## 📊 Tools & Technologies

- 🛠️ **Languages**: Verilog, Python, C  
- 💻 **EDA Tools**: Xilinx Vivado  
- 🌐 **Platforms**: GitHub, LinkedIn, VS Code  
- 🧰 **Concepts**: RTL Design, Testbench Writing, FPGA Programming, Digital Electronics


## 📌 Goals

- Build and share more open-source RTL IPs  
- Gain internship experience in Physical Design or ASIC Verification  
- Contribute to open VLSI projects (RISC-V, etc.)


## 🧩 Fun Fact

I still get excited seeing "Simulation Successful" in the console 🎉😄
