Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb_isim_beh.exe -prj E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/M8to4.v" into library work
Analyzing Verilog file "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" into library work
WARNING:HDLCompiler:568 - "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" Line 34: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" Line 35: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" Line 36: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" Line 38: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" Line 39: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:568 - "E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb.v" Line 40: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module M8to4
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/Courses/AUT/semester 3/Logic Circuit/project/codes/phase 1/part3/CoolHeatSystem/tb_isim_beh.exe
Fuse Memory Usage: 28944 KB
Fuse CPU Usage: 593 ms
