 
                              IC Compiler II (TM)

                Version U-2022.12-SP3 for linux64 - Apr 18, 2023
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/sv1/.synopsys_icc2_gui/preferences.tcl
icc2_shell> source ../scripts/flow.tcl
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
...Created 2 lib groups

... 2 cell libraries to build.


... checking whether need to build cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm under output directory: library not exists

... processing cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... run lm_shell to build the cell library
...............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
.........................................................................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c.ndm

... processing cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... run lm_shell to build the cell library
.....................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm


Information: Successfully built 2 reference libraries: saed14rvt_tt0p8v25c.ndm saed14rvt_tt0p8v25c_physical_only.ndm. (LIB-093)
Loading verilog file '/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/source/decoder6_64_compiled.v'
Information: Reading Verilog into new design 'decoder6_64' in library 'decoder6_64'. (VR-012)
Number of modules read: 10
Top level ports: 71
Total ports in all modules: 179
Total nets in all modules: 232
Total instances in all modules: 126
Elapsed = 00:00:00.19, CPU = 00:00:00.01
Information: The design specific attribute override for layer 'M1' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Using libraries: decoder6_64 saed14rvt_tt0p8v25c saed14rvt_tt0p8v25c_physical_only
Linking block decoder6_64:decoder6_64.design
Information: User units loaded from library 'saed14rvt_tt0p8v25c' (LNK-040)
Design 'decoder6_64' was successfully linked.
Removing existing floorplan objects
Creating core...
Core utilization ratio = 74.93%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'remove_pg_via_master_rules' cleared the undo history. (UNDO-016)
No via def rule is found.
No pattern is found.
All strategies have been removed.
All strategy via rules have been removed.
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern m0_rail_color.
Successfully set PG strategy m0_rail_strategy_pwr.
Successfully set PG strategy m0_rail_strategy_gnd.
Variable w1 is defined in -parameters option but not used by any pattern expression.
Variable s1 is defined in -parameters option but not used by any pattern expression.
Variable M1_stp is defined in -parameters option but not used by any pattern expression.
Variable f1 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern m1_color2_mesh.
Successfully set PG strategy m1_color2_strategy_gnd.
Successfully set PG strategy m1_color2_strategy_pwr.
Successfully set via def rule vias.
Successfully set strategy via rule vias_rule_pwr.
Successfully set strategy via rule vias_rule_gnd.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_gnd.
Updating strategy m1_color2_strategy_gnd.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_gnd .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_gnd .
Creating via shapes for strategies m1_color2_strategy_gnd .
Working on strategy m1_color2_strategy_gnd.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_gnd.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 6 wires.
Committed 0 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_pwr.
Updating strategy m1_color2_strategy_pwr.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_pwr .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_pwr .
Creating via shapes for strategies m1_color2_strategy_pwr .
Working on strategy m1_color2_strategy_pwr.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_pwr.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 6 wires.
Committed 0 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.

 mapping = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/saed14nm_tf_itf_tluplus.map 


Corner: slow
 early_spec = tlup_max
 tlup_max = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 
 late_spec = tlup_max
 tlup_max = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 


Corner: fast
 early_spec = tlup_min
 tlup_min = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 
 late_spec = tlup_min
 tlup_min = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 

library = decoder6_64 
NEX:(WARNING) ccap_threshold is too small, set to 0.1fF
NEX:(WARNING) ccap_threshold is too small, set to 0.1fF
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_fast (mode func corner fast) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-08-16 14:53:59 / Session: 0.01 hr / Command: 0.00 hr / Memory: 470 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: capacitor
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for decoder6_64, hor/vert channel sizes are 2.4/2.4
Placing top level std cells.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : decoder6_64
Version: U-2022.12-SP3
Date   : Fri Aug 16 14:54:00 2024
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design decoder6_64: 203.862 microns.
    number of nets with unassigned pins: 71
  wire length in design decoder6_64 (see through blk pins): 203.862 microns.
  ------------------
  Total wire length: 203.862 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design decoder6_64:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design decoder6_64:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design decoder6_64: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view decoder6_64_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.64. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.60. (DPUI-903)
Information: Peak memory usage for create_placement : 563 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-08-16 14:54:00 / Session: 0.01 hr / Command: 0.00 hr / Memory: 563 MB (FLW-8100)
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-08-16 14:54:00 / Session: 0.01 hr / Command: 0.00 hr / Memory: 563 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design decoder6_64 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (25 fillers) from library
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      46.398          117        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    117
number of references:                29
number of site rows:                 11
number of locations attempted:      847
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         117 (783 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.230 um ( 0.38 row height)
rms weighted cell displacement:   0.230 um ( 0.38 row height)
max cell displacement:            0.518 um ( 0.86 row height)
avg cell displacement:            0.197 um ( 0.33 row height)
avg weighted cell displacement:   0.197 um ( 0.33 row height)
number of cells moved:              117
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0/U9 (SAEDRVT14_AN3_0P5)
  Input location: (0.1979,1.2842)
  Legal location: (0.148,1.8)
  Displacement:   0.518 um ( 0.86 row height)
Cell: U2/U13 (SAEDRVT14_INV_0P5)
  Input location: (2.0555,2.4919)
  Legal location: (2.072,3)
  Displacement:   0.508 um ( 0.85 row height)
Cell: U3/U12 (SAEDRVT14_NR2_ISO_1)
  Input location: (3.2693,3.6569)
  Legal location: (3.774,3.6)
  Displacement:   0.508 um ( 0.85 row height)
Cell: U0/U6 (SAEDRVT14_AN3_0P5)
  Input location: (0.7016,2.2927)
  Legal location: (0.74,1.8)
  Displacement:   0.494 um ( 0.82 row height)
Cell: U6/U14 (SAEDRVT14_INV_0P5)
  Input location: (4.8395,4.035)
  Legal location: (4.958,3.6)
  Displacement:   0.451 um ( 0.75 row height)
Cell: U5/U12 (SAEDRVT14_NR2_ISO_1)
  Input location: (0.3931,3.7808)
  Legal location: (0.444,4.2)
  Displacement:   0.422 um ( 0.70 row height)
Cell: U4/U10 (SAEDRVT14_AN3_0P5)
  Input location: (2.9496,3.5055)
  Legal location: (2.59,3.6)
  Displacement:   0.372 um ( 0.62 row height)
Cell: U8/U9 (SAEDRVT14_AN3_0P5)
  Input location: (6.3733,2.6285)
  Legal location: (6.364,3)
  Displacement:   0.372 um ( 0.62 row height)
Cell: U0/U12 (SAEDRVT14_NR2_ISO_1)
  Input location: (0.2745,2.6458)
  Legal location: (0.37,3)
  Displacement:   0.367 um ( 0.61 row height)
Cell: U8/U10 (SAEDRVT14_AN3_0P5)
  Input location: (5.4853,2.7593)
  Legal location: (5.476,2.4)
  Displacement:   0.359 um ( 0.60 row height)

Legalization succeeded.
Total Legalizer CPU: 0.800
Total Legalizer Wall Time: 0.801
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-08-16 14:54:01 / Session: 0.01 hr / Command: 0.00 hr / Memory: 563 MB (FLW-8100)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-08-16 14:54:01 / Session: 0.01 hr / Command: 0.00 hr / Memory: 563 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 7.03, 6.6) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{1.142,-0.047} {1.818,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.402,-0.047} {1.078,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.032,-0.047} {0.412,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,1.153} {0.338,1.247}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,0.552} {0.338,0.646}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.622,6.553} {3.298,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.030,6.553} {2.706,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.546,6.553} {5.222,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.806,6.553} {4.482,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{5.656,6.553} {6.332,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 36 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   28  Proc 12648 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00um,0.00um,7.03um,6.60um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.15um
layer M2, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M3, dir Ver, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 0.06um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 12648 
Net statistics:
Total number of nets     = 126
Number of nets to route  = 60
Number of single or zero port nets = 64
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 60, Total Half Perimeter Wire Length (HPWL) 232 microns
HPWL   0 ~   50 microns: Net Count       60     Total HPWL          232 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   33  Proc 12648 
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
Average gCell capacity  0.25     on layer (1)    M1
Average gCell capacity  5.83     on layer (2)    M2
Average gCell capacity  9.50     on layer (3)    M3
Average gCell capacity  8.83     on layer (4)    M4
Average gCell capacity  8.50     on layer (5)    M5
Average gCell capacity  8.83     on layer (6)    M6
Average gCell capacity  8.50     on layer (7)    M7
Average gCell capacity  8.83     on layer (8)    M8
Average gCell capacity  8.50     on layer (9)    M9
Average gCell capacity  9.00     on layer (10)   MRDL
Average number of tracks per gCell 8.33  on layer (1)    M1
Average number of tracks per gCell 6.33  on layer (2)    M2
Average number of tracks per gCell 10.17         on layer (3)    M3
Average number of tracks per gCell 9.17  on layer (4)    M4
Average number of tracks per gCell 8.83  on layer (5)    M5
Average number of tracks per gCell 9.17  on layer (6)    M6
Average number of tracks per gCell 8.83  on layer (7)    M7
Average number of tracks per gCell 9.17  on layer (8)    M8
Average number of tracks per gCell 8.83  on layer (9)    M9
Average number of tracks per gCell 9.33  on layer (10)   MRDL
Number of gCells = 360
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 12648 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 12648 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 12648 
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  171 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 12819 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~839.0000um (699 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  209  Proc 12819 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   117 Max = 7 GRCs =    42 (58.33%)
Initial. H routing: Overflow =   102 Max = 7 (GRCs =  1) GRCs =    30 (83.33%)
Initial. V routing: Overflow =    15 Max = 4 (GRCs =  2) GRCs =    12 (33.33%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   102 Max = 7 (GRCs =  1) GRCs =    30 (83.33%)
Initial. M3         Overflow =    15 Max = 4 (GRCs =  2) GRCs =    12 (33.33%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 294.08
Initial. Layer M1 wire length = 45.83
Initial. Layer M2 wire length = 60.11
Initial. Layer M3 wire length = 105.81
Initial. Layer M4 wire length = 54.31
Initial. Layer M5 wire length = 28.02
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 619
Initial. Via VIA12SQ count = 289
Initial. Via VIA23SQ_C count = 203
Initial. Via VIA34SQ_C count = 96
Initial. Via VIA45SQ count = 31
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Aug 16 14:54:01 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  209  Proc 12819 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   116 Max = 7 GRCs =    40 (55.56%)
phase1. H routing: Overflow =   103 Max = 7 (GRCs =  1) GRCs =    30 (83.33%)
phase1. V routing: Overflow =    12 Max = 4 (GRCs =  1) GRCs =    10 (27.78%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   103 Max = 7 (GRCs =  1) GRCs =    30 (83.33%)
phase1. M3         Overflow =    12 Max = 4 (GRCs =  1) GRCs =    10 (27.78%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 301.34
phase1. Layer M1 wire length = 46.42
phase1. Layer M2 wire length = 66.59
phase1. Layer M3 wire length = 102.13
phase1. Layer M4 wire length = 59.19
phase1. Layer M5 wire length = 27.02
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 618
phase1. Via VIA12SQ count = 287
phase1. Via VIA23SQ_C count = 198
phase1. Via VIA34SQ_C count = 103
phase1. Via VIA45SQ count = 30
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Aug 16 14:54:01 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  209  Proc 12819 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    25 Max = 3 GRCs =    19 (26.39%)
phase2. H routing: Overflow =    19 Max = 3 (GRCs =  4) GRCs =    14 (38.89%)
phase2. V routing: Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (13.89%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    19 Max = 3 (GRCs =  4) GRCs =    14 (38.89%)
phase2. M3         Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (13.89%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 302.89
phase2. Layer M1 wire length = 46.42
phase2. Layer M2 wire length = 68.08
phase2. Layer M3 wire length = 101.40
phase2. Layer M4 wire length = 59.14
phase2. Layer M5 wire length = 27.84
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 624
phase2. Via VIA12SQ count = 287
phase2. Via VIA23SQ_C count = 198
phase2. Via VIA34SQ_C count = 106
phase2. Via VIA45SQ count = 33
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Aug 16 14:54:01 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  209  Alloctr  209  Proc 12819 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    21 Max = 4 GRCs =    16 (22.22%)
phase3. H routing: Overflow =    19 Max = 4 (GRCs =  1) GRCs =    15 (41.67%)
phase3. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (2.78%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    19 Max = 4 (GRCs =  1) GRCs =    15 (41.67%)
phase3. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (2.78%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 312.19
phase3. Layer M1 wire length = 46.42
phase3. Layer M2 wire length = 77.44
phase3. Layer M3 wire length = 103.00
phase3. Layer M4 wire length = 59.80
phase3. Layer M5 wire length = 25.53
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 622
phase3. Via VIA12SQ count = 287
phase3. Via VIA23SQ_C count = 199
phase3. Via VIA34SQ_C count = 104
phase3. Via VIA45SQ count = 32
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc  171 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  209  Proc 12819 

Congestion utilization per direction:
Average vertical track utilization   = 22.62 %
Peak    vertical track utilization   = 38.89 %
Average horizontal track utilization = 22.71 %
Peak    horizontal track utilization = 37.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc  171 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 12819 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 12819 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   24  Proc 12819 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 0 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Number of wires with overlap after iteration 0 = 808 of 1098


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   25  Proc 12819 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

Assign Vertical partitions, iteration 1 
Routed partition 1/6        
Routed partition 2/6        
Routed partition 3/6        
Routed partition 4/6        
Routed partition 5/6        
Routed partition 6/6        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   25  Proc 12819 

Number of wires with overlap after iteration 1 = 668 of 907


Wire length and via report:
---------------------------
Number of M1 wires: 11            : 0
Number of M2 wires: 397                  VIA12SQ: 327
Number of M3 wires: 301                  VIA23SQ_C: 430
Number of M4 wires: 115                  VIA34SQ_C: 163
Number of M5 wires: 83           VIA45SQ: 138
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 907               vias: 1058

Total M1 wire length: 2.8
Total M2 wire length: 119.5
Total M3 wire length: 120.7
Total M4 wire length: 83.3
Total M5 wire length: 67.9
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 394.1

Longest M1 wire length: 0.3
Longest M2 wire length: 2.1
Longest M3 wire length: 2.0
Longest M4 wire length: 3.2
Longest M5 wire length: 2.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   24  Alloctr   25  Proc 12819 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   39  Proc 12819 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/2 Partitions, Violations =    453
Routed  2/2 Partitions, Violations =    2897

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2897
        Crossing top-cell boundary : 4
        Diff net spacing : 338
        Diff net via-cut spacing : 26
        Double pattern hard mask space : 32
        End of line enclosure : 30
        Illegal track route : 857
        Less than minimum area : 221
        Local double pattern cycle : 2
        Off-grid : 311
        Protrusion length : 5
        Same net spacing : 26
        Same net via-cut spacing : 7
        Short : 1038

[Iter 0] Elapsed real time: 0:00:26 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 0] Stage (MB): Used   74  Alloctr   75  Proc  170 
[Iter 0] Total (MB): Used   98  Alloctr  100  Proc 12990 

End DR iteration 0 with 2 parts

Start DR iteration 1: uniform partition
Routed  1/2 Partitions, Violations =    2878
Routed  2/2 Partitions, Violations =    2815

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2815
        Crossing top-cell boundary : 6
        Diff net spacing : 358
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 34
        End of line enclosure : 23
        Illegal track route : 855
        Less than minimum area : 218
        Less than minimum enclosed area : 1
        Local double pattern cycle : 1
        Off-grid : 313
        Protrusion length : 1
        Same net spacing : 12
        Same net via-cut spacing : 2
        Short : 973

[Iter 1] Elapsed real time: 0:00:47 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:48
[Iter 1] Stage (MB): Used   74  Alloctr   75  Proc  170 
[Iter 1] Total (MB): Used   98  Alloctr  100  Proc 12990 

End DR iteration 1 with 2 parts

Start DR iteration 2: uniform partition
Routed  1/2 Partitions, Violations =    2853
Routed  2/2 Partitions, Violations =    2779

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2779
        Crossing top-cell boundary : 10
        Diff net spacing : 353
        Diff net via-cut spacing : 25
        Double pattern hard mask space : 28
        End of line enclosure : 15
        Illegal track route : 848
        Less than minimum area : 211
        Local double pattern cycle : 2
        Off-grid : 291
        Protrusion length : 1
        Same net spacing : 4
        Same net via-cut spacing : 1
        Short : 990

[Iter 2] Elapsed real time: 0:01:13 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:01:14 total=0:01:15
[Iter 2] Stage (MB): Used   74  Alloctr   75  Proc  170 
[Iter 2] Total (MB): Used   98  Alloctr  100  Proc 12990 

End DR iteration 2 with 2 parts

Start DR iteration 3: uniform partition
Routed  1/2 Partitions, Violations =    2610
Routed  2/2 Partitions, Violations =    2649

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2649
        Crossing top-cell boundary : 10
        Diff net spacing : 294
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 35
        End of line enclosure : 24
        Illegal track route : 898
        Less than minimum area : 209
        Local double pattern cycle : 2
        Off-grid : 321
        Protrusion length : 1
        Same net spacing : 9
        Same net via-cut spacing : 5
        Short : 825

[Iter 3] Elapsed real time: 0:01:46 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:47 total=0:01:49
[Iter 3] Stage (MB): Used   74  Alloctr   75  Proc  170 
[Iter 3] Total (MB): Used   98  Alloctr  100  Proc 12990 

End DR iteration 3 with 2 parts

Start DR iteration 4: uniform partition
Routed  1/2 Partitions, Violations =    2710
Routed  2/2 Partitions, Violations =    2982

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2982
        Crossing top-cell boundary : 4
        Diff net spacing : 398
        Diff net via-cut spacing : 26
        Double pattern hard mask space : 38
        End of line enclosure : 28
        Illegal track route : 1013
        Less than minimum area : 208
        Local double pattern cycle : 1
        Off-grid : 298
        Same net spacing : 9
        Same net via-cut spacing : 4
        Short : 955

[Iter 4] Elapsed real time: 0:02:19 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:02:21 total=0:02:23
[Iter 4] Stage (MB): Used   74  Alloctr   75  Proc  171 
[Iter 4] Total (MB): Used   98  Alloctr  100  Proc 12991 

End DR iteration 4 with 2 parts

Start DR iteration 5: uniform partition
Routed  1/2 Partitions, Violations =    2844
Routed  2/2 Partitions, Violations =    2992

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2992
        Crossing top-cell boundary : 4
        Diff net spacing : 350
        Diff net via-cut spacing : 13
        Double pattern hard mask space : 21
        End of line enclosure : 22
        Illegal track route : 1111
        Less than minimum area : 217
        Local double pattern cycle : 4
        Off-grid : 330
        Protrusion length : 1
        Same net spacing : 20
        Same net via-cut spacing : 3
        Short : 896

[Iter 5] Elapsed real time: 0:03:03 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:03:05 total=0:03:09
[Iter 5] Stage (MB): Used   74  Alloctr   75  Proc  171 
[Iter 5] Total (MB): Used   98  Alloctr  100  Proc 12991 

End DR iteration 5 with 2 parts

Start DR iteration 6: uniform partition
Routed  1/2 Partitions, Violations =    2619
Routed  2/2 Partitions, Violations =    2440

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2440
        Crossing top-cell boundary : 12
        Diff net spacing : 245
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 15
        End of line enclosure : 19
        Illegal track route : 808
        Less than minimum area : 215
        Local double pattern cycle : 1
        Off-grid : 314
        Same net spacing : 1
        Same net via-cut spacing : 3
        Short : 791

[Iter 6] Elapsed real time: 0:04:20 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:04:23 total=0:04:27
[Iter 6] Stage (MB): Used   74  Alloctr   75  Proc  197 
[Iter 6] Total (MB): Used   98  Alloctr  100  Proc 13016 

End DR iteration 6 with 2 parts

Start DR iteration 7: uniform partition
Routed  1/2 Partitions, Violations =    2554
Routed  2/2 Partitions, Violations =    2688

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2688
        Crossing top-cell boundary : 19
        Diff net spacing : 344
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 21
        End of line enclosure : 27
        Illegal track route : 882
        Less than minimum area : 213
        Local double pattern cycle : 2
        Off-grid : 306
        Same net spacing : 2
        Short : 856

[Iter 7] Elapsed real time: 0:04:56 
[Iter 7] Elapsed cpu  time: sys=0:00:05 usr=0:05:00 total=0:05:05
[Iter 7] Stage (MB): Used   74  Alloctr   75  Proc  197 
[Iter 7] Total (MB): Used   98  Alloctr  100  Proc 13016 

End DR iteration 7 with 2 parts

Start DR iteration 8: uniform partition
Routed  1/2 Partitions, Violations =    2582
Routed  2/2 Partitions, Violations =    2551

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2551
        Crossing top-cell boundary : 15
        Diff net spacing : 315
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 23
        End of line enclosure : 14
        Illegal track route : 833
        Less than minimum area : 212
        Local double pattern cycle : 2
        Off-grid : 290
        Same net spacing : 7
        Same net via-cut spacing : 4
        Short : 819

[Iter 8] Elapsed real time: 0:06:02 
[Iter 8] Elapsed cpu  time: sys=0:00:06 usr=0:06:07 total=0:06:13
[Iter 8] Stage (MB): Used   74  Alloctr   75  Proc  197 
[Iter 8] Total (MB): Used   98  Alloctr  100  Proc 13016 

End DR iteration 8 with 2 parts

Start DR iteration 9: uniform partition
Routed  1/2 Partitions, Violations =    2540
Routed  2/2 Partitions, Violations =    2795

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2795
        Crossing top-cell boundary : 19
        Diff net spacing : 363
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 19
        End of line enclosure : 27
        Illegal track route : 920
        Less than minimum area : 215
        Less than minimum width : 2
        Local double pattern cycle : 2
        Off-grid : 320
        Same net spacing : 6
        Same net via-cut spacing : 2
        Short : 883

[Iter 9] Elapsed real time: 0:07:03 
[Iter 9] Elapsed cpu  time: sys=0:00:07 usr=0:07:08 total=0:07:16
[Iter 9] Stage (MB): Used   74  Alloctr   75  Proc  197 
[Iter 9] Total (MB): Used   98  Alloctr  100  Proc 13016 

End DR iteration 9 with 2 parts

Start DR iteration 10: uniform partition
Routed  1/2 Partitions, Violations =    2710
Routed  2/2 Partitions, Violations =    2669

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2669
        Crossing top-cell boundary : 16
        Diff net spacing : 298
        Diff net via-cut spacing : 24
        Double pattern hard mask space : 24
        End of line enclosure : 37
        Illegal track route : 839
        Less than minimum area : 214
        Local double pattern cycle : 1
        Off-grid : 305
        Same net spacing : 5
        Same net via-cut spacing : 3
        Short : 903

[Iter 10] Elapsed real time: 0:07:48 
[Iter 10] Elapsed cpu  time: sys=0:00:08 usr=0:07:54 total=0:08:02
[Iter 10] Stage (MB): Used   74  Alloctr   75  Proc  197 
[Iter 10] Total (MB): Used   98  Alloctr  100  Proc 13016 

End DR iteration 10 with 2 parts

Start DR iteration 11: uniform partition
Routed  1/2 Partitions, Violations =    2665
Routed  2/2 Partitions, Violations =    2649

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2649
        Crossing top-cell boundary : 17
        Diff net spacing : 289
        Diff net via-cut spacing : 14
        Double pattern hard mask space : 16
        End of line enclosure : 17
        Illegal track route : 941
        Less than minimum area : 214
        Local double pattern cycle : 3
        Off-grid : 306
        Protrusion length : 1
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 824

[Iter 11] Elapsed real time: 0:08:35 
[Iter 11] Elapsed cpu  time: sys=0:00:08 usr=0:08:42 total=0:08:51
[Iter 11] Stage (MB): Used   74  Alloctr   75  Proc  197 
[Iter 11] Total (MB): Used   98  Alloctr  100  Proc 13016 

End DR iteration 11 with 2 parts

Stop DR since not converging

Information: Filtered 763 drcs of internal-only type. (ZRT-323)
Information: Discarded 8 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:08:35 
[DR] Elapsed cpu  time: sys=0:00:08 usr=0:08:42 total=0:08:51
[DR] Stage (MB): Used    0  Alloctr    0  Proc  197 
[DR] Total (MB): Used   24  Alloctr   25  Proc 13016 
[DR: Done] Elapsed real time: 0:08:35 
[DR: Done] Elapsed cpu  time: sys=0:00:08 usr=0:08:42 total=0:08:51
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc  197 
[DR: Done] Total (MB): Used   24  Alloctr   25  Proc 13016 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1228 aligned/redundant DRCs. (ZRT-305)

DR finished with 1421 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1421
        Crossing top-cell boundary : 15
        Diff net spacing : 101
        Diff net via-cut spacing : 14
        Double pattern hard mask space : 8
        End of line enclosure : 17
        Illegal track route : 547
        Less than minimum area : 214
        Local double pattern cycle : 3
        Off-grid : 300
        Protrusion length : 1
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 197



Total Wire Length =                    442 micron
Total Number of Contacts =             896
Total Number of Wires =                957
Total Number of PtConns =              292
Total Number of Routed Wires =       930
Total Routed Wire Length =           388 micron
Total Number of Routed Contacts =       896
        Layer               M1 :         11 micron
        Layer               M2 :        118 micron
        Layer               M3 :        108 micron
        Layer               M4 :         93 micron
        Layer               M5 :         54 micron
        Layer               M6 :          3 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          1
        Via            VIA56SQ :          3
        Via       VIA45SQ(rot) :         70
        Via     VIA34SQ_C(rot) :        160
        Via        VIA34BAR2_C :          2
        Via       VIA34SQ(rot) :          3
        Via          VIA23SQ_C :        304
        Via        VIA23BAR1_C :          3
        Via            VIA23SQ :          1
        Via        VIA2_33SQ_C :         14
        Via        VIA23_3SQ_C :          1
        Via      VIA2_33_3SQ_C :          2
        Via          VIA12SQ_C :          4
        Via     VIA12SQ_C(rot) :          5
        Via        VIA12BAR1_C :          2
        Via   VIA12BAR2_C(rot) :         39
        Via            VIA12SQ :          7
        Via       VIA12SQ(rot) :        197
        Via          VIA1_32SQ :         10
        Via          VIA12_3SQ :         63
        Via        VIA1_32_3SQ :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 896 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 325     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (325     vias)
    Layer VIA3       =  0.00% (0      / 165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (165     vias)
    Layer VIA4       =  0.00% (0      / 70      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (70      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 896 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
    Layer VIA2       =  0.00% (0      / 325     vias)
    Layer VIA3       =  0.00% (0      / 165     vias)
    Layer VIA4       =  0.00% (0      / 70      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 896 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       =  0.00% (0      / 325     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (325     vias)
    Layer VIA3       =  0.00% (0      / 165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (165     vias)
    Layer VIA4       =  0.00% (0      / 70      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (70      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1421
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-08-16 15:02:38 / Session: 0.16 hr / Command: 0.14 hr / Memory: 932 MB (FLW-8100)
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 7.03, 6.6) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{1.142,-0.047} {1.818,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.402,-0.047} {1.078,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.032,-0.047} {0.412,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,1.153} {0.338,1.247}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,0.552} {0.338,0.646}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.622,6.553} {3.298,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.030,6.553} {2.706,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.546,6.553} {5.222,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.806,6.553} {4.482,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{5.656,6.553} {6.332,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 36 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   39  Proc 13016 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 81 out of 396 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   39  Alloctr   39  Proc 13016 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    2580

RedundantVia finished with 2580 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2580
        Crossing top-cell boundary : 17
        Diff net spacing : 270
        Diff net via-cut spacing : 14
        Double pattern hard mask space : 17
        End of line enclosure : 1
        Illegal track route : 937
        Less than minimum area : 217
        Local double pattern cycle : 3
        Off-grid : 306
        Protrusion length : 1
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 791


Total Wire Length =                    433 micron
Total Number of Contacts =             896
Total Number of Wires =                934
Total Number of PtConns =              275
Total Number of Routed Wires =       925
Total Routed Wire Length =           383 micron
Total Number of Routed Contacts =       896
        Layer               M1 :         11 micron
        Layer               M2 :        117 micron
        Layer               M3 :        108 micron
        Layer               M4 :         90 micron
        Layer               M5 :         54 micron
        Layer               M6 :          3 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via        VIA56SQ_1x2 :          3
        Via        VIA56SQ_2x1 :          1
        Via       VIA45SQ(rot) :         14
        Via        VIA45SQ_1x2 :         10
        Via   VIA45SQ(rot)_1x2 :          3
        Via        VIA45SQ_2x1 :         43
        Via     VIA34SQ_C(rot) :        160
        Via        VIA34BAR2_C :          2
        Via       VIA34SQ(rot) :          3
        Via          VIA23SQ_C :        267
        Via        VIA23BAR1_C :          3
        Via        VIA2_33SQ_C :         11
        Via        VIA23_3SQ_C :          1
        Via      VIA2_33_3SQ_C :          1
        Via      VIA23SQ_C_1x2 :          1
        Via   VIA23SQ(rot)_1x2 :         18
        Via        VIA23SQ_2x1 :         23
        Via          VIA12SQ_C :          4
        Via     VIA12SQ_C(rot) :          5
        Via        VIA12BAR1_C :          2
        Via   VIA12BAR2_C(rot) :         39
        Via            VIA12SQ :          7
        Via       VIA12SQ(rot) :        197
        Via          VIA1_32SQ :         10
        Via          VIA12_3SQ :         63
        Via        VIA1_32_3SQ :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 11.38% (102 / 896 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       = 12.92% (42     / 325     vias)
        Weight 1     = 12.92% (42      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.08% (283     vias)
    Layer VIA3       =  0.00% (0      / 165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (165     vias)
    Layer VIA4       = 80.00% (56     / 70      vias)
        Weight 1     = 80.00% (56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.00% (14      vias)
    Layer VIA5       = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 11.38% (102 / 896 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
    Layer VIA2       = 12.92% (42     / 325     vias)
    Layer VIA3       =  0.00% (0      / 165     vias)
    Layer VIA4       = 80.00% (56     / 70      vias)
    Layer VIA5       = 100.00% (4      / 4       vias)
 
  The optimized via conversion rate based on total routed via count = 11.38% (102 / 896 vias)
 
    Layer VIA1       =  0.00% (0      / 332     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (332     vias)
    Layer VIA2       = 12.92% (42     / 325     vias)
        Weight 1     = 12.92% (42      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.08% (283     vias)
    Layer VIA3       =  0.00% (0      / 165     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (165     vias)
    Layer VIA4       = 80.00% (56     / 70      vias)
        Weight 1     = 80.00% (56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 20.00% (14      vias)
    Layer VIA5       = 100.00% (4      / 4       vias)
        Weight 1     = 100.00% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   74  Alloctr   75  Proc    0 
[RedundantVia] Total (MB): Used   99  Alloctr  100  Proc 13016 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 13016 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/2 Partitions, Violations =    2603
Routed  2/2 Partitions, Violations =    2713

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2713
        Crossing top-cell boundary : 6
        Diff net spacing : 372
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 15
        End of line enclosure : 21
        Illegal track route : 819
        Less than minimum area : 214
        Off-grid : 285
        Protrusion length : 5
        Same net spacing : 3
        Same net via-cut spacing : 2
        Short : 954

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:20
[Iter 1] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 1] Total (MB): Used  158  Alloctr  159  Proc 13017 

End DR iteration 1 with 2 parts

Information: Merged away 2024 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/2 Partitions, Violations =    1609
Routed  2/2 Partitions, Violations =    2628

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2628
        Crossing top-cell boundary : 4
        Diff net spacing : 298
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 26
        End of line enclosure : 29
        Illegal track route : 846
        Less than minimum area : 212
        Less than minimum width : 2
        Local double pattern cycle : 2
        Off-grid : 295
        Protrusion length : 1
        Same net spacing : 10
        Short : 886

[Iter 2] Elapsed real time: 0:00:38 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:00:38 total=0:00:40
[Iter 2] Stage (MB): Used  134  Alloctr  134  Proc    5 
[Iter 2] Total (MB): Used  158  Alloctr  159  Proc 13022 

End DR iteration 2 with 2 parts

Information: Merged away 1880 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/2 Partitions, Violations =    1802
Routed  2/2 Partitions, Violations =    2645

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2645
        Crossing top-cell boundary : 4
        Diff net spacing : 276
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 31
        End of line enclosure : 16
        Illegal track route : 815
        Less than minimum area : 210
        Local double pattern cycle : 1
        Off-grid : 300
        Protrusion length : 1
        Same net spacing : 23
        Same net via-cut spacing : 4
        Short : 943

[Iter 3] Elapsed real time: 0:01:08 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:09 total=0:01:11
[Iter 3] Stage (MB): Used  134  Alloctr  134  Proc   25 
[Iter 3] Total (MB): Used  158  Alloctr  159  Proc 13042 

End DR iteration 3 with 2 parts

Information: Merged away 1915 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/2 Partitions, Violations =    1847
Routed  2/2 Partitions, Violations =    2708

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2708
        Crossing top-cell boundary : 5
        Diff net spacing : 356
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 20
        End of line enclosure : 17
        Illegal track route : 879
        Less than minimum area : 213
        Less than minimum width : 4
        Local double pattern cycle : 2
        Off-grid : 294
        Protrusion length : 4
        Same net spacing : 12
        Same net via-cut spacing : 3
        Short : 882

[Iter 4] Elapsed real time: 0:01:45 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:01:46 total=0:01:49
[Iter 4] Stage (MB): Used  134  Alloctr  134  Proc   45 
[Iter 4] Total (MB): Used  158  Alloctr  159  Proc 13062 

End DR iteration 4 with 2 parts

Information: Merged away 1902 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/2 Partitions, Violations =    2107
Routed  2/2 Partitions, Violations =    2819

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2819
        Crossing top-cell boundary : 8
        Diff net spacing : 339
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 19
        End of line enclosure : 23
        Illegal track route : 987
        Less than minimum area : 212
        Less than minimum width : 2
        Off-grid : 310
        Protrusion length : 5
        Same net spacing : 1
        Same net via-cut spacing : 4
        Short : 891

[Iter 5] Elapsed real time: 0:02:26 
[Iter 5] Elapsed cpu  time: sys=0:00:02 usr=0:02:28 total=0:02:31
[Iter 5] Stage (MB): Used  134  Alloctr  134  Proc   45 
[Iter 5] Total (MB): Used  158  Alloctr  159  Proc 13062 

End DR iteration 5 with 2 parts

Information: Merged away 1999 aligned/redundant DRCs. (ZRT-305)
Incremental DRC patching:
Routed  1/2 Partitions, Violations =    2300
Routed  2/2 Partitions, Violations =    2804

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2804
        Crossing top-cell boundary : 8
        Diff net spacing : 342
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 21
        End of line enclosure : 3
        Illegal track route : 987
        Less than minimum area : 211
        Off-grid : 306
        Protrusion length : 5
        Same net spacing : 1
        Same net via-cut spacing : 4
        Short : 898

Stop DR since reached max number of iterations

Information: Filtered 844 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:02:27 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:02:29 total=0:02:32
[DR] Stage (MB): Used   59  Alloctr   60  Proc   45 
[DR] Total (MB): Used   84  Alloctr   85  Proc 13062 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 1375 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 1429 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1429
        Crossing top-cell boundary : 7
        Diff net spacing : 122
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 9
        End of line enclosure : 3
        Illegal track route : 535
        Less than minimum area : 211
        Off-grid : 300
        Protrusion length : 2
        Same net spacing : 1
        Same net via-cut spacing : 4
        Short : 217



Total Wire Length =                    442 micron
Total Number of Contacts =             865
Total Number of Wires =                913
Total Number of PtConns =              324
Total Number of Routed Wires =       881
Total Routed Wire Length =           376 micron
Total Number of Routed Contacts =       865
        Layer               M1 :         13 micron
        Layer               M2 :        122 micron
        Layer               M3 :        109 micron
        Layer               M4 :         75 micron
        Layer               M5 :         52 micron
        Layer               M6 :          5 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via     VIA56SQ_C(rot) :          4
        Via            VIA45SQ :          1
        Via       VIA45SQ(rot) :         57
        Via        VIA45SQ_1x2 :          1
        Via        VIA45SQ_2x1 :          1
        Via     VIA34SQ_C(rot) :          1
        Via        VIA34BAR2_C :          2
        Via          VIA3_34SQ :        114
        Via          VIA23SQ_C :          4
        Via            VIA23SQ :          3
        Via        VIA23_3SQ_C :        335
        Via      VIA2_33_3SQ_C :          6
        Via   VIA23SQ(rot)_1x2 :          1
        Via        VIA23SQ_2x1 :          1
        Via          VIA12SQ_C :          2
        Via     VIA12SQ_C(rot) :          9
        Via        VIA12BAR1_C :          1
        Via   VIA12BAR2_C(rot) :         41
        Via            VIA12SQ :         86
        Via       VIA12SQ(rot) :        188
        Via          VIA1_32SQ :          1
        Via          VIA12_3SQ :          3
        Via        VIA1_32_3SQ :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.46% (4 / 865 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.57% (2      / 350     vias)
        Weight 1     =  0.57% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.43% (348     vias)
    Layer VIA3       =  0.00% (0      / 117     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (117     vias)
    Layer VIA4       =  3.33% (2      / 60      vias)
        Weight 1     =  3.33% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.67% (58      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.46% (4 / 865 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
    Layer VIA2       =  0.57% (2      / 350     vias)
    Layer VIA3       =  0.00% (0      / 117     vias)
    Layer VIA4       =  3.33% (2      / 60      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.46% (4 / 865 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.57% (2      / 350     vias)
        Weight 1     =  0.57% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.43% (348     vias)
    Layer VIA3       =  0.00% (0      / 117     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (117     vias)
    Layer VIA4       =  3.33% (2      / 60      vias)
        Weight 1     =  3.33% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.67% (58      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1429
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SAEDRVT14_FILL16 has site unit
master SAEDRVT14_FILL2 has site unit
master SAEDRVT14_FILL3 has site unit
master SAEDRVT14_FILL32 has site unit
master SAEDRVT14_FILL4 has site unit
master SAEDRVT14_FILL5 has site unit
master SAEDRVT14_FILL64 has site unit
master SAEDRVT14_FILL_ECO_1 has site unit
master SAEDRVT14_FILL_ECO_12 has site unit
master SAEDRVT14_FILL_ECO_15 has site unit
master SAEDRVT14_FILL_ECO_18 has site unit
master SAEDRVT14_FILL_ECO_2 has site unit
master SAEDRVT14_FILL_ECO_3 has site unit
master SAEDRVT14_FILL_ECO_6 has site unit
master SAEDRVT14_FILL_ECO_9 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_2 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_3 has site unit
master SAEDRVT14_FILL_NNWIY2_2 has site unit
master SAEDRVT14_FILL_NNWIY2_3 has site unit
master SAEDRVT14_FILL_NNWSPACERY2_7 has site unit
master SAEDRVT14_FILL_NNWVDDBRKY2_3 has site unit
master SAEDRVT14_FILLP2 has site unit
master SAEDRVT14_FILLP3 has site unit
master SAEDRVT14_FILL_SPACER_7 has site unit
master SAEDRVT14_FILL_Y2_3 has site unit
 Use site unit (740)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 109 total shapes.
Cached 0 vias out of 865 total vias.
CHF: loading design...
... VT_P rule: 0.888000
... VT_N rule: 0.888000
... max group width rule: 0.888000
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SAEDRVT14_FILL16 (18 x 1), SAEDRVT14_FILL2 (4 x 1), SAEDRVT14_FILL3 (5 x 1), SAEDRVT14_FILL32 (34 x 1), SAEDRVT14_FILL4 (6 x 1), SAEDRVT14_FILL5 (7 x 1), SAEDRVT14_FILL64 (66 x 1), SAEDRVT14_FILL_ECO_1 (1 x 1), SAEDRVT14_FILL_ECO_12 (14 x 1), SAEDRVT14_FILL_ECO_15 (12 x 1), SAEDRVT14_FILL_ECO_18 (20 x 1), SAEDRVT14_FILL_ECO_2 (4 x 1), SAEDRVT14_FILL_ECO_3 (5 x 1), SAEDRVT14_FILL_ECO_6 (7 x 1), SAEDRVT14_FILL_ECO_9 (10 x 1), SAEDRVT14_FILL_NNWIV1Y2_2 (4 x 2), SAEDRVT14_FILL_NNWIV1Y2_3 (5 x 2), SAEDRVT14_FILL_NNWIY2_2 (4 x 2), SAEDRVT14_FILL_NNWIY2_3 (5 x 2), SAEDRVT14_FILL_NNWSPACERY2_7 (9 x 2), SAEDRVT14_FILL_NNWVDDBRKY2_3 (5 x 2), SAEDRVT14_FILLP2 (4 x 1), SAEDRVT14_FILLP3 (5 x 1), SAEDRVT14_FILL_SPACER_7 (9 x 2), SAEDRVT14_FILL_Y2_3 (5 x 2), 
        90% complete ...
Regular Filler Insertion Complete
... 0 of regular filler SAEDRVT14_FILL16 inserted
... 41 of regular filler SAEDRVT14_FILL2 inserted
... 0 of regular filler SAEDRVT14_FILL3 inserted
... 0 of regular filler SAEDRVT14_FILL32 inserted
... 0 of regular filler SAEDRVT14_FILL4 inserted
... 0 of regular filler SAEDRVT14_FILL5 inserted
... 0 of regular filler SAEDRVT14_FILL64 inserted
... 98 of regular filler SAEDRVT14_FILL_ECO_1 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_12 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_15 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_18 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_2 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_3 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_6 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_9 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIV1Y2_2 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIV1Y2_3 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIY2_2 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIY2_3 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWSPACERY2_7 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWVDDBRKY2_3 inserted
... 0 of regular filler SAEDRVT14_FILLP2 inserted
... 0 of regular filler SAEDRVT14_FILLP3 inserted
... 0 of regular filler SAEDRVT14_FILL_SPACER_7 inserted
... 0 of regular filler SAEDRVT14_FILL_Y2_3 inserted
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-08-16 15:05:05 / Session: 0.20 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 7.03, 6.6) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{1.142,-0.047} {1.818,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.402,-0.047} {1.078,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.032,-0.047} {0.412,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,1.153} {0.338,1.247}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,0.552} {0.338,0.646}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.622,6.553} {3.298,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.030,6.553} {2.706,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.546,6.553} {5.222,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.806,6.553} {4.482,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{5.656,6.553} {6.332,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 95 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 13062 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00um,0.00um,7.03um,6.60um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.15um
layer M2, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M3, dir Ver, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 0.06um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   33  Proc 13062 
Net statistics:
Total number of nets     = 126
Number of nets to route  = 0
Number of single or zero port nets = 64
62 nets are fully connected,
 of which 62 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 13062 
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
Average gCell capacity  0.14     on layer (1)    M1
Average gCell capacity  5.83     on layer (2)    M2
Average gCell capacity  9.50     on layer (3)    M3
Average gCell capacity  8.83     on layer (4)    M4
Average gCell capacity  8.50     on layer (5)    M5
Average gCell capacity  8.83     on layer (6)    M6
Average gCell capacity  8.50     on layer (7)    M7
Average gCell capacity  8.83     on layer (8)    M8
Average gCell capacity  8.50     on layer (9)    M9
Average gCell capacity  9.00     on layer (10)   MRDL
Average number of tracks per gCell 8.33  on layer (1)    M1
Average number of tracks per gCell 6.33  on layer (2)    M2
Average number of tracks per gCell 10.17         on layer (3)    M3
Average number of tracks per gCell 9.17  on layer (4)    M4
Average number of tracks per gCell 8.83  on layer (5)    M5
Average number of tracks per gCell 9.17  on layer (6)    M6
Average number of tracks per gCell 8.83  on layer (7)    M7
Average number of tracks per gCell 9.17  on layer (8)    M8
Average number of tracks per gCell 8.83  on layer (9)    M9
Average number of tracks per gCell 9.33  on layer (10)   MRDL
Number of gCells = 360
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   33  Alloctr   34  Proc 13062 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   33  Alloctr   34  Proc 13062 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   33  Alloctr   34  Proc 13062 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   33  Alloctr   34  Proc 13062 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~839.0000um (699 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  210  Proc 13062 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    99 Max = 5 GRCs =    41 (56.94%)
Initial. H routing: Overflow =    79 Max = 5 (GRCs =  1) GRCs =    29 (80.56%)
Initial. V routing: Overflow =    20 Max = 3 (GRCs =  3) GRCs =    12 (33.33%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    74 Max = 5 (GRCs =  1) GRCs =    27 (75.00%)
Initial. M3         Overflow =    20 Max = 3 (GRCs =  3) GRCs =    12 (33.33%)
Initial. M4         Overflow =     5 Max = 3 (GRCs =  1) GRCs =     2 (5.56%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Aug 16 15:05:06 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 6 gCells x 6 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  210  Proc 13062 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    99 Max = 5 GRCs =    41 (56.94%)
phase1. H routing: Overflow =    79 Max = 5 (GRCs =  1) GRCs =    29 (80.56%)
phase1. V routing: Overflow =    20 Max = 3 (GRCs =  3) GRCs =    12 (33.33%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    74 Max = 5 (GRCs =  1) GRCs =    27 (75.00%)
phase1. M3         Overflow =    20 Max = 3 (GRCs =  3) GRCs =    12 (33.33%)
phase1. M4         Overflow =     5 Max = 3 (GRCs =  1) GRCs =     2 (5.56%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  210  Proc 13062 

Congestion utilization per direction:
Average vertical track utilization   = 26.43 %
Peak    vertical track utilization   = 48.65 %
Average horizontal track utilization = 28.13 %
Peak    horizontal track utilization = 55.56 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  209  Alloctr  210  Proc 13062 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 13062 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   25  Proc 13062 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13062 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/2 Partitions, Violations =    409
Routed  2/2 Partitions, Violations =    2840

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2840
        Crossing top-cell boundary : 6
        Diff net spacing : 345
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 40
        End of line enclosure : 26
        Illegal track route : 842
        Less than minimum area : 227
        Local double pattern cycle : 2
        Off-grid : 310
        Protrusion length : 6
        Same net spacing : 11
        Same net via-cut spacing : 5
        Short : 1002

[Iter 0] Elapsed real time: 0:00:25 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:26
[Iter 0] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 0] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 0 with 2 parts

Start DR iteration 1: uniform partition
Routed  1/2 Partitions, Violations =    2756
Routed  2/2 Partitions, Violations =    2863

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2863
        Crossing top-cell boundary : 4
        Diff net spacing : 384
        Diff net via-cut spacing : 24
        Double pattern hard mask space : 27
        End of line enclosure : 24
        Illegal track route : 823
        Less than minimum area : 224
        Local double pattern cycle : 5
        Off-grid : 295
        Protrusion length : 2
        Same net spacing : 10
        Same net via-cut spacing : 2
        Short : 1039

[Iter 1] Elapsed real time: 0:00:48 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:49 total=0:00:50
[Iter 1] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 1] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 1 with 2 parts

Start DR iteration 2: uniform partition
Routed  1/2 Partitions, Violations =    2790
Routed  2/2 Partitions, Violations =    2693

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2693
        Crossing top-cell boundary : 6
        Diff net spacing : 314
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 33
        End of line enclosure : 15
        Illegal track route : 853
        Less than minimum area : 211
        Local double pattern cycle : 3
        Off-grid : 331
        Protrusion length : 1
        Same net spacing : 9
        Same net via-cut spacing : 1
        Short : 899

[Iter 2] Elapsed real time: 0:01:15 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:01:16 total=0:01:18
[Iter 2] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 2] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 2 with 2 parts

Start DR iteration 3: uniform partition
Routed  1/2 Partitions, Violations =    2716
Routed  2/2 Partitions, Violations =    2671

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2671
        Crossing top-cell boundary : 6
        Diff net spacing : 329
        Diff net via-cut spacing : 11
        Double pattern hard mask space : 14
        End of line enclosure : 25
        Illegal track route : 841
        Less than minimum area : 216
        Less than minimum enclosed area : 1
        Local double pattern cycle : 2
        Off-grid : 314
        Protrusion length : 1
        Same net spacing : 16
        Same net via-cut spacing : 7
        Short : 888

[Iter 3] Elapsed real time: 0:01:44 
[Iter 3] Elapsed cpu  time: sys=0:00:02 usr=0:01:46 total=0:01:48
[Iter 3] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 3] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 3 with 2 parts

Start DR iteration 4: uniform partition
Routed  1/2 Partitions, Violations =    2717
Routed  2/2 Partitions, Violations =    2882

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2882
        Crossing top-cell boundary : 8
        Diff net spacing : 332
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 12
        End of line enclosure : 31
        Illegal track route : 1057
        Less than minimum area : 217
        Local double pattern cycle : 2
        Off-grid : 329
        Protrusion length : 1
        Same net spacing : 12
        Same net via-cut spacing : 4
        Short : 858

[Iter 4] Elapsed real time: 0:02:19 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:02:21 total=0:02:24
[Iter 4] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 4] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 4 with 2 parts

Start DR iteration 5: uniform partition
Routed  1/2 Partitions, Violations =    2908
Routed  2/2 Partitions, Violations =    2956

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2956
        Crossing top-cell boundary : 10
        Diff net spacing : 332
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 32
        End of line enclosure : 24
        Illegal track route : 1071
        Less than minimum area : 217
        Less than minimum enclosed area : 1
        Local double pattern cycle : 6
        Off-grid : 314
        Protrusion length : 2
        Same net spacing : 18
        Same net via-cut spacing : 5
        Short : 906

[Iter 5] Elapsed real time: 0:02:56 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:02:58 total=0:03:01
[Iter 5] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 5] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 5 with 2 parts

Start DR iteration 6: uniform partition
Routed  1/2 Partitions, Violations =    2796
Routed  2/2 Partitions, Violations =    2670

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2670
        Crossing top-cell boundary : 8
        Diff net spacing : 323
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 33
        End of line enclosure : 21
        Illegal track route : 835
        Less than minimum area : 213
        Local double pattern cycle : 1
        Off-grid : 312
        Protrusion length : 4
        Same net spacing : 8
        Same net via-cut spacing : 3
        Short : 889

[Iter 6] Elapsed real time: 0:03:54 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:03:57 total=0:04:01
[Iter 6] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 6] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 6 with 2 parts

Start DR iteration 7: uniform partition
Routed  1/2 Partitions, Violations =    2720
Routed  2/2 Partitions, Violations =    2573

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2573
        Crossing top-cell boundary : 15
        Diff net spacing : 309
        Diff net via-cut spacing : 13
        Double pattern hard mask space : 20
        End of line enclosure : 14
        Illegal track route : 828
        Less than minimum area : 216
        Local double pattern cycle : 5
        Off-grid : 317
        Protrusion length : 1
        Same net spacing : 13
        Short : 822

[Iter 7] Elapsed real time: 0:04:56 
[Iter 7] Elapsed cpu  time: sys=0:00:05 usr=0:05:00 total=0:05:05
[Iter 7] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 7] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 7 with 2 parts

Start DR iteration 8: uniform partition
Routed  1/2 Partitions, Violations =    2773
Routed  2/2 Partitions, Violations =    2837

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2837
        Crossing top-cell boundary : 18
        Diff net spacing : 289
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 20
        End of line enclosure : 35
        Illegal track route : 889
        Less than minimum area : 225
        Local double pattern cycle : 7
        Off-grid : 302
        Protrusion length : 6
        Same net spacing : 26
        Same net via-cut spacing : 1
        Short : 1000

[Iter 8] Elapsed real time: 0:05:53 
[Iter 8] Elapsed cpu  time: sys=0:00:06 usr=0:05:58 total=0:06:04
[Iter 8] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 8] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 8 with 2 parts

Start DR iteration 9: uniform partition
Routed  1/2 Partitions, Violations =    2778
Routed  2/2 Partitions, Violations =    2774

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2774
        Crossing top-cell boundary : 21
        Diff net spacing : 327
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 24
        End of line enclosure : 16
        Illegal track route : 902
        Less than minimum area : 219
        Local double pattern cycle : 2
        Off-grid : 304
        Protrusion length : 2
        Same net spacing : 10
        Same net via-cut spacing : 2
        Short : 925

[Iter 9] Elapsed real time: 0:07:05 
[Iter 9] Elapsed cpu  time: sys=0:00:07 usr=0:07:11 total=0:07:18
[Iter 9] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 9] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 9 with 2 parts

Start DR iteration 10: uniform partition
Routed  1/2 Partitions, Violations =    2846
Routed  2/2 Partitions, Violations =    2986

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2986
        Crossing top-cell boundary : 17
        Diff net spacing : 398
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 19
        Edge-line via spacing : 1
        End of line enclosure : 18
        Illegal track route : 921
        Less than minimum area : 220
        Local double pattern cycle : 2
        Off-grid : 322
        Protrusion length : 2
        Same net spacing : 24
        Same net via-cut spacing : 3
        Short : 1019

[Iter 10] Elapsed real time: 0:07:48 
[Iter 10] Elapsed cpu  time: sys=0:00:08 usr=0:07:54 total=0:08:02
[Iter 10] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 10] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 10 with 2 parts

Start DR iteration 11: uniform partition
Routed  1/2 Partitions, Violations =    2663
Routed  2/2 Partitions, Violations =    2546

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2546
        Crossing top-cell boundary : 15
        Diff net spacing : 302
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 12
        End of line enclosure : 29
        Illegal track route : 871
        Less than minimum area : 210
        Local double pattern cycle : 1
        Off-grid : 314
        Protrusion length : 4
        Same net spacing : 15
        Same net via-cut spacing : 1
        Short : 757

[Iter 11] Elapsed real time: 0:08:33 
[Iter 11] Elapsed cpu  time: sys=0:00:09 usr=0:08:40 total=0:08:49
[Iter 11] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 11] Total (MB): Used   99  Alloctr  100  Proc 13062 

End DR iteration 11 with 2 parts

Stop DR since not converging

Information: Filtered 714 drcs of internal-only type. (ZRT-323)

Begin revisit internal-only type DRCs ...

Checked 1/1 Partitions, Violations =    2551

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2551

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   99  Alloctr  100  Proc 13062 
[DR] Elapsed real time: 0:08:33 
[DR] Elapsed cpu  time: sys=0:00:09 usr=0:08:40 total=0:08:49
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   25  Alloctr   25  Proc 13062 
[DR: Done] Elapsed real time: 0:08:33 
[DR: Done] Elapsed cpu  time: sys=0:00:09 usr=0:08:40 total=0:08:49
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   25  Alloctr   25  Proc 13062 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1176 aligned/redundant DRCs. (ZRT-305)

DR finished with 1375 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1375
        Crossing top-cell boundary : 13
        Diff net spacing : 96
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 5
        End of line enclosure : 27
        Illegal track route : 495
        Less than minimum area : 210
        Local double pattern cycle : 1
        Off-grid : 299
        Protrusion length : 1
        Same net spacing : 10
        Same net via-cut spacing : 1
        Short : 202



Total Wire Length =                    438 micron
Total Number of Contacts =             894
Total Number of Wires =                893
Total Number of PtConns =              295
Total Number of Routed Wires =       865
Total Routed Wire Length =           384 micron
Total Number of Routed Contacts =       894
        Layer               M1 :          9 micron
        Layer               M2 :        121 micron
        Layer               M3 :        107 micron
        Layer               M4 :         88 micron
        Layer               M5 :         57 micron
        Layer               M6 :          2 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          2
        Via       VIA45SQ(rot) :         67
        Via          VIA34SQ_C :          2
        Via     VIA34SQ_C(rot) :        138
        Via        VIA34BAR2_C :          3
        Via       VIA34SQ(rot) :          2
        Via          VIA3_34SQ :          2
        Via          VIA23SQ_C :        307
        Via        VIA23BAR1_C :          2
        Via            VIA23SQ :          2
        Via        VIA2_33SQ_C :         16
        Via        VIA23_3SQ_C :         13
        Via      VIA2_33_3SQ_C :          4
        Via          VIA12SQ_C :          5
        Via     VIA12SQ_C(rot) :          8
        Via        VIA12BAR1_C :          3
        Via   VIA12BAR2_C(rot) :         38
        Via            VIA12SQ :          7
        Via       VIA12SQ(rot) :        184
        Via          VIA1_32SQ :         12
        Via          VIA12_3SQ :         72
        Via        VIA1_32_3SQ :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 894 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.00% (0      / 344     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (344     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (147     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 894 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
    Layer VIA2       =  0.00% (0      / 344     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 894 vias)
 
    Layer VIA1       =  0.00% (0      / 334     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (334     vias)
    Layer VIA2       =  0.00% (0      / 344     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (344     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (147     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1375
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-08-16 15:13:39 / Session: 0.34 hr / Command: 0.14 hr / Memory: 977 MB (FLW-8100)
Warning: No net objects matched 'all' (SEL-004)
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 7.03, 6.6) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{1.142,-0.047} {1.818,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.402,-0.047} {1.078,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.032,-0.047} {0.412,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,1.153} {0.338,1.247}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,0.552} {0.338,0.646}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.622,6.553} {3.298,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.030,6.553} {2.706,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.546,6.553} {5.222,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.806,6.553} {4.482,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{5.656,6.553} {6.332,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 95 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13062 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 81 out of 396 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   39  Alloctr   40  Proc 13062 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    2481

RedundantVia finished with 2481 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2481
        Crossing top-cell boundary : 15
        Diff net spacing : 286
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 13
        End of line enclosure : 6
        Illegal track route : 877
        Less than minimum area : 211
        Local double pattern cycle : 1
        Off-grid : 315
        Protrusion length : 4
        Same net spacing : 15
        Same net via-cut spacing : 1
        Short : 722


Total Wire Length =                    431 micron
Total Number of Contacts =             894
Total Number of Wires =                875
Total Number of PtConns =              277
Total Number of Routed Wires =       861
Total Routed Wire Length =           379 micron
Total Number of Routed Contacts =       894
        Layer               M1 :          9 micron
        Layer               M2 :        121 micron
        Layer               M3 :        106 micron
        Layer               M4 :         85 micron
        Layer               M5 :         57 micron
        Layer               M6 :          2 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via        VIA56SQ_1x2 :          1
        Via        VIA56SQ_2x1 :          1
        Via       VIA45SQ(rot) :         12
        Via        VIA45SQ_1x2 :         12
        Via        VIA45SQ_2x1 :         43
        Via          VIA34SQ_C :          2
        Via     VIA34SQ_C(rot) :        138
        Via        VIA34BAR2_C :          3
        Via       VIA34SQ(rot) :          2
        Via          VIA3_34SQ :          2
        Via          VIA23SQ_C :        268
        Via        VIA23BAR1_C :          2
        Via            VIA23SQ :          1
        Via        VIA2_33SQ_C :         11
        Via        VIA23_3SQ_C :         13
        Via      VIA2_33_3SQ_C :          3
        Via      VIA23SQ_C_1x2 :          1
        Via   VIA23SQ(rot)_1x2 :         16
        Via        VIA23SQ_2x1 :         29
        Via          VIA12SQ_C :          5
        Via     VIA12SQ_C(rot) :          8
        Via        VIA12BAR1_C :          3
        Via   VIA12BAR2_C(rot) :         38
        Via            VIA12SQ :          7
        Via       VIA12SQ(rot) :        184
        Via          VIA1_32SQ :         12
        Via          VIA12_3SQ :         71
        Via        VIA1_32_3SQ :          5
        Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 11.63% (104 / 894 vias)
 
    Layer VIA1       =  0.30% (1      / 334     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (333     vias)
    Layer VIA2       = 13.37% (46     / 344     vias)
        Weight 1     = 13.37% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.63% (298     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (147     vias)
    Layer VIA4       = 82.09% (55     / 67      vias)
        Weight 1     = 82.09% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.91% (12      vias)
    Layer VIA5       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 11.63% (104 / 894 vias)
 
    Layer VIA1       =  0.30% (1      / 334     vias)
    Layer VIA2       = 13.37% (46     / 344     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
    Layer VIA4       = 82.09% (55     / 67      vias)
    Layer VIA5       = 100.00% (2      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 11.63% (104 / 894 vias)
 
    Layer VIA1       =  0.30% (1      / 334     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (333     vias)
    Layer VIA2       = 13.37% (46     / 344     vias)
        Weight 1     = 13.37% (46      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.63% (298     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (147     vias)
    Layer VIA4       = 82.09% (55     / 67      vias)
        Weight 1     = 82.09% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 17.91% (12      vias)
    Layer VIA5       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   74  Alloctr   75  Proc    0 
[RedundantVia] Total (MB): Used   99  Alloctr  100  Proc 13062 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 13062 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/2 Partitions, Violations =    2578
Routed  2/2 Partitions, Violations =    2834

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2834
        Crossing top-cell boundary : 4
        Diff net spacing : 369
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 22
        End of line enclosure : 35
        Illegal track route : 856
        Less than minimum area : 225
        Less than minimum enclosed area : 1
        Less than minimum width : 2
        Local double pattern cycle : 1
        Off-grid : 309
        Protrusion length : 1
        Same net spacing : 12
        Same net via-cut spacing : 4
        Short : 974

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[Iter 1] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 1] Total (MB): Used  158  Alloctr  160  Proc 13062 

End DR iteration 1 with 2 parts

Information: Merged away 2038 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/2 Partitions, Violations =    1807
Routed  2/2 Partitions, Violations =    2870

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2870
        Crossing top-cell boundary : 2
        Diff net spacing : 371
        Diff net via-cut spacing : 25
        Double pattern hard mask space : 33
        End of line enclosure : 21
        Illegal track route : 843
        Less than minimum area : 217
        Less than minimum width : 2
        Local double pattern cycle : 5
        Off-grid : 312
        Protrusion length : 1
        Same net spacing : 17
        Same net via-cut spacing : 4
        Short : 1017

[Iter 2] Elapsed real time: 0:00:53 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:00:53 total=0:00:54
[Iter 2] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 2] Total (MB): Used  158  Alloctr  160  Proc 13062 

End DR iteration 2 with 2 parts

Information: Merged away 2201 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/2 Partitions, Violations =    1835
Routed  2/2 Partitions, Violations =    2707

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2707
        Crossing top-cell boundary : 2
        Diff net spacing : 358
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 31
        End of line enclosure : 16
        Illegal track route : 841
        Less than minimum area : 215
        Local double pattern cycle : 1
        Off-grid : 294
        Protrusion length : 1
        Same net spacing : 16
        Same net via-cut spacing : 6
        Short : 905

[Iter 3] Elapsed real time: 0:01:32 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:33 total=0:01:35
[Iter 3] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 3] Total (MB): Used  158  Alloctr  160  Proc 13062 

End DR iteration 3 with 2 parts

Information: Merged away 1966 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/2 Partitions, Violations =    1982
Routed  2/2 Partitions, Violations =    2793

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2793
        Crossing top-cell boundary : 10
        Diff net spacing : 352
        Diff net via-cut spacing : 18
        Double pattern hard mask space : 28
        End of line enclosure : 22
        Illegal track route : 881
        Less than minimum area : 224
        Local double pattern cycle : 3
        Off-grid : 319
        Same net spacing : 11
        Same net via-cut spacing : 2
        Short : 923

[Iter 4] Elapsed real time: 0:02:05 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:02:07 total=0:02:09
[Iter 4] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 4] Total (MB): Used  158  Alloctr  160  Proc 13062 

End DR iteration 4 with 2 parts

Information: Merged away 2030 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/2 Partitions, Violations =    2141
Routed  2/2 Partitions, Violations =    2811

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2811
        Crossing top-cell boundary : 17
        Diff net spacing : 304
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 38
        End of line enclosure : 33
        Illegal track route : 1001
        Less than minimum area : 207
        Local double pattern cycle : 2
        Off-grid : 306
        Protrusion length : 1
        Same net spacing : 10
        Same net via-cut spacing : 3
        Short : 874

[Iter 5] Elapsed real time: 0:02:37 
[Iter 5] Elapsed cpu  time: sys=0:00:02 usr=0:02:39 total=0:02:42
[Iter 5] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 5] Total (MB): Used  158  Alloctr  160  Proc 13062 

End DR iteration 5 with 2 parts

Information: Merged away 1942 aligned/redundant DRCs. (ZRT-305)
Incremental DRC patching:
Routed  1/2 Partitions, Violations =    2217
Routed  2/2 Partitions, Violations =    2777

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2777
        Crossing top-cell boundary : 17
        Diff net spacing : 300
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 41
        End of line enclosure : 4
        Illegal track route : 1002
        Less than minimum area : 205
        Local double pattern cycle : 2
        Off-grid : 306
        Protrusion length : 1
        Same net spacing : 10
        Same net via-cut spacing : 3
        Short : 871

Stop DR since reached max number of iterations

Information: Filtered 818 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:02:38 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:02:40 total=0:02:43
[DR] Stage (MB): Used   59  Alloctr   60  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 13062 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 1343 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 1434 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1434
        Crossing top-cell boundary : 16
        Diff net spacing : 114
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 14
        End of line enclosure : 4
        Illegal track route : 541
        Less than minimum area : 205
        Local double pattern cycle : 2
        Off-grid : 301
        Protrusion length : 1
        Same net spacing : 5
        Same net via-cut spacing : 3
        Short : 213



Total Wire Length =                    450 micron
Total Number of Contacts =             883
Total Number of Wires =                922
Total Number of PtConns =              323
Total Number of Routed Wires =       883
Total Routed Wire Length =           386 micron
Total Number of Routed Contacts =       883
        Layer               M1 :         10 micron
        Layer               M2 :        122 micron
        Layer               M3 :        113 micron
        Layer               M4 :         82 micron
        Layer               M5 :         57 micron
        Layer               M6 :          1 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via            VIA56SQ :          2
        Via        VIA56SQ_1x2 :          1
        Via       VIA45SQ(rot) :         67
        Via          VIA34SQ_C :          2
        Via     VIA34SQ_C(rot) :          1
        Via          VIA3_34SQ :        125
        Via          VIA23SQ_C :          4
        Via        VIA23BAR2_C :          1
        Via            VIA23SQ :          2
        Via        VIA23_3SQ_C :        337
        Via      VIA2_33_3SQ_C :         11
        Via          VIA12SQ_C :          1
        Via     VIA12SQ_C(rot) :         11
        Via        VIA12BAR1_C :          1
        Via   VIA12BAR2_C(rot) :         43
        Via            VIA12SQ :         85
        Via       VIA12SQ(rot) :        181
        Via          VIA1_32SQ :          6
        Via          VIA12_3SQ :          1
        Via        VIA1_32_3SQ :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.11% (1 / 883 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.00% (0      / 355     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (355     vias)
    Layer VIA3       =  0.00% (0      / 128     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (128     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA5       = 33.33% (1      / 3       vias)
        Weight 1     = 33.33% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 66.67% (2       vias)
 
  Total double via conversion rate    =  0.11% (1 / 883 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
    Layer VIA2       =  0.00% (0      / 355     vias)
    Layer VIA3       =  0.00% (0      / 128     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
    Layer VIA5       = 33.33% (1      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.11% (1 / 883 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.00% (0      / 355     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (355     vias)
    Layer VIA3       =  0.00% (0      / 128     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (128     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA5       = 33.33% (1      / 3       vias)
        Weight 1     = 33.33% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 66.67% (2       vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1434
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Cached 0 vias out of 883 total vias.

check_legality for block design decoder6_64 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (25 fillers) from library
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design decoder6_64 succeeded!


check_legality succeeded.

**************************

**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 7.03, 6.6) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 7.03, 6.6) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{1.142,-0.047} {1.818,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.402,-0.047} {1.078,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.032,-0.047} {0.412,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,1.153} {0.338,1.247}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,0.552} {0.338,0.646}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.622,6.553} {3.298,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.030,6.553} {2.706,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.546,6.553} {5.222,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.806,6.553} {4.482,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{5.656,6.553} {6.332,6.647}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 95 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.30 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.30 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 126 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   24  Alloctr   25  Proc 13062 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    2740

Check local double pattern cycle DRC:
Checked 1/1 Partitions, Violations =    2740
Information: Filtered 796 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   99  Alloctr  100  Proc 13062 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 1306 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1434
        Crossing top-cell boundary : 16
        Diff net spacing : 114
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 14
        End of line enclosure : 4
        Illegal track route : 541
        Less than minimum area : 205
        Local double pattern cycle : 2
        Off-grid : 301
        Protrusion length : 1
        Same net spacing : 5
        Same net via-cut spacing : 3
        Short : 213


Total Wire Length =                    451 micron
Total Number of Contacts =             883
Total Number of Wires =                906
Total Number of PtConns =              332
Total Number of Routed Wires =       884
Total Routed Wire Length =           387 micron
Total Number of Routed Contacts =       883
        Layer               M1 :         10 micron
        Layer               M2 :        122 micron
        Layer               M3 :        113 micron
        Layer               M4 :         83 micron
        Layer               M5 :         57 micron
        Layer               M6 :          1 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via            VIA56SQ :          2
        Via        VIA56SQ_1x2 :          1
        Via       VIA45SQ(rot) :         67
        Via          VIA34SQ_C :          2
        Via     VIA34SQ_C(rot) :          1
        Via          VIA3_34SQ :        125
        Via          VIA23SQ_C :          4
        Via        VIA23BAR2_C :          1
        Via            VIA23SQ :          2
        Via        VIA23_3SQ_C :        337
        Via      VIA2_33_3SQ_C :         11
        Via          VIA12SQ_C :          1
        Via     VIA12SQ_C(rot) :         11
        Via        VIA12BAR1_C :          1
        Via   VIA12BAR2_C(rot) :         43
        Via            VIA12SQ :         85
        Via       VIA12SQ(rot) :        181
        Via          VIA1_32SQ :          6
        Via          VIA12_3SQ :          1
        Via        VIA1_32_3SQ :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.11% (1 / 883 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.00% (0      / 355     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (355     vias)
    Layer VIA3       =  0.00% (0      / 128     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (128     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA5       = 33.33% (1      / 3       vias)
        Weight 1     = 33.33% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 66.67% (2       vias)
 
  Total double via conversion rate    =  0.11% (1 / 883 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
    Layer VIA2       =  0.00% (0      / 355     vias)
    Layer VIA3       =  0.00% (0      / 128     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
    Layer VIA5       = 33.33% (1      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.11% (1 / 883 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.00% (0      / 355     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (355     vias)
    Layer VIA3       =  0.00% (0      / 128     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (128     vias)
    Layer VIA4       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA5       = 33.33% (1      / 3       vias)
        Weight 1     = 33.33% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 66.67% (2       vias)
 


Verify Summary:

Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1434
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Overall runtime: 0 seconds.
STARTING
STARTING
STARTING
Num filler cells found = 139, skipped = 0

Start to run ICV ...
Running new impl for popen..
......Return code from ICV is 33.
Error: ICV run failed (). (IND-003)
See /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/work/signoff_check_drc_run/signoff_check_drc.log for details.
Error: signoff_check_drc Command Failed. (IND-030)
Information: script '/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/scripts/flow.tcl'
                stopped at line 60 due to error. (CMD-081)
Extended error info:

    while executing
"signoff_check_drc"
    (file "/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/scripts/flow.tcl" line 60)
 -- End Extended Error Info
icc2_shell> 4
[4]
icc2_shell> block_save
Error: unknown command 'block_save' (CMD-005)
icc2_shell> svae_block
Error: unknown command 'svae_block' (CMD-005)
icc2_shell> save_block
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'decoder6_64:decoder6_64.design'
1
icc2_shell> signoff_check_drc
Num filler cells found = 139, skipped = 0

Start to run ICV ...
Running new impl for popen..
............................................. 1% complete [0:00:03]
............................................. 1% complete [0:00:03]
............................................. 4% complete [0:00:06]
............................................. 5% complete [0:00:06]
............................................. 10% complete [0:00:09]
............................................. 15% complete [0:00:09]
............................................. 20% complete [0:00:09]
............................................. 25% complete [0:00:09]
............................................. 30% complete [0:00:09]
............................................. 35% complete [0:00:09]
............................................. 40% complete [0:00:09]
............................................. 45% complete [0:00:09]
............................................. 55% complete [0:00:09]
............................................. 60% complete [0:00:09]
............................................. 65% complete [0:00:09]
............................................. 70% complete [0:00:09]
............................................. 80% complete [0:00:09]
............................................. 85% complete [0:00:09]
............................................. 95% complete [0:00:10]
.........Updated tech file has been written at: /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/work/signoff_check_drc_run/tech.tf

ICV is done!
For more details see /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/work/signoff_check_drc_run/signoff_check_drc.log
Overall engine Time=0:00:16 Highest command Mem=1.071 GB

-------------------------------------------------------------------------------
Rule:    M1.A.2: M1 minimum enclosed area must be 0.04                1 error
Rule:             M1.S.1.2 Minimum notch must be 0.055               15 errors
Rule:          M1.S.1: Minimum M1 spacing must be 0.03               15 errors
Rule:    M2.A.2: M2 minimum enclosed area must be 0.04                5 errors
Rule:             M2.S.1.2 Minimum notch must be 0.055              353 errors
Rule:          M2.S.1: Minimum M2 spacing must be 0.03              177 errors
Rule: M2.S.2: Minimum spacing if metal width of one of lines > 0.058 and  their parallel run length > 0.07 must be 0.06              13 errors
Rule: M2.S.3: Minimum spacing if metal width of one of lines > 0.06 and  their parallel run length > 0.07 must be 0.065              13 errors
Rule:             M3.S.1.2 Minimum notch must be 0.055              438 errors
Rule:          M3.S.1: Minimum M3 spacing must be 0.03               37 errors
Rule: M3.S.2: Minimum spacing if metal width of one of lines > 0.058 and  their parallel run length > 0.07 must be 0.06               5 errors
Rule: M3.S.3: Minimum spacing if metal width of one of lines > 0.06 and  their parallel run length > 0.07 must be 0.065               5 errors
Rule:              M4.S.1.2 Minimum notch must be 0.04              439 errors
Rule: M4.S.2: Minimum M4 spacing when width is > 0.2 must be 0.06                   110 errors
Rule: M4.W.1: M4 width must be  0.06 , 0.08 , 0.10, 0.12, 0.16 or > 0.2             612 errors
Rule:              M5.S.1.2 Minimum notch must be 0.04              165 errors
Rule: M5.S.2: Minimum m5 spacing when widht is > 0.2 must be 0.06                     9 errors
Rule: M5.W.1: m5 width must be  0.06 , 0.08 , 0.10, 0.12, 0.16 or > 0.2             165 errors
Rule:              M6.S.1.2 Minimum notch must be 0.04                4 errors
Rule: M6.W.1: M6 width must be  0.06 , 0.08 , 0.10, 0.12, 0.16 or > 0.2               9 errors
Rule: VIA1.S.2: Minimum spacing of VIA1SQ to VIA1BAR or VIA1LG  must be 0.08                106 errors
Rule: VIA3.S.1: Minimum center to center spacing of VIA3SQ to VIA3SQ: 0.15                    1 error
Rule: VIA4.S.1: Minimum center to center spacing of VIA4SQ to VIA4SQ: 0.15                    3 errors
-------------------------------------------------------------------------------

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
icc2_shell> start_gui
Load ICV ICCII menu file: /home/cad/synopsys/icvalidator/V-2023.12-SP3-1/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE WARNING: couldn't open socket: address already in use

 + VUE WARNING: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2448

icc2_shell> source ../scripts/flow.tcl
Loading verilog file '/home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/source/decoder6_64_compiled.v'
Error: Design 'decoder6_64_compiled' in library 'decoder6_64' is currently opened; reading Verilog into an opened design is not allowed. (VR-011)
Information: The design specific attribute override for layer 'M1' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M2' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M3' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M4' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M5' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M6' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M7' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M8' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'M9' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'decoder6_64', because the actual library setting may not be overwritten. (ATTR-12)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 73.08%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'remove_pg_via_master_rules' cleared the undo history. (UNDO-016)
All via def rules have been removed.
All patterns have been removed.
All strategies have been removed.
All strategy via rules have been removed.
Error: Net 'VSS' already exists. (DES-150)
Error: Net 'VDD' already exists. (DES-150)
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern m0_rail_color.
Successfully set PG strategy m0_rail_strategy_pwr.
Successfully set PG strategy m0_rail_strategy_gnd.
Variable w1 is defined in -parameters option but not used by any pattern expression.
Variable s1 is defined in -parameters option but not used by any pattern expression.
Variable M1_stp is defined in -parameters option but not used by any pattern expression.
Variable f1 is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern m1_color2_mesh.
Successfully set PG strategy m1_color2_strategy_gnd.
Successfully set PG strategy m1_color2_strategy_pwr.
Successfully set via def rule vias.
Successfully set strategy via rule vias_rule_pwr.
Successfully set strategy via rule vias_rule_gnd.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_gnd.
Updating strategy m1_color2_strategy_gnd.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_gnd .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_gnd .
Creating via shapes for strategies m1_color2_strategy_gnd .
Working on strategy m1_color2_strategy_gnd.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_gnd.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 7 wires.
Committed 0 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_pwr.
Updating strategy m1_color2_strategy_pwr.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_pwr .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_pwr .
Creating via shapes for strategies m1_color2_strategy_pwr .
Working on strategy m1_color2_strategy_pwr.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_pwr.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 7 wires.
Committed 0 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M1_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M2_3' mapped in layer mapping file cannot be found in technology section.
WARNING: Layer mapping file warning. Tech layer 'M3_3' mapped in layer mapping file cannot be found in technology section.

 mapping = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/saed14nm_tf_itf_tluplus.map 


Corner: slow
 early_spec = tlup_max
 tlup_max = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 
 late_spec = tlup_max
 tlup_max = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 


Corner: fast
 early_spec = tlup_min
 tlup_min = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 
 late_spec = tlup_min
 tlup_min = /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 

library = decoder6_64 
late_ccap_threshold changed from 0.0001 to 0.0005
early_ccap_threshold changed from 0.0001 to 0.0005
NEX:(WARNING) ccap_threshold is too small, set to 0.1fF
NEX:(WARNING) ccap_threshold is too small, set to 0.1fF
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_fast (mode func corner fast) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-08-16 15:20:56 / Session: 0.46 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: capacitor
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for decoder6_64, hor/vert channel sizes are 2.4/2.4
Placing top level std cells.
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : decoder6_64
Version: U-2022.12-SP3
Date   : Fri Aug 16 15:20:56 2024
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design decoder6_64: 167.616 microns.
    number of nets with unassigned pins: 71
  wire length in design decoder6_64 (see through blk pins): 167.616 microns.
  ------------------
  Total wire length: 167.616 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design decoder6_64:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design decoder6_64:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design decoder6_64: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view decoder6_64_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.30. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.30. (DPUI-903)
Information: Peak memory usage for create_placement : 977 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-08-16 15:20:56 / Session: 0.46 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-08-16 15:20:56 / Session: 0.46 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 2 shapes out of 14 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design decoder6_64 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.2100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (25 fillers) from library
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      63.492          256        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    256
number of references:                29
number of site rows:                 13
number of locations attempted:     1516
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         256 (1045 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.169 um ( 0.28 row height)
rms weighted cell displacement:   0.169 um ( 0.28 row height)
max cell displacement:            0.357 um ( 0.59 row height)
avg cell displacement:            0.143 um ( 0.24 row height)
avg weighted cell displacement:   0.143 um ( 0.24 row height)
number of cells moved:              256
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: xofiller!SAEDRVT14_FILL_ECO_1!x62900y30000 (SAEDRVT14_FILL_ECO_1)
  Input location: (6.6862,5.1423)
  Legal location: (6.586,4.8)
  Displacement:   0.357 um ( 0.59 row height)
Cell: xofiller!SAEDRVT14_FILL_ECO_1!x27380y18000 (SAEDRVT14_FILL_ECO_1)
  Input location: (6.7839,5.1722)
  Legal location: (7.03,5.4)
  Displacement:   0.335 um ( 0.56 row height)
Cell: xofiller!SAEDRVT14_FILL_ECO_1!x45140y60000 (SAEDRVT14_FILL_ECO_1)
  Input location: (7.7704,0.8698)
  Legal location: (7.77,1.2)
  Displacement:   0.330 um ( 0.55 row height)
Cell: U2/U15 (SAEDRVT14_INV_0P5)
  Input location: (4.5004,5.6798)
  Legal location: (4.514,6)
  Displacement:   0.320 um ( 0.53 row height)
Cell: U1/U14 (SAEDRVT14_INV_0P5)
  Input location: (0.1678,3.8678)
  Legal location: (0,3.6)
  Displacement:   0.316 um ( 0.53 row height)
Cell: U7/U13 (SAEDRVT14_INV_0P5)
  Input location: (4.4612,4.9998)
  Legal location: (4.218,4.8)
  Displacement:   0.315 um ( 0.52 row height)
Cell: U7/U3 (SAEDRVT14_AN3_0P5)
  Input location: (5.2062,3.8925)
  Legal location: (5.18,4.2)
  Displacement:   0.309 um ( 0.51 row height)
Cell: U0/U9 (SAEDRVT14_AN3_0P5)
  Input location: (1.8318,3.8987)
  Legal location: (1.85,4.2)
  Displacement:   0.302 um ( 0.50 row height)
Cell: xofiller!SAEDRVT14_FILL_ECO_1!x29600y30000 (SAEDRVT14_FILL_ECO_1)
  Input location: (6.5696,5.0963)
  Legal location: (6.512,4.8)
  Displacement:   0.302 um ( 0.50 row height)
Cell: xofiller!SAEDRVT14_FILL_ECO_1!x0y24000 (SAEDRVT14_FILL_ECO_1)
  Input location: (7.5017,0.9005)
  Legal location: (7.474,1.2)
  Displacement:   0.301 um ( 0.50 row height)

Legalization succeeded.
Total Legalizer CPU: 0.435
Total Legalizer Wall Time: 0.436
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-08-16 15:20:57 / Session: 0.46 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-08-16 15:20:57 / Session: 0.46 hr / Command: 0.00 hr / Memory: 977 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 8.14, 7.8) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{-0.042,2.353} {0.338,2.447}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,2.954} {0.338,3.048}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,3.553} {0.338,3.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,4.154} {0.338,4.248}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.250,7.753} {4.926,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.510,7.753} {4.186,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.066,7.754} {3.446,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.770,7.754} {3.150,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.328,-0.047} {1.004,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.920,-0.047} {1.596,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 79 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 13234 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00um,0.00um,8.14um,7.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.15um
layer M2, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M3, dir Ver, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 0.06um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   33  Proc 13234 
Net statistics:
Total number of nets     = 126
Number of nets to route  = 60
Number of single or zero port nets = 64
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 60, Total Half Perimeter Wire Length (HPWL) 187 microns
HPWL   0 ~   50 microns: Net Count       60     Total HPWL          187 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 13234 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
Average gCell capacity  0.18     on layer (1)    M1
Average gCell capacity  5.57     on layer (2)    M2
Average gCell capacity  8.57     on layer (3)    M3
Average gCell capacity  9.00     on layer (4)    M4
Average gCell capacity  8.71     on layer (5)    M5
Average gCell capacity  9.00     on layer (6)    M6
Average gCell capacity  8.71     on layer (7)    M7
Average gCell capacity  9.00     on layer (8)    M8
Average gCell capacity  8.71     on layer (9)    M9
Average gCell capacity  8.00     on layer (10)   MRDL
Average number of tracks per gCell 8.29  on layer (1)    M1
Average number of tracks per gCell 6.00  on layer (2)    M2
Average number of tracks per gCell 9.14  on layer (3)    M3
Average number of tracks per gCell 9.29  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.29  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.29  on layer (8)    M8
Average number of tracks per gCell 9.00  on layer (9)    M9
Average number of tracks per gCell 8.29  on layer (10)   MRDL
Number of gCells = 490
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   33  Alloctr   33  Proc 13234 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   33  Alloctr   33  Proc 13234 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   33  Alloctr   33  Proc 13234 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  209  Proc 13234 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~839.0000um (699 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  209  Proc 13234 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    94 Max = 7 GRCs =    35 (35.71%)
Initial. H routing: Overflow =    93 Max = 7 (GRCs =  1) GRCs =    31 (63.27%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (8.16%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    93 Max = 7 (GRCs =  1) GRCs =    31 (63.27%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (8.16%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 251.55
Initial. Layer M1 wire length = 47.09
Initial. Layer M2 wire length = 83.14
Initial. Layer M3 wire length = 87.54
Initial. Layer M4 wire length = 33.77
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 517
Initial. Via VIA12SQ count = 289
Initial. Via VIA23SQ_C count = 173
Initial. Via VIA34SQ_C count = 55
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Aug 16 15:20:57 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  209  Proc 13234 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    96 Max = 7 GRCs =    34 (34.69%)
phase1. H routing: Overflow =    95 Max = 7 (GRCs =  1) GRCs =    32 (65.31%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (4.08%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (2.04%)
phase1. M2         Overflow =    94 Max = 7 (GRCs =  1) GRCs =    31 (63.27%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (4.08%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 254.01
phase1. Layer M1 wire length = 48.26
phase1. Layer M2 wire length = 79.71
phase1. Layer M3 wire length = 87.44
phase1. Layer M4 wire length = 38.60
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 515
phase1. Via VIA12SQ count = 285
phase1. Via VIA23SQ_C count = 169
phase1. Via VIA34SQ_C count = 61
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri Aug 16 15:20:57 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  210  Proc 13234 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    15 Max = 3 GRCs =    14 (14.29%)
phase2. H routing: Overflow =    15 Max = 3 (GRCs =  1) GRCs =    14 (28.57%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (2.04%)
phase2. M2         Overflow =    14 Max = 3 (GRCs =  1) GRCs =    13 (26.53%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 255.07
phase2. Layer M1 wire length = 48.26
phase2. Layer M2 wire length = 79.54
phase2. Layer M3 wire length = 86.64
phase2. Layer M4 wire length = 38.27
phase2. Layer M5 wire length = 2.36
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 516
phase2. Via VIA12SQ count = 284
phase2. Via VIA23SQ_C count = 167
phase2. Via VIA34SQ_C count = 61
phase2. Via VIA45SQ count = 4
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri Aug 16 15:20:57 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  209  Alloctr  210  Proc 13234 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    15 Max = 3 GRCs =    13 (13.27%)
phase3. H routing: Overflow =    15 Max = 3 (GRCs =  3) GRCs =    13 (26.53%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    15 Max = 3 (GRCs =  3) GRCs =    13 (26.53%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 252.72
phase3. Layer M1 wire length = 47.74
phase3. Layer M2 wire length = 78.94
phase3. Layer M3 wire length = 86.01
phase3. Layer M4 wire length = 38.27
phase3. Layer M5 wire length = 1.75
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 512
phase3. Via VIA12SQ count = 284
phase3. Via VIA23SQ_C count = 167
phase3. Via VIA34SQ_C count = 59
phase3. Via VIA45SQ count = 2
phase3. Via VIA56SQ count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  209  Proc 13234 

Congestion utilization per direction:
Average vertical track utilization   = 12.64 %
Peak    vertical track utilization   = 27.78 %
Average horizontal track utilization = 14.12 %
Peak    horizontal track utilization = 31.25 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  209  Alloctr  209  Proc 13234 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 13234 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   25  Proc 13234 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Assign Vertical partitions, iteration 0 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Number of wires with overlap after iteration 0 = 770 of 1026


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   25  Proc 13234 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

Assign Vertical partitions, iteration 1 
Routed partition 1/7        
Routed partition 2/7        
Routed partition 3/7        
Routed partition 4/7        
Routed partition 5/7        
Routed partition 6/7        
Routed partition 7/7        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   25  Proc 13234 

Number of wires with overlap after iteration 1 = 613 of 852


Wire length and via report:
---------------------------
Number of M1 wires: 7             : 0
Number of M2 wires: 410                  VIA12SQ: 337
Number of M3 wires: 305                  VIA23SQ_C: 422
Number of M4 wires: 86           VIA34SQ_C: 128
Number of M5 wires: 44           VIA45SQ: 82
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 852               vias: 969

Total M1 wire length: 2.5
Total M2 wire length: 136.4
Total M3 wire length: 118.9
Total M4 wire length: 59.8
Total M5 wire length: 30.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 348.0

Longest M1 wire length: 0.6
Longest M2 wire length: 2.5
Longest M3 wire length: 2.3
Longest M4 wire length: 3.7
Longest M5 wire length: 1.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   24  Alloctr   25  Proc 13234 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13234 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    241
Routed  3/4 Partitions, Violations =    796
Routed  4/4 Partitions, Violations =    2717

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2717
        Diff net spacing : 251
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 41
        End of line enclosure : 20
        Illegal track route : 821
        Less than minimum area : 209
        Local double pattern cycle : 1
        Off-grid : 293
        Same net spacing : 14
        Same net via-cut spacing : 8
        Short : 1042

[Iter 0] Elapsed real time: 0:00:22 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[Iter 0] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 0] Total (MB): Used   99  Alloctr  100  Proc 13234 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    2711
Routed  2/4 Partitions, Violations =    2659
Routed  3/4 Partitions, Violations =    2647
Routed  4/4 Partitions, Violations =    2643

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2643
        Crossing top-cell boundary : 2
        Diff net spacing : 219
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 43
        Edge-line via spacing : 1
        End of line enclosure : 22
        Illegal track route : 781
        Less than minimum area : 203
        Off-grid : 281
        Same net spacing : 17
        Same net via-cut spacing : 3
        Short : 1052

[Iter 1] Elapsed real time: 0:00:40 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[Iter 1] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 1] Total (MB): Used   99  Alloctr  100  Proc 13234 

End DR iteration 1 with 4 parts

Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    2643
Routed  2/4 Partitions, Violations =    2620
Routed  3/4 Partitions, Violations =    2535
Routed  4/4 Partitions, Violations =    2588

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2588
        Diff net spacing : 226
        Diff net via-cut spacing : 22
        Double pattern hard mask space : 41
        End of line enclosure : 24
        Illegal track route : 813
        Less than minimum area : 195
        Off-grid : 278
        Same net spacing : 5
        Same net via-cut spacing : 3
        Short : 981

[Iter 2] Elapsed real time: 0:01:02 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:01:03 total=0:01:04
[Iter 2] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 2] Total (MB): Used   99  Alloctr  100  Proc 13234 

End DR iteration 2 with 4 parts

Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    2667
Routed  2/4 Partitions, Violations =    2650
Routed  3/4 Partitions, Violations =    2722
Routed  4/4 Partitions, Violations =    2576

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2576
        Diff net spacing : 201
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 35
        End of line enclosure : 23
        Illegal track route : 818
        Less than minimum area : 199
        Less than minimum width : 2
        Local double pattern cycle : 2
        Off-grid : 288
        Same net spacing : 9
        Same net via-cut spacing : 3
        Short : 980

[Iter 3] Elapsed real time: 0:01:40 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:41 total=0:01:43
[Iter 3] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 3] Total (MB): Used   99  Alloctr  100  Proc 13234 

End DR iteration 3 with 4 parts

Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    2623
Routed  2/4 Partitions, Violations =    2647
Routed  3/4 Partitions, Violations =    2628
Routed  4/4 Partitions, Violations =    2653

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2653
        Diff net spacing : 230
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 35
        End of line enclosure : 25
        Illegal track route : 923
        Less than minimum area : 200
        Local double pattern cycle : 2
        Off-grid : 307
        Same net spacing : 10
        Same net via-cut spacing : 6
        Short : 896

[Iter 4] Elapsed real time: 0:02:19 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:02:20 total=0:02:23
[Iter 4] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 4] Total (MB): Used   99  Alloctr  100  Proc 13234 

End DR iteration 4 with 4 parts

Start DR iteration 5: uniform partition
Routed  1/4 Partitions, Violations =    2782
Routed  2/4 Partitions, Violations =    2803
Routed  3/4 Partitions, Violations =    2679
Routed  4/4 Partitions, Violations =    2640

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2640
        Crossing top-cell boundary : 3
        Diff net spacing : 197
        Diff net via-cut spacing : 15
        Double pattern hard mask space : 27
        End of line enclosure : 22
        Illegal track route : 977
        Less than minimum area : 194
        Less than minimum width : 2
        Off-grid : 279
        Same net spacing : 7
        Same net via-cut spacing : 1
        Short : 916

[Iter 5] Elapsed real time: 0:03:06 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:03:09 total=0:03:13
[Iter 5] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 5] Total (MB): Used   99  Alloctr  100  Proc 13234 

End DR iteration 5 with 4 parts

Start DR iteration 6: uniform partition
Routed  1/4 Partitions, Violations =    2590
Routed  2/4 Partitions, Violations =    2642
Routed  3/4 Partitions, Violations =    2521
Routed  4/4 Partitions, Violations =    2423

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2423
        Crossing top-cell boundary : 2
        Diff net spacing : 209
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 36
        End of line enclosure : 14
        Illegal track route : 791
        Less than minimum area : 203
        Less than minimum enclosed area : 1
        Off-grid : 288
        Same net spacing : 4
        Same net via-cut spacing : 1
        Short : 853

[Iter 6] Elapsed real time: 0:04:18 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:04:21 total=0:04:26
[Iter 6] Stage (MB): Used   74  Alloctr   75  Proc   13 
[Iter 6] Total (MB): Used   99  Alloctr  100  Proc 13248 

End DR iteration 6 with 4 parts

Start DR iteration 7: uniform partition
Routed  1/4 Partitions, Violations =    2439
Routed  2/4 Partitions, Violations =    2490
Routed  3/4 Partitions, Violations =    2584
Routed  4/4 Partitions, Violations =    2608

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2608
        Crossing top-cell boundary : 7
        Diff net spacing : 219
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 39
        End of line enclosure : 25
        Illegal track route : 803
        Less than minimum area : 195
        Off-grid : 281
        Same net spacing : 8
        Same net via-cut spacing : 2
        Short : 1009

[Iter 7] Elapsed real time: 0:05:19 
[Iter 7] Elapsed cpu  time: sys=0:00:05 usr=0:05:23 total=0:05:29
[Iter 7] Stage (MB): Used   74  Alloctr   75  Proc   13 
[Iter 7] Total (MB): Used   99  Alloctr  100  Proc 13248 

End DR iteration 7 with 4 parts

Start DR iteration 8: uniform partition
Routed  1/6 Partitions, Violations =    2647
Routed  2/6 Partitions, Violations =    2473
Routed  3/6 Partitions, Violations =    2478
Routed  4/6 Partitions, Violations =    2539
Routed  5/6 Partitions, Violations =    2543
Routed  6/6 Partitions, Violations =    2547

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2547
        Crossing top-cell boundary : 4
        Diff net spacing : 178
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 44
        End of line enclosure : 32
        Illegal track route : 784
        Less than minimum area : 189
        Off-grid : 289
        Same net spacing : 9
        Same net via-cut spacing : 1
        Short : 996

[Iter 8] Elapsed real time: 0:06:27 
[Iter 8] Elapsed cpu  time: sys=0:00:07 usr=0:06:33 total=0:06:40
[Iter 8] Stage (MB): Used   74  Alloctr   75  Proc   13 
[Iter 8] Total (MB): Used   99  Alloctr  100  Proc 13248 

End DR iteration 8 with 6 parts

Start DR iteration 9: uniform partition
Routed  1/9 Partitions, Violations =    2647
Routed  2/9 Partitions, Violations =    2668
Routed  3/9 Partitions, Violations =    2664
Routed  4/9 Partitions, Violations =    2648
Routed  5/9 Partitions, Violations =    2626
Routed  6/9 Partitions, Violations =    2639
Routed  7/9 Partitions, Violations =    2623
Routed  8/9 Partitions, Violations =    2630
Routed  9/9 Partitions, Violations =    2630

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2630
        Crossing top-cell boundary : 5
        Diff net spacing : 251
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 31
        End of line enclosure : 31
        Illegal track route : 850
        Less than minimum area : 196
        Off-grid : 304
        Protrusion length : 4
        Same net spacing : 3
        Same net via-cut spacing : 2
        Short : 933

[Iter 9] Elapsed real time: 0:08:07 
[Iter 9] Elapsed cpu  time: sys=0:00:09 usr=0:08:14 total=0:08:24
[Iter 9] Stage (MB): Used   74  Alloctr   75  Proc   13 
[Iter 9] Total (MB): Used   99  Alloctr  100  Proc 13248 

End DR iteration 9 with 9 parts

Start DR iteration 10: uniform partition
Routed  1/4 Partitions, Violations =    2669
Routed  2/4 Partitions, Violations =    2669
Routed  3/4 Partitions, Violations =    2649
Routed  4/4 Partitions, Violations =    2637

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2637
        Crossing top-cell boundary : 8
        Diff net spacing : 219
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 38
        End of line enclosure : 26
        Illegal track route : 848
        Less than minimum area : 195
        Off-grid : 288
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 992

[Iter 10] Elapsed real time: 0:08:34 
[Iter 10] Elapsed cpu  time: sys=0:00:09 usr=0:08:41 total=0:08:51
[Iter 10] Stage (MB): Used   74  Alloctr   75  Proc   13 
[Iter 10] Total (MB): Used   99  Alloctr  100  Proc 13248 

End DR iteration 10 with 4 parts

Start DR iteration 11: uniform partition
Routed  1/4 Partitions, Violations =    2610
Routed  2/4 Partitions, Violations =    2569
Routed  3/4 Partitions, Violations =    2501
Routed  4/4 Partitions, Violations =    2511

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2511
        Crossing top-cell boundary : 5
        Diff net spacing : 226
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 29
        End of line enclosure : 24
        Illegal track route : 814
        Less than minimum area : 197
        Local double pattern cycle : 1
        Off-grid : 280
        Same net spacing : 3
        Short : 915

[Iter 11] Elapsed real time: 0:09:20 
[Iter 11] Elapsed cpu  time: sys=0:00:10 usr=0:09:27 total=0:09:38
[Iter 11] Stage (MB): Used   74  Alloctr   75  Proc   13 
[Iter 11] Total (MB): Used   99  Alloctr  100  Proc 13248 

End DR iteration 11 with 4 parts

Stop DR since not converging

Information: Filtered 846 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:09:20 
[DR] Elapsed cpu  time: sys=0:00:10 usr=0:09:27 total=0:09:38
[DR] Stage (MB): Used    0  Alloctr    0  Proc   13 
[DR] Total (MB): Used   25  Alloctr   25  Proc 13248 
[DR: Done] Elapsed real time: 0:09:20 
[DR: Done] Elapsed cpu  time: sys=0:00:10 usr=0:09:27 total=0:09:38
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   13 
[DR: Done] Total (MB): Used   25  Alloctr   25  Proc 13248 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1249 aligned/redundant DRCs. (ZRT-305)

DR finished with 1262 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1262
        Crossing top-cell boundary : 4
        Diff net spacing : 56
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 10
        End of line enclosure : 24
        Illegal track route : 461
        Less than minimum area : 197
        Local double pattern cycle : 1
        Off-grid : 275
        Same net spacing : 2
        Short : 215



Total Wire Length =                    398 micron
Total Number of Contacts =             836
Total Number of Wires =                865
Total Number of PtConns =              295
Total Number of Routed Wires =       841
Total Routed Wire Length =           341 micron
Total Number of Routed Contacts =       836
        Layer               M1 :         13 micron
        Layer               M2 :        124 micron
        Layer               M3 :        102 micron
        Layer               M4 :         74 micron
        Layer               M5 :         28 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :         30
        Via     VIA34SQ_C(rot) :        122
        Via        VIA34BAR2_C :          2
        Via       VIA34SQ(rot) :          1
        Via          VIA3_34SQ :          1
        Via          VIA23SQ_C :        302
        Via        VIA23BAR1_C :          4
        Via            VIA23SQ :          1
        Via        VIA2_33SQ_C :          5
        Via        VIA23_3SQ_C :         27
        Via      VIA2_33_3SQ_C :         11
        Via          VIA12SQ_C :          5
        Via     VIA12SQ_C(rot) :          8
        Via        VIA12BAR1_C :          1
        Via   VIA12BAR2_C(rot) :         32
        Via            VIA12SQ :          7
        Via       VIA12SQ(rot) :        194
        Via          VIA1_32SQ :          4
        Via          VIA12_3SQ :         64
        Via        VIA1_32_3SQ :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 836 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.00% (0      / 350     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (350     vias)
    Layer VIA3       =  0.00% (0      / 126     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (126     vias)
    Layer VIA4       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
 
  Total double via conversion rate    =  0.00% (0 / 836 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
    Layer VIA2       =  0.00% (0      / 350     vias)
    Layer VIA3       =  0.00% (0      / 126     vias)
    Layer VIA4       =  0.00% (0      / 30      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 836 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.00% (0      / 350     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (350     vias)
    Layer VIA3       =  0.00% (0      / 126     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (126     vias)
    Layer VIA4       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1262
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-08-16 15:30:18 / Session: 0.62 hr / Command: 0.16 hr / Memory: 991 MB (FLW-8100)
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 8.14, 7.8) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{-0.042,2.353} {0.338,2.447}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,2.954} {0.338,3.048}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,3.553} {0.338,3.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,4.154} {0.338,4.248}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.250,7.753} {4.926,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.510,7.753} {4.186,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.066,7.754} {3.446,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.770,7.754} {3.150,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.328,-0.047} {1.004,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.920,-0.047} {1.596,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 79 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13248 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 81 out of 396 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   39  Alloctr   40  Proc 13248 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    2418

RedundantVia finished with 2418 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2418
        Crossing top-cell boundary : 5
        Diff net spacing : 209
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 29
        End of line enclosure : 3
        Illegal track route : 801
        Less than minimum area : 199
        Local double pattern cycle : 1
        Off-grid : 281
        Same net spacing : 9
        Short : 864


Total Wire Length =                    388 micron
Total Number of Contacts =             836
Total Number of Wires =                837
Total Number of PtConns =              273
Total Number of Routed Wires =       831
Total Routed Wire Length =           336 micron
Total Number of Routed Contacts =       836
        Layer               M1 :         14 micron
        Layer               M2 :        122 micron
        Layer               M3 :        100 micron
        Layer               M4 :         73 micron
        Layer               M5 :         27 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :          1
        Via        VIA45SQ_1x2 :          5
        Via   VIA45SQ(rot)_2x1 :          1
        Via   VIA45SQ(rot)_1x2 :          4
        Via        VIA45SQ_2x1 :         19
        Via     VIA34SQ_C(rot) :        122
        Via        VIA34BAR2_C :          2
        Via       VIA34SQ(rot) :          1
        Via          VIA3_34SQ :          1
        Via          VIA23SQ_C :        242
        Via        VIA23BAR1_C :          4
        Via        VIA2_33SQ_C :          3
        Via        VIA23_3SQ_C :         12
        Via      VIA2_33_3SQ_C :          5
        Via   VIA23SQ(rot)_1x2 :         38
        Via        VIA23SQ_2x1 :         46
        Via          VIA12SQ_C :          5
        Via     VIA12SQ_C(rot) :          8
        Via        VIA12BAR1_C :          1
        Via   VIA12BAR2_C(rot) :         32
        Via            VIA12SQ :          7
        Via       VIA12SQ(rot) :        194
        Via          VIA1_32SQ :          4
        Via          VIA12_3SQ :         63
        Via        VIA1_32_3SQ :         15
        Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 13.64% (114 / 836 vias)
 
    Layer VIA1       =  0.30% (1      / 330     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (329     vias)
    Layer VIA2       = 24.00% (84     / 350     vias)
        Weight 1     = 24.00% (84      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.00% (266     vias)
    Layer VIA3       =  0.00% (0      / 126     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (126     vias)
    Layer VIA4       = 96.67% (29     / 30      vias)
        Weight 1     = 96.67% (29      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.33% (1       vias)
 
  Total double via conversion rate    = 13.64% (114 / 836 vias)
 
    Layer VIA1       =  0.30% (1      / 330     vias)
    Layer VIA2       = 24.00% (84     / 350     vias)
    Layer VIA3       =  0.00% (0      / 126     vias)
    Layer VIA4       = 96.67% (29     / 30      vias)
 
  The optimized via conversion rate based on total routed via count = 13.64% (114 / 836 vias)
 
    Layer VIA1       =  0.30% (1      / 330     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (329     vias)
    Layer VIA2       = 24.00% (84     / 350     vias)
        Weight 1     = 24.00% (84      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 76.00% (266     vias)
    Layer VIA3       =  0.00% (0      / 126     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (126     vias)
    Layer VIA4       = 96.67% (29     / 30      vias)
        Weight 1     = 96.67% (29      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.33% (1       vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   74  Alloctr   75  Proc    0 
[RedundantVia] Total (MB): Used   99  Alloctr  100  Proc 13248 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 13248 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    2418
Routed  2/4 Partitions, Violations =    2448
Routed  3/4 Partitions, Violations =    2465
Routed  4/4 Partitions, Violations =    2580

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2580
        Crossing top-cell boundary : 2
        Diff net spacing : 220
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 26
        End of line enclosure : 23
        Illegal track route : 809
        Less than minimum area : 199
        Less than minimum enclosed area : 2
        Local double pattern cycle : 4
        Off-grid : 286
        Same net spacing : 18
        Same net via-cut spacing : 2
        Short : 969

[Iter 1] Elapsed real time: 0:00:18 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used  134  Alloctr  134  Proc   26 
[Iter 1] Total (MB): Used  158  Alloctr  160  Proc 13274 

End DR iteration 1 with 4 parts

Information: Merged away 1950 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    1652
Routed  2/4 Partitions, Violations =    2527
Routed  3/4 Partitions, Violations =    2525
Routed  4/4 Partitions, Violations =    2545

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2545
        Crossing top-cell boundary : 2
        Diff net spacing : 221
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 38
        End of line enclosure : 25
        Illegal track route : 822
        Less than minimum area : 197
        Local double pattern cycle : 1
        Off-grid : 279
        Same net spacing : 5
        Same net via-cut spacing : 1
        Short : 935

[Iter 2] Elapsed real time: 0:00:39 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:40
[Iter 2] Stage (MB): Used  134  Alloctr  134  Proc   31 
[Iter 2] Total (MB): Used  158  Alloctr  160  Proc 13279 

End DR iteration 2 with 4 parts

Information: Merged away 1918 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    1416
Routed  2/4 Partitions, Violations =    1705
Routed  3/4 Partitions, Violations =    2073
Routed  4/4 Partitions, Violations =    2495

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2495
        Diff net spacing : 218
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 26
        End of line enclosure : 22
        Illegal track route : 787
        Less than minimum area : 193
        Off-grid : 292
        Same net spacing : 1
        Same net via-cut spacing : 1
        Short : 936

[Iter 3] Elapsed real time: 0:01:09 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:10 total=0:01:11
[Iter 3] Stage (MB): Used  134  Alloctr  134  Proc   41 
[Iter 3] Total (MB): Used  158  Alloctr  160  Proc 13289 

End DR iteration 3 with 4 parts

Information: Merged away 1875 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    1512
Routed  2/4 Partitions, Violations =    1715
Routed  3/4 Partitions, Violations =    2196
Routed  4/4 Partitions, Violations =    2429

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2429
        Crossing top-cell boundary : 4
        Diff net spacing : 170
        Diff net via-cut spacing : 20
        Double pattern hard mask space : 34
        End of line enclosure : 19
        Illegal track route : 817
        Less than minimum area : 192
        Local double pattern cycle : 1
        Off-grid : 290
        Same net spacing : 7
        Same net via-cut spacing : 2
        Short : 873

[Iter 4] Elapsed real time: 0:01:46 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:01:47 total=0:01:49
[Iter 4] Stage (MB): Used  134  Alloctr  134  Proc   41 
[Iter 4] Total (MB): Used  158  Alloctr  160  Proc 13289 

End DR iteration 4 with 4 parts

Information: Merged away 1770 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/4 Partitions, Violations =    1608
Routed  2/4 Partitions, Violations =    1873
Routed  3/4 Partitions, Violations =    2545
Routed  4/4 Partitions, Violations =    2588

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2588
        Crossing top-cell boundary : 2
        Diff net spacing : 193
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 39
        End of line enclosure : 26
        Illegal track route : 895
        Less than minimum area : 191
        Off-grid : 273
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 946

[Iter 5] Elapsed real time: 0:02:31 
[Iter 5] Elapsed cpu  time: sys=0:00:02 usr=0:02:33 total=0:02:36
[Iter 5] Stage (MB): Used  134  Alloctr  134  Proc   55 
[Iter 5] Total (MB): Used  158  Alloctr  160  Proc 13303 

End DR iteration 5 with 4 parts

Information: Merged away 1978 aligned/redundant DRCs. (ZRT-305)
Incremental DRC patching:
Routed  1/4 Partitions, Violations =    2330
Routed  2/4 Partitions, Violations =    2534
Routed  3/4 Partitions, Violations =    2541
Routed  4/4 Partitions, Violations =    2563

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2563
        Crossing top-cell boundary : 2
        Diff net spacing : 191
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 45
        End of line enclosure : 1
        Illegal track route : 893
        Less than minimum area : 193
        Off-grid : 273
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 942

Stop DR since reached max number of iterations

Information: Filtered 854 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:02:33 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:02:35 total=0:02:38
[DR] Stage (MB): Used   59  Alloctr   60  Proc   55 
[DR] Total (MB): Used   84  Alloctr   85  Proc 13303 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 1348 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 1215 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1215
        Crossing top-cell boundary : 2
        Diff net spacing : 59
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 14
        End of line enclosure : 1
        Illegal track route : 440
        Less than minimum area : 193
        Off-grid : 272
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 212



Total Wire Length =                    405 micron
Total Number of Contacts =             810
Total Number of Wires =                846
Total Number of PtConns =              273
Total Number of Routed Wires =       826
Total Routed Wire Length =           349 micron
Total Number of Routed Contacts =       810
        Layer               M1 :         16 micron
        Layer               M2 :        141 micron
        Layer               M3 :        112 micron
        Layer               M4 :         58 micron
        Layer               M5 :         22 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :         26
        Via        VIA45SQ_2x1 :          1
        Via     VIA34SQ_C(rot) :          1
        Via       VIA34SQ(rot) :          3
        Via          VIA3_34SQ :         86
        Via          VIA23SQ_C :          4
        Via        VIA23BAR1_C :          2
        Via            VIA23SQ :          2
        Via        VIA23_3SQ_C :        341
        Via      VIA2_33_3SQ_C :         13
        Via   VIA23SQ(rot)_1x2 :          1
        Via        VIA23SQ_2x1 :          3
        Via          VIA12SQ_C :          6
        Via     VIA12SQ_C(rot) :          9
        Via        VIA12BAR1_C :          1
        Via   VIA12BAR2_C(rot) :         29
        Via            VIA12SQ :         76
        Via       VIA12SQ(rot) :        190
        Via          VIA1_32SQ :          6
        Via          VIA12_3SQ :          3
        Via        VIA1_32_3SQ :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.62% (5 / 810 vias)
 
    Layer VIA1       =  0.00% (0      / 327     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (327     vias)
    Layer VIA2       =  1.09% (4      / 366     vias)
        Weight 1     =  1.09% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.91% (362     vias)
    Layer VIA3       =  0.00% (0      / 90      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (90      vias)
    Layer VIA4       =  3.70% (1      / 27      vias)
        Weight 1     =  3.70% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.30% (26      vias)
 
  Total double via conversion rate    =  0.62% (5 / 810 vias)
 
    Layer VIA1       =  0.00% (0      / 327     vias)
    Layer VIA2       =  1.09% (4      / 366     vias)
    Layer VIA3       =  0.00% (0      / 90      vias)
    Layer VIA4       =  3.70% (1      / 27      vias)
 
  The optimized via conversion rate based on total routed via count =  0.62% (5 / 810 vias)
 
    Layer VIA1       =  0.00% (0      / 327     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (327     vias)
    Layer VIA2       =  1.09% (4      / 366     vias)
        Weight 1     =  1.09% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.91% (362     vias)
    Layer VIA3       =  0.00% (0      / 90      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (90      vias)
    Layer VIA4       =  3.70% (1      / 27      vias)
        Weight 1     =  3.70% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.30% (26      vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1215
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SAEDRVT14_FILL16 has site unit
master SAEDRVT14_FILL2 has site unit
master SAEDRVT14_FILL3 has site unit
master SAEDRVT14_FILL32 has site unit
master SAEDRVT14_FILL4 has site unit
master SAEDRVT14_FILL5 has site unit
master SAEDRVT14_FILL64 has site unit
master SAEDRVT14_FILL_ECO_1 has site unit
master SAEDRVT14_FILL_ECO_12 has site unit
master SAEDRVT14_FILL_ECO_15 has site unit
master SAEDRVT14_FILL_ECO_18 has site unit
master SAEDRVT14_FILL_ECO_2 has site unit
master SAEDRVT14_FILL_ECO_3 has site unit
master SAEDRVT14_FILL_ECO_6 has site unit
master SAEDRVT14_FILL_ECO_9 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_2 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_3 has site unit
master SAEDRVT14_FILL_NNWIY2_2 has site unit
master SAEDRVT14_FILL_NNWIY2_3 has site unit
master SAEDRVT14_FILL_NNWSPACERY2_7 has site unit
master SAEDRVT14_FILL_NNWVDDBRKY2_3 has site unit
master SAEDRVT14_FILLP2 has site unit
master SAEDRVT14_FILLP3 has site unit
master SAEDRVT14_FILL_SPACER_7 has site unit
master SAEDRVT14_FILL_Y2_3 has site unit
 Use site unit (740)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 2 shapes out of 108 total shapes.
Cached 0 vias out of 810 total vias.
CHF: loading design...
... VT_P rule: 0.888000
... VT_N rule: 0.888000
... max group width rule: 0.888000
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SAEDRVT14_FILL16 (18 x 1), SAEDRVT14_FILL2 (4 x 1), SAEDRVT14_FILL3 (5 x 1), SAEDRVT14_FILL32 (34 x 1), SAEDRVT14_FILL4 (6 x 1), SAEDRVT14_FILL5 (7 x 1), SAEDRVT14_FILL64 (66 x 1), SAEDRVT14_FILL_ECO_1 (1 x 1), SAEDRVT14_FILL_ECO_12 (14 x 1), SAEDRVT14_FILL_ECO_15 (12 x 1), SAEDRVT14_FILL_ECO_18 (20 x 1), SAEDRVT14_FILL_ECO_2 (4 x 1), SAEDRVT14_FILL_ECO_3 (5 x 1), SAEDRVT14_FILL_ECO_6 (7 x 1), SAEDRVT14_FILL_ECO_9 (10 x 1), SAEDRVT14_FILL_NNWIV1Y2_2 (4 x 2), SAEDRVT14_FILL_NNWIV1Y2_3 (5 x 2), SAEDRVT14_FILL_NNWIY2_2 (4 x 2), SAEDRVT14_FILL_NNWIY2_3 (5 x 2), SAEDRVT14_FILL_NNWSPACERY2_7 (9 x 2), SAEDRVT14_FILL_NNWVDDBRKY2_3 (5 x 2), SAEDRVT14_FILLP2 (4 x 1), SAEDRVT14_FILLP3 (5 x 1), SAEDRVT14_FILL_SPACER_7 (9 x 2), SAEDRVT14_FILL_Y2_3 (5 x 2), 
        30% complete ...
Regular Filler Insertion Complete
... 0 of regular filler SAEDRVT14_FILL16 inserted
... 38 of regular filler SAEDRVT14_FILL2 inserted
... 0 of regular filler SAEDRVT14_FILL3 inserted
... 0 of regular filler SAEDRVT14_FILL32 inserted
... 0 of regular filler SAEDRVT14_FILL4 inserted
... 0 of regular filler SAEDRVT14_FILL5 inserted
... 0 of regular filler SAEDRVT14_FILL64 inserted
... 233 of regular filler SAEDRVT14_FILL_ECO_1 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_12 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_15 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_18 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_2 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_3 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_6 inserted
... 0 of regular filler SAEDRVT14_FILL_ECO_9 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIV1Y2_2 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIV1Y2_3 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIY2_2 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWIY2_3 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWSPACERY2_7 inserted
... 0 of regular filler SAEDRVT14_FILL_NNWVDDBRKY2_3 inserted
... 0 of regular filler SAEDRVT14_FILLP2 inserted
... 0 of regular filler SAEDRVT14_FILLP3 inserted
... 0 of regular filler SAEDRVT14_FILL_SPACER_7 inserted
... 0 of regular filler SAEDRVT14_FILL_Y2_3 inserted
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-08-16 15:32:52 / Session: 0.66 hr / Command: 0.00 hr / Memory: 1046 MB (FLW-8100)
Warning: max_routing_layer is not set in the design.
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 8.14, 7.8) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{-0.042,2.353} {0.338,2.447}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,2.954} {0.338,3.048}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,3.553} {0.338,3.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,4.154} {0.338,4.248}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.250,7.753} {4.926,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.510,7.753} {4.186,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.066,7.754} {3.446,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.770,7.754} {3.150,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.328,-0.047} {1.004,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.920,-0.047} {1.596,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 148 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 13303 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.0 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00um,0.00um,8.14um,7.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.15um
layer M2, dir Hor, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M3, dir Ver, min width = 0.034um, min space = 0.04um pitch = 0.3um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 0.06um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   33  Proc 13303 
Net statistics:
Total number of nets     = 126
Number of nets to route  = 0
Number of single or zero port nets = 64
62 nets are fully connected,
 of which 62 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 13303 
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
Average gCell capacity  0.06     on layer (1)    M1
Average gCell capacity  5.57     on layer (2)    M2
Average gCell capacity  8.57     on layer (3)    M3
Average gCell capacity  9.00     on layer (4)    M4
Average gCell capacity  8.71     on layer (5)    M5
Average gCell capacity  9.00     on layer (6)    M6
Average gCell capacity  8.71     on layer (7)    M7
Average gCell capacity  9.00     on layer (8)    M8
Average gCell capacity  8.71     on layer (9)    M9
Average gCell capacity  8.00     on layer (10)   MRDL
Average number of tracks per gCell 8.29  on layer (1)    M1
Average number of tracks per gCell 6.00  on layer (2)    M2
Average number of tracks per gCell 9.14  on layer (3)    M3
Average number of tracks per gCell 9.29  on layer (4)    M4
Average number of tracks per gCell 9.00  on layer (5)    M5
Average number of tracks per gCell 9.29  on layer (6)    M6
Average number of tracks per gCell 9.00  on layer (7)    M7
Average number of tracks per gCell 9.29  on layer (8)    M8
Average number of tracks per gCell 9.00  on layer (9)    M9
Average number of tracks per gCell 8.29  on layer (10)   MRDL
Number of gCells = 490
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   33  Alloctr   34  Proc 13303 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   33  Alloctr   34  Proc 13303 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   33  Alloctr   34  Proc 13303 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   33  Alloctr   34  Proc 13303 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~839.0000um (699 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  210  Proc 13303 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    76 Max = 9 GRCs =    31 (31.63%)
Initial. H routing: Overflow =    69 Max = 9 (GRCs =  1) GRCs =    25 (51.02%)
Initial. V routing: Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (12.24%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    56 Max = 5 (GRCs =  1) GRCs =    22 (44.90%)
Initial. M3         Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (12.24%)
Initial. M4         Overflow =    13 Max = 9 (GRCs =  1) GRCs =     3 (6.12%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri Aug 16 15:32:52 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 7 gCells x 7 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  210  Proc 13303 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    76 Max = 9 GRCs =    31 (31.63%)
phase1. H routing: Overflow =    69 Max = 9 (GRCs =  1) GRCs =    25 (51.02%)
phase1. V routing: Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (12.24%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    56 Max = 5 (GRCs =  1) GRCs =    22 (44.90%)
phase1. M3         Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (12.24%)
phase1. M4         Overflow =    13 Max = 9 (GRCs =  1) GRCs =     3 (6.12%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  210  Proc 13303 

Congestion utilization per direction:
Average vertical track utilization   = 17.28 %
Peak    vertical track utilization   = 37.50 %
Average horizontal track utilization = 19.89 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  209  Alloctr  210  Proc 13303 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 13303 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   25  Proc 13303 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13303 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    247
Routed  3/4 Partitions, Violations =    780
Routed  4/4 Partitions, Violations =    2584

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2584
        Diff net spacing : 222
        Diff net via-cut spacing : 26
        Double pattern hard mask space : 37
        End of line enclosure : 23
        Illegal track route : 781
        Less than minimum area : 201
        Off-grid : 272
        Same net via-cut spacing : 1
        Short : 1021

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 0] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 0 with 4 parts

Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    2619
Routed  2/4 Partitions, Violations =    2653
Routed  3/4 Partitions, Violations =    2649
Routed  4/4 Partitions, Violations =    2683

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2683
        Diff net spacing : 234
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 45
        End of line enclosure : 25
        Illegal track route : 801
        Less than minimum area : 202
        Less than minimum enclosed area : 2
        Local double pattern cycle : 4
        Off-grid : 280
        Same net spacing : 3
        Same net via-cut spacing : 4
        Short : 1066

[Iter 1] Elapsed real time: 0:00:35 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:35 total=0:00:36
[Iter 1] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 1] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 1 with 4 parts

Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    2658
Routed  2/4 Partitions, Violations =    2611
Routed  3/4 Partitions, Violations =    2545
Routed  4/4 Partitions, Violations =    2412

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2412
        Diff net spacing : 212
        Diff net via-cut spacing : 13
        Double pattern hard mask space : 48
        End of line enclosure : 15
        Illegal track route : 782
        Less than minimum area : 202
        Local double pattern cycle : 1
        Off-grid : 276
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 856

[Iter 2] Elapsed real time: 0:01:02 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:01:03 total=0:01:04
[Iter 2] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 2] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 2 with 4 parts

Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    2471
Routed  2/4 Partitions, Violations =    2519
Routed  3/4 Partitions, Violations =    2549
Routed  4/4 Partitions, Violations =    2689

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2689
        Crossing top-cell boundary : 2
        Diff net spacing : 238
        Diff net via-cut spacing : 23
        Double pattern hard mask space : 37
        End of line enclosure : 18
        Illegal track route : 802
        Less than minimum area : 200
        Off-grid : 292
        Same net spacing : 14
        Same net via-cut spacing : 3
        Short : 1060

[Iter 3] Elapsed real time: 0:01:34 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:35 total=0:01:37
[Iter 3] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 3] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 3 with 4 parts

Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    2711
Routed  2/4 Partitions, Violations =    2795
Routed  3/4 Partitions, Violations =    2804
Routed  4/4 Partitions, Violations =    2691

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2691
        Crossing top-cell boundary : 5
        Diff net spacing : 208
        Diff net via-cut spacing : 22
        Double pattern hard mask space : 39
        End of line enclosure : 16
        Illegal track route : 926
        Less than minimum area : 197
        Off-grid : 282
        Same net spacing : 3
        Short : 993

[Iter 4] Elapsed real time: 0:02:13 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:02:15 total=0:02:17
[Iter 4] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 4] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 4 with 4 parts

Start DR iteration 5: uniform partition
Routed  1/4 Partitions, Violations =    2795
Routed  2/4 Partitions, Violations =    2690
Routed  3/4 Partitions, Violations =    2647
Routed  4/4 Partitions, Violations =    2762

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2762
        Crossing top-cell boundary : 5
        Diff net spacing : 218
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 36
        End of line enclosure : 25
        Illegal track route : 1028
        Less than minimum area : 199
        Local double pattern cycle : 1
        Off-grid : 287
        Same net spacing : 10
        Same net via-cut spacing : 1
        Short : 933

[Iter 5] Elapsed real time: 0:03:04 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:03:07 total=0:03:11
[Iter 5] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 5] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 5 with 4 parts

Start DR iteration 6: uniform partition
Routed  1/4 Partitions, Violations =    2436
Routed  2/4 Partitions, Violations =    2423
Routed  3/4 Partitions, Violations =    2512
Routed  4/4 Partitions, Violations =    2518

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2518
        Crossing top-cell boundary : 2
        Diff net spacing : 185
        Diff net via-cut spacing : 19
        Double pattern hard mask space : 23
        End of line enclosure : 13
        Illegal track route : 772
        Less than minimum area : 205
        Off-grid : 285
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 1010

[Iter 6] Elapsed real time: 0:04:30 
[Iter 6] Elapsed cpu  time: sys=0:00:05 usr=0:04:34 total=0:04:39
[Iter 6] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 6] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 6 with 4 parts

Start DR iteration 7: uniform partition
Routed  1/4 Partitions, Violations =    2633
Routed  2/4 Partitions, Violations =    2535
Routed  3/4 Partitions, Violations =    2535
Routed  4/4 Partitions, Violations =    2705

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2705
        Diff net spacing : 243
        Diff net via-cut spacing : 24
        Double pattern hard mask space : 34
        End of line enclosure : 24
        Illegal track route : 793
        Less than minimum area : 198
        Less than minimum width : 2
        Local double pattern cycle : 1
        Off-grid : 284
        Protrusion length : 1
        Same net spacing : 6
        Same net via-cut spacing : 2
        Short : 1093

[Iter 7] Elapsed real time: 0:05:45 
[Iter 7] Elapsed cpu  time: sys=0:00:06 usr=0:05:50 total=0:05:56
[Iter 7] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 7] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 7 with 4 parts

Start DR iteration 8: uniform partition
Routed  1/6 Partitions, Violations =    2479
Routed  2/6 Partitions, Violations =    2463
Routed  3/6 Partitions, Violations =    2498
Routed  4/6 Partitions, Violations =    2526
Routed  5/6 Partitions, Violations =    2528
Routed  6/6 Partitions, Violations =    2530

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2530
        Crossing top-cell boundary : 4
        Diff net spacing : 210
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 37
        End of line enclosure : 29
        Illegal track route : 781
        Less than minimum area : 195
        Off-grid : 274
        Same net via-cut spacing : 1
        Short : 983

[Iter 8] Elapsed real time: 0:07:23 
[Iter 8] Elapsed cpu  time: sys=0:00:08 usr=0:07:29 total=0:07:37
[Iter 8] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 8] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 8 with 6 parts

Start DR iteration 9: uniform partition
Routed  1/9 Partitions, Violations =    2634
Routed  2/9 Partitions, Violations =    2655
Routed  3/9 Partitions, Violations =    2659
Routed  4/9 Partitions, Violations =    2548
Routed  5/9 Partitions, Violations =    2554
Routed  6/9 Partitions, Violations =    2538
Routed  7/9 Partitions, Violations =    2519
Routed  8/9 Partitions, Violations =    2524
Routed  9/9 Partitions, Violations =    2524

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2524
        Crossing top-cell boundary : 6
        Diff net spacing : 191
        Diff net via-cut spacing : 17
        Double pattern hard mask space : 30
        End of line enclosure : 16
        Illegal track route : 822
        Less than minimum area : 206
        Off-grid : 287
        Same net spacing : 6
        Same net via-cut spacing : 1
        Short : 942

[Iter 9] Elapsed real time: 0:09:26 
[Iter 9] Elapsed cpu  time: sys=0:00:10 usr=0:09:34 total=0:09:44
[Iter 9] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 9] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 9 with 9 parts

Start DR iteration 10: uniform partition
Routed  1/4 Partitions, Violations =    2531
Routed  2/4 Partitions, Violations =    2531
Routed  3/4 Partitions, Violations =    2708
Routed  4/4 Partitions, Violations =    2710

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2710
        Crossing top-cell boundary : 5
        Diff net spacing : 210
        Diff net via-cut spacing : 32
        Double pattern hard mask space : 42
        End of line enclosure : 24
        Illegal track route : 810
        Less than minimum area : 199
        Off-grid : 272
        Same net spacing : 3
        Same net via-cut spacing : 2
        Short : 1111

[Iter 10] Elapsed real time: 0:09:52 
[Iter 10] Elapsed cpu  time: sys=0:00:11 usr=0:10:00 total=0:10:11
[Iter 10] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 10] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 10 with 4 parts

Start DR iteration 11: uniform partition
Routed  1/4 Partitions, Violations =    2545
Routed  2/4 Partitions, Violations =    2605
Routed  3/4 Partitions, Violations =    2585
Routed  4/4 Partitions, Violations =    2604

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2604
        Crossing top-cell boundary : 7
        Diff net spacing : 222
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 29
        End of line enclosure : 28
        Illegal track route : 824
        Less than minimum area : 196
        Off-grid : 279
        Same net spacing : 14
        Same net via-cut spacing : 2
        Short : 987

[Iter 11] Elapsed real time: 0:10:36 
[Iter 11] Elapsed cpu  time: sys=0:00:12 usr=0:10:45 total=0:10:57
[Iter 11] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 11] Total (MB): Used   99  Alloctr  100  Proc 13303 

End DR iteration 11 with 4 parts

Stop DR since not converging

Information: Filtered 901 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:10:36 
[DR] Elapsed cpu  time: sys=0:00:12 usr=0:10:45 total=0:10:57
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   25  Alloctr   25  Proc 13303 
[DR: Done] Elapsed real time: 0:10:36 
[DR: Done] Elapsed cpu  time: sys=0:00:12 usr=0:10:45 total=0:10:57
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   25  Alloctr   25  Proc 13303 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 1336 aligned/redundant DRCs. (ZRT-305)

DR finished with 1268 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1268
        Crossing top-cell boundary : 6
        Diff net spacing : 59
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 11
        End of line enclosure : 28
        Illegal track route : 450
        Less than minimum area : 196
        Off-grid : 276
        Same net spacing : 7
        Same net via-cut spacing : 2
        Short : 217



Total Wire Length =                    407 micron
Total Number of Contacts =             856
Total Number of Wires =                875
Total Number of PtConns =              307
Total Number of Routed Wires =       854
Total Routed Wire Length =           352 micron
Total Number of Routed Contacts =       856
        Layer               M1 :         12 micron
        Layer               M2 :        139 micron
        Layer               M3 :        106 micron
        Layer               M4 :         67 micron
        Layer               M5 :         28 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :         40
        Via     VIA34SQ_C(rot) :        115
        Via          VIA34LG_C :          1
        Via       VIA34SQ(rot) :          2
        Via     VIA3_34SQ(rot) :          2
        Via          VIA23SQ_C :        303
        Via        VIA23BAR1_C :          1
        Via            VIA23SQ :          2
        Via        VIA2_33SQ_C :         17
        Via        VIA23_3SQ_C :         34
        Via      VIA2_33_3SQ_C :          8
        Via   VIA23SQ(rot)_1x2 :          1
        Via          VIA12SQ_C :          2
        Via     VIA12SQ_C(rot) :          4
        Via        VIA12BAR1_C :          2
        Via   VIA12BAR2_C(rot) :         33
        Via            VIA12SQ :         12
        Via       VIA12SQ(rot) :        194
        Via          VIA1_32SQ :         10
        Via          VIA12_3SQ :         58
        Via        VIA1_32_3SQ :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.12% (1 / 856 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.27% (1      / 366     vias)
        Weight 1     =  0.27% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.73% (365     vias)
    Layer VIA3       =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
    Layer VIA4       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 
  Total double via conversion rate    =  0.12% (1 / 856 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
    Layer VIA2       =  0.27% (1      / 366     vias)
    Layer VIA3       =  0.00% (0      / 120     vias)
    Layer VIA4       =  0.00% (0      / 40      vias)
 
  The optimized via conversion rate based on total routed via count =  0.12% (1 / 856 vias)
 
    Layer VIA1       =  0.00% (0      / 330     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (330     vias)
    Layer VIA2       =  0.27% (1      / 366     vias)
        Weight 1     =  0.27% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.73% (365     vias)
    Layer VIA3       =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
    Layer VIA4       =  0.00% (0      / 40      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (40      vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1268
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-08-16 15:43:29 / Session: 0.84 hr / Command: 0.18 hr / Memory: 1046 MB (FLW-8100)
Warning: No net objects matched 'all' (SEL-004)
**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 8.14, 7.8) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{-0.042,2.353} {0.338,2.447}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,2.954} {0.338,3.048}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,3.553} {0.338,3.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,4.154} {0.338,4.248}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.250,7.753} {4.926,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.510,7.753} {4.186,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.066,7.754} {3.446,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.770,7.754} {3.150,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.328,-0.047} {1.004,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.920,-0.047} {1.596,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 148 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.53 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13303 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA1_32LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA12_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA12_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG_C(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3SQ(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR1(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3BAR2(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG    -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

  VIA1_32_3LG(r) -> VIA12SQ_2x1    VIA12SQ_1x2(r) VIA12BAR2_C_2x1    VIA12SQ_C_2x1   
                   VIA12BAR2_C_1x2(r) VIA12SQ_C_1x2(r) VIA12LG_C_2x1    VIA12BAR1_C_2x1   
                   VIA12LG_C_1x2(r) VIA12BAR1_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 81 out of 396 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   39  Alloctr   40  Proc 13303 

Begin Redundant via insertion ...

Routed  1/1 Partitions, Violations =    2480

RedundantVia finished with 2480 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2480
        Crossing top-cell boundary : 7
        Diff net spacing : 208
        Diff net via-cut spacing : 16
        Double pattern hard mask space : 29
        End of line enclosure : 4
        Illegal track route : 805
        Less than minimum area : 197
        Off-grid : 279
        Same net spacing : 15
        Same net via-cut spacing : 2
        Short : 918


Total Wire Length =                    398 micron
Total Number of Contacts =             854
Total Number of Wires =                858
Total Number of PtConns =              280
Total Number of Routed Wires =       852
Total Routed Wire Length =           348 micron
Total Number of Routed Contacts =       854
        Layer               M1 :         12 micron
        Layer               M2 :        136 micron
        Layer               M3 :        107 micron
        Layer               M4 :         66 micron
        Layer               M5 :         27 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :          3
        Via        VIA45SQ_1x2 :          8
        Via   VIA45SQ(rot)_2x1 :          2
        Via   VIA45SQ(rot)_1x2 :          2
        Via        VIA45SQ_2x1 :         25
        Via     VIA34SQ_C(rot) :        115
        Via          VIA34LG_C :          1
        Via       VIA34SQ(rot) :          2
        Via     VIA3_34SQ(rot) :          2
        Via          VIA23SQ_C :        253
        Via        VIA23BAR1_C :          1
        Via            VIA23SQ :          1
        Via        VIA2_33SQ_C :         10
        Via        VIA23_3SQ_C :         18
        Via      VIA2_33_3SQ_C :          6
        Via   VIA23SQ(rot)_1x2 :         30
        Via        VIA23SQ_2x1 :         45
        Via          VIA12SQ_C :          2
        Via     VIA12SQ_C(rot) :          4
        Via        VIA12BAR1_C :          2
        Via   VIA12BAR2_C(rot) :         33
        Via            VIA12SQ :         12
        Via       VIA12SQ(rot) :        194
        Via          VIA1_32SQ :          9
        Via          VIA12_3SQ :         58
        Via        VIA1_32_3SQ :         15
        Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 13.23% (113 / 854 vias)
 
    Layer VIA1       =  0.30% (1      / 330     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (329     vias)
    Layer VIA2       = 20.60% (75     / 364     vias)
        Weight 1     = 20.60% (75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 79.40% (289     vias)
    Layer VIA3       =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
    Layer VIA4       = 92.50% (37     / 40      vias)
        Weight 1     = 92.50% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.50% (3       vias)
 
  Total double via conversion rate    = 13.23% (113 / 854 vias)
 
    Layer VIA1       =  0.30% (1      / 330     vias)
    Layer VIA2       = 20.60% (75     / 364     vias)
    Layer VIA3       =  0.00% (0      / 120     vias)
    Layer VIA4       = 92.50% (37     / 40      vias)
 
  The optimized via conversion rate based on total routed via count = 13.23% (113 / 854 vias)
 
    Layer VIA1       =  0.30% (1      / 330     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (329     vias)
    Layer VIA2       = 20.60% (75     / 364     vias)
        Weight 1     = 20.60% (75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 79.40% (289     vias)
    Layer VIA3       =  0.00% (0      / 120     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (120     vias)
    Layer VIA4       = 92.50% (37     / 40      vias)
        Weight 1     = 92.50% (37      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.50% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   74  Alloctr   75  Proc    0 
[RedundantVia] Total (MB): Used   99  Alloctr  100  Proc 13303 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  100  Proc 13303 
Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/4 Partitions, Violations =    2480
Routed  2/4 Partitions, Violations =    2556
Routed  3/4 Partitions, Violations =    2554
Routed  4/4 Partitions, Violations =    2605

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2605
        Crossing top-cell boundary : 4
        Diff net spacing : 217
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 27
        End of line enclosure : 13
        Illegal track route : 820
        Less than minimum area : 206
        Less than minimum width : 2
        Off-grid : 277
        Same net spacing : 6
        Same net via-cut spacing : 3
        Short : 1009

[Iter 1] Elapsed real time: 0:00:21 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 1] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 1] Total (MB): Used  158  Alloctr  160  Proc 13303 

End DR iteration 1 with 4 parts

Information: Merged away 2027 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/4 Partitions, Violations =    1634
Routed  2/4 Partitions, Violations =    2488
Routed  3/4 Partitions, Violations =    2495
Routed  4/4 Partitions, Violations =    2536

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2536
        Crossing top-cell boundary : 2
        Diff net spacing : 201
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 26
        End of line enclosure : 24
        Illegal track route : 788
        Less than minimum area : 200
        Off-grid : 286
        Same net spacing : 11
        Same net via-cut spacing : 1
        Short : 976

[Iter 2] Elapsed real time: 0:00:44 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[Iter 2] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 2] Total (MB): Used  158  Alloctr  160  Proc 13303 

End DR iteration 2 with 4 parts

Information: Merged away 1953 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/4 Partitions, Violations =    1401
Routed  2/4 Partitions, Violations =    1554
Routed  3/4 Partitions, Violations =    1996
Routed  4/4 Partitions, Violations =    2642

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2642
        Crossing top-cell boundary : 2
        Diff net spacing : 225
        Diff net via-cut spacing : 25
        Double pattern hard mask space : 41
        End of line enclosure : 22
        Illegal track route : 781
        Less than minimum area : 199
        Off-grid : 287
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 1057

[Iter 3] Elapsed real time: 0:01:15 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:01:16 total=0:01:17
[Iter 3] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 3] Total (MB): Used  158  Alloctr  160  Proc 13303 

End DR iteration 3 with 4 parts

Information: Merged away 2063 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/4 Partitions, Violations =    1514
Routed  2/4 Partitions, Violations =    1774
Routed  3/4 Partitions, Violations =    2153
Routed  4/4 Partitions, Violations =    2658

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2658
        Crossing top-cell boundary : 4
        Diff net spacing : 219
        Diff net via-cut spacing : 21
        Double pattern hard mask space : 21
        End of line enclosure : 33
        Illegal track route : 867
        Less than minimum area : 201
        Off-grid : 290
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 998

[Iter 4] Elapsed real time: 0:01:59 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:02:00 total=0:02:02
[Iter 4] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 4] Total (MB): Used  158  Alloctr  160  Proc 13303 

End DR iteration 4 with 4 parts

Information: Merged away 2032 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/4 Partitions, Violations =    1709
Routed  2/4 Partitions, Violations =    1967
Routed  3/4 Partitions, Violations =    2473
Routed  4/4 Partitions, Violations =    2785

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2785
        Crossing top-cell boundary : 8
        Diff net spacing : 227
        Diff net via-cut spacing : 23
        Double pattern hard mask space : 36
        End of line enclosure : 21
        Illegal track route : 924
        Less than minimum area : 200
        Local double pattern cycle : 1
        Off-grid : 288
        Same net spacing : 4
        Same net via-cut spacing : 2
        Short : 1051

[Iter 5] Elapsed real time: 0:02:54 
[Iter 5] Elapsed cpu  time: sys=0:00:02 usr=0:02:56 total=0:02:59
[Iter 5] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 5] Total (MB): Used  158  Alloctr  160  Proc 13303 

End DR iteration 5 with 4 parts

Information: Merged away 2204 aligned/redundant DRCs. (ZRT-305)
Incremental DRC patching:
Routed  1/4 Partitions, Violations =    2479
Routed  2/4 Partitions, Violations =    2688
Routed  3/4 Partitions, Violations =    2728
Routed  4/4 Partitions, Violations =    2753

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2753
        Crossing top-cell boundary : 8
        Diff net spacing : 224
        Diff net via-cut spacing : 23
        Double pattern hard mask space : 36
        End of line enclosure : 1
        Illegal track route : 917
        Less than minimum area : 200
        Local double pattern cycle : 1
        Off-grid : 284
        Same net spacing : 4
        Same net via-cut spacing : 2
        Short : 1053

Stop DR since reached max number of iterations

Information: Filtered 953 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:02:56 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:02:58 total=0:03:01
[DR] Stage (MB): Used   59  Alloctr   60  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 13303 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 1492 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 1261 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1261
        Crossing top-cell boundary : 7
        Diff net spacing : 51
        Diff net via-cut spacing : 23
        Double pattern hard mask space : 12
        End of line enclosure : 1
        Illegal track route : 451
        Less than minimum area : 200
        Local double pattern cycle : 1
        Off-grid : 281
        Same net spacing : 4
        Same net via-cut spacing : 2
        Short : 228



Total Wire Length =                    396 micron
Total Number of Contacts =             821
Total Number of Wires =                836
Total Number of PtConns =              267
Total Number of Routed Wires =       807
Total Routed Wire Length =           344 micron
Total Number of Routed Contacts =       821
        Layer               M1 :         10 micron
        Layer               M2 :        147 micron
        Layer               M3 :        118 micron
        Layer               M4 :         53 micron
        Layer               M5 :         16 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :         17
        Via        VIA45SQ_2x1 :          1
        Via     VIA34SQ_C(rot) :          2
        Via        VIA34BAR2_C :          1
        Via          VIA3_34SQ :         83
        Via          VIA23SQ_C :         18
        Via        VIA23BAR1_C :          2
        Via        VIA23_3SQ_C :        350
        Via      VIA2_33_3SQ_C :         12
        Via   VIA23SQ(rot)_1x2 :          3
        Via        VIA23SQ_2x1 :          4
        Via          VIA12SQ_C :          2
        Via     VIA12SQ_C(rot) :          5
        Via   VIA12BAR2_C(rot) :         35
        Via            VIA12SQ :         77
        Via       VIA12SQ(rot) :        198
        Via          VIA1_32SQ :          6
        Via          VIA12_3SQ :          2
        Via        VIA1_32_3SQ :          2
        Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  1.10% (9 / 821 vias)
 
    Layer VIA1       =  0.30% (1      / 328     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (327     vias)
    Layer VIA2       =  1.80% (7      / 389     vias)
        Weight 1     =  1.80% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.20% (382     vias)
    Layer VIA3       =  0.00% (0      / 86      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (86      vias)
    Layer VIA4       =  5.56% (1      / 18      vias)
        Weight 1     =  5.56% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (17      vias)
 
  Total double via conversion rate    =  1.10% (9 / 821 vias)
 
    Layer VIA1       =  0.30% (1      / 328     vias)
    Layer VIA2       =  1.80% (7      / 389     vias)
    Layer VIA3       =  0.00% (0      / 86      vias)
    Layer VIA4       =  5.56% (1      / 18      vias)
 
  The optimized via conversion rate based on total routed via count =  1.10% (9 / 821 vias)
 
    Layer VIA1       =  0.30% (1      / 328     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (327     vias)
    Layer VIA2       =  1.80% (7      / 389     vias)
        Weight 1     =  1.80% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.20% (382     vias)
    Layer VIA3       =  0.00% (0      / 86      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (86      vias)
    Layer VIA4       =  5.56% (1      / 18      vias)
        Weight 1     =  5.56% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (17      vias)
 

Total number of nets = 126
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1261
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'decoder6_64:decoder6_64.design'

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 2 shapes out of 96 total shapes.
Cached 0 vias out of 821 total vias.

check_legality for block design decoder6_64 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (25 fillers) from library
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design decoder6_64 succeeded!


check_legality succeeded.

**************************

**** updating default width (600) to minimum track width (340) on layer M4 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M4. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M5 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M5. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M6 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M6. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M7 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M7. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M8 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M8. (ZRT-719)
**** updating default width (600) to minimum track width (340) on layer M9 ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer M9. (ZRT-719)
**** updating default width (20000) to minimum track width (340) on layer MRDL ***
Warning: Could not find corresponding default via contactCode on lower layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Could not find corresponding default via contactCode on upper layer enclosure of cut layer to match the track width constraint 0.034 on layer MRDL. (ZRT-719)
Warning: Unsupported tech file value:  M4:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M4:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M5:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M6:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M7:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M8:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  M9:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 0.060000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  yDefaultWidth = 0.034000.  yDefaultWidth is less than minimum width.  Increasing yDefaultWidth value to 2.000000. (ZRT-091)
Warning: Unsupported tech file value:  MRDL:  xDefaultWidth = 0.034000.  xDefaultWidth is less than minimum width.  Increasing xDefaultWidth value to 2.000000. (ZRT-091)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: The step 0.06 of horizontal track TRACK_0 is less than the pitch 0.15 of layer M1. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_1 is less than the pitch 0.3 of layer M2. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_2 is less than the pitch 0.12 of layer M4. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_3 is less than the pitch 0.12 of layer M6. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_4 is less than the pitch 0.12 of layer M8. (ZRT-642)
Warning: The step 0.06 of horizontal track TRACK_5 is less than the pitch 0.6 of layer MRDL. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_6 is less than the pitch 0.3 of layer M3. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_7 is less than the pitch 0.12 of layer M5. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_8 is less than the pitch 0.12 of layer M7. (ZRT-642)
Warning: The step 0.074 of vertical track TRACK_9 is less than the pitch 0.12 of layer M9. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer M2. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 48 vertical tracks are found in area (0, 0, 8.14, 7.8) of layer M3. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: 50 horizontal tracks are found in area (0, 0, 8.14, 7.8) of layer MRDL. The quantity of tracks is unreasonably high. (ZRT-642)
Warning: Port en of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port A[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[63] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[62] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[61] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[60] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[59] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[58] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[57] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[56] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[55] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[54] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[53] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[52] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[51] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[50] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[49] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[48] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[47] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[46] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[45] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[44] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[43] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[42] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[41] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[40] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[39] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[38] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[37] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[36] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[35] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[34] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[33] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[32] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[31] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[30] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[29] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[28] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[27] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[26] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[25] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[24] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[23] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[22] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[21] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[20] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[19] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[18] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[17] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[16] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[15] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[14] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[13] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[12] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[11] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[10] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[9] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[8] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[7] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[6] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[5] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[4] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[3] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[2] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[1] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port Y[0] of cell decoder6_64
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 71 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VDD at {{-0.042,2.353} {0.338,2.447}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,2.954} {0.338,3.048}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{-0.042,3.553} {0.338,3.647}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{-0.042,4.154} {0.338,4.248}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{4.250,7.753} {4.926,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.510,7.753} {4.186,7.847}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{3.066,7.754} {3.446,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VSS at {{2.770,7.754} {3.150,7.848}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.328,-0.047} {1.004,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VDD at {{0.920,-0.047} {1.596,0.047}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 148 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.30 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.30 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 126 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   24  Alloctr   25  Proc 13303 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    2708

Check local double pattern cycle DRC:
Checked 1/1 Partitions, Violations =    2708
Information: Filtered 913 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   99  Alloctr  100  Proc 13303 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 1448 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1260
        Crossing top-cell boundary : 7
        Diff net spacing : 51
        Diff net via-cut spacing : 23
        Double pattern hard mask space : 12
        End of line enclosure : 1
        Illegal track route : 451
        Less than minimum area : 200
        Local double pattern cycle : 1
        Off-grid : 280
        Same net spacing : 4
        Same net via-cut spacing : 2
        Short : 228


Total Wire Length =                    396 micron
Total Number of Contacts =             821
Total Number of Wires =                820
Total Number of PtConns =              279
Total Number of Routed Wires =       810
Total Routed Wire Length =           345 micron
Total Number of Routed Contacts =       821
        Layer               M1 :         10 micron
        Layer               M2 :        147 micron
        Layer               M3 :        118 micron
        Layer               M4 :         53 micron
        Layer               M5 :         16 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via       VIA45SQ(rot) :         17
        Via        VIA45SQ_2x1 :          1
        Via     VIA34SQ_C(rot) :          2
        Via        VIA34BAR2_C :          1
        Via          VIA3_34SQ :         83
        Via          VIA23SQ_C :         18
        Via        VIA23BAR1_C :          2
        Via        VIA23_3SQ_C :        350
        Via      VIA2_33_3SQ_C :         12
        Via   VIA23SQ(rot)_1x2 :          3
        Via        VIA23SQ_2x1 :          4
        Via          VIA12SQ_C :          2
        Via     VIA12SQ_C(rot) :          5
        Via   VIA12BAR2_C(rot) :         35
        Via            VIA12SQ :         77
        Via       VIA12SQ(rot) :        198
        Via          VIA1_32SQ :          6
        Via          VIA12_3SQ :          2
        Via        VIA1_32_3SQ :          2
        Via   VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  1.10% (9 / 821 vias)
 
    Layer VIA1       =  0.30% (1      / 328     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (327     vias)
    Layer VIA2       =  1.80% (7      / 389     vias)
        Weight 1     =  1.80% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.20% (382     vias)
    Layer VIA3       =  0.00% (0      / 86      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (86      vias)
    Layer VIA4       =  5.56% (1      / 18      vias)
        Weight 1     =  5.56% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (17      vias)
 
  Total double via conversion rate    =  1.10% (9 / 821 vias)
 
    Layer VIA1       =  0.30% (1      / 328     vias)
    Layer VIA2       =  1.80% (7      / 389     vias)
    Layer VIA3       =  0.00% (0      / 86      vias)
    Layer VIA4       =  5.56% (1      / 18      vias)
 
  The optimized via conversion rate based on total routed via count =  1.10% (9 / 821 vias)
 
    Layer VIA1       =  0.30% (1      / 328     vias)
        Weight 1     =  0.30% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.70% (327     vias)
    Layer VIA2       =  1.80% (7      / 389     vias)
        Weight 1     =  1.80% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.20% (382     vias)
    Layer VIA3       =  0.00% (0      / 86      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (86      vias)
    Layer VIA4       =  5.56% (1      / 18      vias)
        Weight 1     =  5.56% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (17      vias)
 


Verify Summary:

Total number of nets = 126, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1260
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Overall runtime: 0 seconds.
STARTING
STARTING
STARTING
Num filler cells found = 410, skipped = 0

Start to run ICV ...
Running new impl for popen..
............................................. 1% complete [0:00:03]
............................................. 1% complete [0:00:03]
............................................. 3% complete [0:00:10]
............................................. 5% complete [0:00:10]
............................................. 10% complete [0:00:12]
............................................. 15% complete [0:00:12]
............................................. 20% complete [0:00:12]
............................................. 30% complete [0:00:12]
............................................. 35% complete [0:00:12]
............................................. 40% complete [0:00:12]
............................................. 45% complete [0:00:12]
............................................. 50% complete [0:00:12]
............................................. 60% complete [0:00:12]
............................................. 65% complete [0:00:12]
............................................. 70% complete [0:00:12]
............................................. 80% complete [0:00:13]
............................................. 90% complete [0:00:13]
........................................Updated tech file has been written at: /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/work/signoff_check_drc_run/tech.tf

ICV is done!
For more details see /home/sv1/K21_CLC/thai/decoder6_64/decoder6_64_icc2/work/signoff_check_drc_run/signoff_check_drc.log
Overall engine Time=0:00:19 Highest command Mem=1.070 GB

-------------------------------------------------------------------------------
Rule:             M1.S.1.2 Minimum notch must be 0.055               18 errors
Rule:          M1.S.1: Minimum M1 spacing must be 0.03                9 errors
Rule:    M2.A.2: M2 minimum enclosed area must be 0.04                2 errors
Rule:             M2.S.1.2 Minimum notch must be 0.055              396 errors
Rule:          M2.S.1: Minimum M2 spacing must be 0.03               64 errors
Rule: M2.S.2: Minimum spacing if metal width of one of lines > 0.058 and  their parallel run length > 0.07 must be 0.06               6 errors
Rule: M2.S.3: Minimum spacing if metal width of one of lines > 0.06 and  their parallel run length > 0.07 must be 0.065               6 errors
Rule:             M3.S.1.2 Minimum notch must be 0.055              271 errors
Rule:          M3.S.1: Minimum M3 spacing must be 0.03               34 errors
Rule: M3.S.2: Minimum spacing if metal width of one of lines > 0.058 and  their parallel run length > 0.07 must be 0.06               8 errors
Rule: M3.S.3: Minimum spacing if metal width of one of lines > 0.06 and  their parallel run length > 0.07 must be 0.065               8 errors
Rule:              M4.S.1.2 Minimum notch must be 0.04              221 errors
Rule: M4.S.2: Minimum M4 spacing when width is > 0.2 must be 0.06                    61 errors
Rule: M4.W.1: M4 width must be  0.06 , 0.08 , 0.10, 0.12, 0.16 or > 0.2             364 errors
Rule:              M5.S.1.2 Minimum notch must be 0.04               42 errors
Rule: M5.S.2: Minimum m5 spacing when widht is > 0.2 must be 0.06                     3 errors
Rule: M5.W.1: m5 width must be  0.06 , 0.08 , 0.10, 0.12, 0.16 or > 0.2              45 errors
Rule: VIA1.S.1: Minimum center to center spacing of VIA1SQ to VIA1SQ: 0.074                   1 error
Rule: VIA1.S.2: Minimum spacing of VIA1SQ to VIA1BAR or VIA1LG  must be 0.08                 77 errors
Rule: VIA1.W.1 VIA1.W.2 VIA1.W.3 VIA1.W.4: VIA1 must be square with 0.03 or 0.06 width and length or VIA1 must be rectangular with length 0.06 and width 0.03                 1 error
Rule: VIA2.S.1: Minimum center to center spacing of VIA2SQ to VIA2SQ: 0.074                   2 errors
Rule: VIA3.S.1: Minimum center to center spacing of VIA3SQ to VIA3SQ: 0.15                    3 errors
-------------------------------------------------------------------------------

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Warning: No valid clocks available in mode 'decoder6_64'. Setting clock frequency to 1 GHz. (POW-034)
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design decoder6_64 has 126 nets, 0 global routed, 60 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The stitching and editing of coupling caps is turned OFF for design 'decoder6_64:decoder6_64.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: extract design decoder6_64
Information: The RC mode used is RDE for design 'decoder6_64'. (NEX-022)
Information: The stitching and editing of coupling caps is turned OFF for design 'decoder6_64:decoder6_64.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: write corner ID 0 parasitics to ../results/decoder6_64.spef.decoder6_64.tlup_max_25.spef.gz 
spefName ../results/decoder6_64.spef.decoder6_64.tlup_max_25.spef.gz, corner name slow 
NEX: write corner ID 1 parasitics to ../results/decoder6_64.spef.decoder6_64.tlup_min_25.spef.gz 
spefName ../results/decoder6_64.spef.decoder6_64.tlup_min_25.spef.gz, corner name fast 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: Design Average RC for design decoder6_64  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.108311 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.467692 ohm/um, via_r = 0.420672 ohm/cut, c = 0.115468 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: write_parasitics command finished
****************************************
Report : Reporting Mismatches
Version: U-2022.12-SP3
Date   : Fri Aug 16 15:46:58 2024
****************************************

==============================
Library : saed14rvt_tt0p8v25c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_logical_port             23            23        0
lib_missing_physical_port            1             1         0
****************************************
Report : Reporting Mismatches
Version: U-2022.12-SP3
Date   : Fri Aug 16 15:46:58 2024
****************************************

==============================
Library : saed14rvt_tt0p8v25c
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
lib_missing_logical_port             23            23        0
lib_missing_physical_port            1             1         0
1
icc2_shell> ::ICV::executeVue
 + VUE INFO: VuePortNumber = 2448

33658
icc2_shell> 
 + VUE INFO: Connected successfully!

 + VUE INFO: The library is open.

icc2_shell> exit
Maximum memory usage for this session: 1045.79 MB
Maximum memory usage for this session including child processes: 1621.07 MB
CPU usage for this session:   2985 seconds (  0.83 hours)
Elapsed time for this session:   3494 seconds (  0.97 hours)
Thank you for using IC Compiler II.

