$date
	Fri Feb 10 18:13:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! TC $end
$var wire 4 " Q [3:0] $end
$var wire 1 # CEO $end
$var reg 1 $ R $end
$var reg 1 % ce $end
$var reg 1 & clk $end
$scope module subCntr1 $end
$var wire 1 # CEO $end
$var wire 1 $ R $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 1 ! TC $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
1%
0$
0#
b0 "
0!
$end
#10
b1 "
b1 '
1&
#20
0&
#30
b11 "
b11 '
1&
#40
0&
#50
b111 "
b111 '
1&
#60
0&
#70
1#
1!
b1111 "
b1111 '
1&
#80
0&
#90
0#
0!
b1110 "
b1110 '
1&
#100
0&
#110
b1100 "
b1100 '
1&
#120
0&
#130
b1000 "
b1000 '
1&
#140
0&
#150
b0 "
b0 '
1&
#160
0&
#170
b1 "
b1 '
1&
#180
0&
#190
b11 "
b11 '
1&
#200
0&
#210
b111 "
b111 '
1&
#220
0&
#230
1#
1!
b1111 "
b1111 '
1&
#240
0&
#250
0#
0!
b1110 "
b1110 '
1&
#260
0&
#270
b1100 "
b1100 '
1&
#280
0&
#290
b1000 "
b1000 '
1&
#300
0&
#310
b0 "
b0 '
1&
#320
0&
