

================================================================
== Vivado HLS Report for 'operations_top_accel'
================================================================
* Date:           Thu Sep 16 14:02:35 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operations
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.796|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  131|    1|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_matmul_float_2_2_s_fu_134  |matmul_float_2_2_s  |   93|   93|   93|   93|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   36|   36|        18|          -|          -|     2|    no    |
        | + Loop 1.1  |   16|   16|         8|          -|          -|     2|    no    |
        |- Loop 2     |   36|   36|        18|          -|          -|     2|    no    |
        | + Loop 2.1  |   16|   16|         8|          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   110|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      7|    648|  1293|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   257|
|Register         |        -|      -|    143|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      7|    791|  1660|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     17|      4|    20|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+-----+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+----------------------+---------+-------+-----+-----+
    |grp_matmul_float_2_2_s_fu_134  |matmul_float_2_2_s    |        0|      5|  443|  903|
    |operations_top_acbkb_U8        |operations_top_acbkb  |        0|      2|  205|  390|
    +-------------------------------+----------------------+---------+-------+-----+-----+
    |Total                          |                      |        0|      7|  648| 1293|
    +-------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_165_p2                    |     +    |      0|  0|  10|           2|           1|
    |i_fu_216_p2                      |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_189_p2                    |     +    |      0|  0|  10|           2|           1|
    |j_fu_240_p2                      |     +    |      0|  0|  10|           2|           1|
    |tmp_4_fu_250_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_5_fu_199_p2                  |     +    |      0|  0|  13|           4|           4|
    |exitcond1_i_fu_210_p2            |   icmp   |      0|  0|   9|           2|           3|
    |exitcond1_i_i_fu_159_p2          |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_i_fu_234_p2             |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_i_i_fu_183_p2           |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 110|          25|          25|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |a_ce0          |    9|          2|    1|          2|
    |ap_NS_fsm      |  101|         21|    1|         21|
    |b_ce0          |    9|          2|    1|          2|
    |c_address0     |   15|          3|    2|          6|
    |grp_fu_144_p1  |   15|          3|   32|         96|
    |i_i_i_reg_90   |    9|          2|    2|          4|
    |i_i_reg_112    |    9|          2|    2|          4|
    |j_i_i_reg_101  |    9|          2|    2|          4|
    |j_i_reg_123    |    9|          2|    2|          4|
    |res_address0   |   27|          5|    2|         10|
    |res_ce0        |   15|          3|    1|          3|
    |res_d0         |   15|          3|   32|         96|
    |res_we0        |   15|          3|    1|          3|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  257|         53|   81|        255|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  20|   0|   20|          0|
    |grp_matmul_float_2_2_s_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_267                                 |   2|   0|    2|          0|
    |i_i_i_reg_90                                |   2|   0|    2|          0|
    |i_i_reg_112                                 |   2|   0|    2|          0|
    |i_reg_303                                   |   2|   0|    2|          0|
    |j_1_reg_280                                 |   2|   0|    2|          0|
    |j_i_i_reg_101                               |   2|   0|    2|          0|
    |j_i_reg_123                                 |   2|   0|    2|          0|
    |j_reg_316                                   |   2|   0|    2|          0|
    |reg_148                                     |  32|   0|   32|          0|
    |reg_154                                     |  32|   0|   32|          0|
    |res_addr_1_reg_290                          |   2|   0|    2|          0|
    |res_load_reg_295                            |  32|   0|   32|          0|
    |tmp_1_cast_reg_308                          |   2|   0|    4|          2|
    |tmp_3_cast_reg_272                          |   2|   0|    4|          2|
    |tmp_4_cast_reg_321                          |   4|   0|   64|         60|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 143|   0|  207|         64|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | operations_top_accel | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | operations_top_accel | return value |
|ap_start      |  in |    1| ap_ctrl_hs | operations_top_accel | return value |
|ap_done       | out |    1| ap_ctrl_hs | operations_top_accel | return value |
|ap_idle       | out |    1| ap_ctrl_hs | operations_top_accel | return value |
|ap_ready      | out |    1| ap_ctrl_hs | operations_top_accel | return value |
|selection     |  in |   32|   ap_none  |       selection      |    scalar    |
|a_address0    | out |    2|  ap_memory |           a          |     array    |
|a_ce0         | out |    1|  ap_memory |           a          |     array    |
|a_q0          |  in |   32|  ap_memory |           a          |     array    |
|b_address0    | out |    2|  ap_memory |           b          |     array    |
|b_ce0         | out |    1|  ap_memory |           b          |     array    |
|b_q0          |  in |   32|  ap_memory |           b          |     array    |
|c_address0    | out |    2|  ap_memory |           c          |     array    |
|c_ce0         | out |    1|  ap_memory |           c          |     array    |
|c_q0          |  in |   32|  ap_memory |           c          |     array    |
|res_address0  | out |    2|  ap_memory |          res         |     array    |
|res_ce0       | out |    1|  ap_memory |          res         |     array    |
|res_we0       | out |    1|  ap_memory |          res         |     array    |
|res_d0        | out |   32|  ap_memory |          res         |     array    |
|res_q0        |  in |   32|  ap_memory |          res         |     array    |
+--------------+-----+-----+------------+----------------------+--------------+

