
*** Running vivado
    with args -log HOMECURITY_TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source HOMECURITY_TOP.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source HOMECURITY_TOP.tcl -notrace
Command: link_design -top HOMECURITY_TOP -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 686.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xdc] for cell 'adc1/inst'
Finished Parsing XDC File [c:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/sources_1/ip/xadc_wiz_2/xadc_wiz_2.xdc] for cell 'adc1/inst'
Parsing XDC File [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 814.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

7 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 814.199 ; gain = 398.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 833.199 ; gain = 19.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d3d1a471

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1380.262 ; gain = 547.062

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7a8a8ed8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7a8a8ed8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cab18961

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: cab18961

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cab18961

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11f49f6ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               5  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1579.895 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b48e8576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1579.895 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b48e8576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1579.895 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b48e8576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.895 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.895 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b48e8576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.895 ; gain = 765.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1579.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HOMECURITY_TOP_drc_opted.rpt -pb HOMECURITY_TOP_drc_opted.pb -rpx HOMECURITY_TOP_drc_opted.rpx
Command: report_drc -file HOMECURITY_TOP_drc_opted.rpt -pb HOMECURITY_TOP_drc_opted.pb -rpx HOMECURITY_TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 319f7026

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1579.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb6d0d7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.888 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15e3e0558

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15e3e0558

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15e3e0558

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10d4323ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 27 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 3 new cells, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.895 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             12  |                    15  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             12  |                    15  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: dffb05f0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 12ccf25b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12ccf25b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15dcec239

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c082caf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14470f302

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 112019e56

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 6d092e7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c29e9434

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 916c5da7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1217557ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 189bdf959

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1579.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 189bdf959

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1579.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d4b244f4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: d4b244f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.715 ; gain = 5.820
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.293. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 204e2740c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820
Phase 4.1 Post Commit Optimization | Checksum: 204e2740c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 204e2740c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 204e2740c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1585.715 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 205f74855

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 205f74855

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820
Ending Placer Task | Checksum: 12dc1c689

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1585.715 ; gain = 5.820
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.715 ; gain = 5.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1585.715 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1586.762 ; gain = 1.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file HOMECURITY_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1586.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file HOMECURITY_TOP_utilization_placed.rpt -pb HOMECURITY_TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file HOMECURITY_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1586.762 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1601.191 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1619.066 ; gain = 17.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ee9f5827 ConstDB: 0 ShapeSum: 3f226e62 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9fb41190

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1703.516 ; gain = 72.383
Post Restoration Checksum: NetGraph: 93687d04 NumContArr: c4b948c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9fb41190

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1703.535 ; gain = 72.402

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9fb41190

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.555 ; gain = 78.422

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9fb41190

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1709.555 ; gain = 78.422
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1efcc0b06

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1723.723 ; gain = 92.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.283  | TNS=0.000  | WHS=-0.150 | THS=-14.487|

Phase 2 Router Initialization | Checksum: 16b22440a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1723.723 ; gain = 92.590

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1946
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1946
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 276c7d50b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.331  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b05e778f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1723.723 ; gain = 92.590
Phase 4 Rip-up And Reroute | Checksum: 1b05e778f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1df5b30b6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.433  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1df5b30b6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df5b30b6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590
Phase 5 Delay and Skew Optimization | Checksum: 1df5b30b6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 230521e9d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.433  | TNS=0.000  | WHS=0.127  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fa856c81

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590
Phase 6 Post Hold Fix | Checksum: 1fa856c81

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.502432 %
  Global Horizontal Routing Utilization  = 0.474753 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19199f393

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19199f393

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d0695a3d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.433  | TNS=0.000  | WHS=0.127  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d0695a3d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.723 ; gain = 92.590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1723.723 ; gain = 104.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1723.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1732.738 ; gain = 9.016
INFO: [Common 17-1381] The checkpoint 'C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file HOMECURITY_TOP_drc_routed.rpt -pb HOMECURITY_TOP_drc_routed.pb -rpx HOMECURITY_TOP_drc_routed.rpx
Command: report_drc -file HOMECURITY_TOP_drc_routed.rpt -pb HOMECURITY_TOP_drc_routed.pb -rpx HOMECURITY_TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file HOMECURITY_TOP_methodology_drc_routed.rpt -pb HOMECURITY_TOP_methodology_drc_routed.pb -rpx HOMECURITY_TOP_methodology_drc_routed.rpx
Command: report_methodology -file HOMECURITY_TOP_methodology_drc_routed.rpt -pb HOMECURITY_TOP_methodology_drc_routed.pb -rpx HOMECURITY_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/wodn0/Desktop/SoC/HDL/basys3_soc_24/basys3_soc_24.runs/impl_1/HOMECURITY_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file HOMECURITY_TOP_power_routed.rpt -pb HOMECURITY_TOP_power_summary_routed.pb -rpx HOMECURITY_TOP_power_routed.rpx
Command: report_power -file HOMECURITY_TOP_power_routed.rpt -pb HOMECURITY_TOP_power_summary_routed.pb -rpx HOMECURITY_TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file HOMECURITY_TOP_route_status.rpt -pb HOMECURITY_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file HOMECURITY_TOP_timing_summary_routed.rpt -pb HOMECURITY_TOP_timing_summary_routed.pb -rpx HOMECURITY_TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file HOMECURITY_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file HOMECURITY_TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file HOMECURITY_TOP_bus_skew_routed.rpt -pb HOMECURITY_TOP_bus_skew_routed.pb -rpx HOMECURITY_TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force HOMECURITY_TOP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11067584 bits.
Writing bitstream ./HOMECURITY_TOP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2165.566 ; gain = 402.801
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 14:37:12 2024...
