{
  "id": 1168,
  "guid": "ef442ca4-3569-45f9-b205-50e564f83bda",
  "url": "https://events.ccc.de/congress/2019/wiki/index.php/Session:Open_Source_Silicon",
  "logo": null,
  "date": "2019-12-27T21:00:00+01:00",
  "start": "21:00",
  "duration": "1:00",
  "room": "Lecture room M2",
  "slug": "36c3-1168-session_open_source_silicon",
  "title": "Open Source Silicon",
  "subtitle": "",
  "track": "self organized sessions",
  "type": "discussion",
  "language": "en",
  "abstract": "",
  "description": "Update on new advances in the area of open source silicon, including interesting new announcements.\nUpdate on the status of various open source silicon projects;* System Verilog support in open source tools** System Verilog compliance test suite - https://github.com/SymbiFlow/sv-tests and https://symbiflow.github.io/sv-tests** New System Verilog formatter and linter - https://github.com/google/verible** New System Verilog parser - https://github.com/alainmarcel/Surelog* OpenRoadProject - https://theopenroadproject.org/* OpenRAM - https://github.com/VLSIDA/OpenRAM* Open Source PDKs",
  "persons": [
    {
      "id": 0,
      "url": "https://events.ccc.de/congress/2019/wiki/index.php/User:Mithro",
      "public_name": "Mithro"
    }
  ],
  "links": []
}