#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a780f94b30 .scope module, "oct_3_checkpoint" "oct_3_checkpoint" 2 3;
 .timescale -12 -12;
v000001a781009230_0 .var "clk", 0 0;
v000001a78100a810_0 .var "clk_en", 0 0;
v000001a781009410_0 .net "data_memory_in_v", 31 0, v000001a781007b80_0;  1 drivers
v000001a781009ff0_0 .net "err_bits", 1 0, v000001a78100a310_0;  1 drivers
o000001a780fafc98 .functor BUFZ 1, C4<z>; HiZ drive
v000001a781009910_0 .net "halt_f", 0 0, o000001a780fafc98;  0 drivers
v000001a781009b90_0 .net "instruction_memory_v", 31 0, v000001a78100a130_0;  1 drivers
v000001a7810092d0_0 .var "rst", 0 0;
S_000001a780f94cc0 .scope module, "topMod" "scc_f25_top" 2 18, 3 3 0, S_000001a780f94b30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "halt_f";
    .port_info 4 /OUTPUT 2 "err_bits";
    .port_info 5 /OUTPUT 32 "instruction_memory_v";
    .port_info 6 /OUTPUT 32 "data_memory_in_v";
    .port_info 7 /NODIR 0 "";
o000001a780fafb78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a78100a1d0_0 .net "addressFetch", 31 0, o000001a780fafb78;  0 drivers
v000001a78100a630_0 .net "clk", 0 0, v000001a781009230_0;  1 drivers
v000001a781009050_0 .net "clk_en", 0 0, v000001a78100a810_0;  1 drivers
v000001a781009a50_0 .net "dataIn", 31 0, v000001a780fa6e20_0;  1 drivers
o000001a780fafbd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a78100a270_0 .net "dataOutMem", 31 0, o000001a780fafbd8;  0 drivers
v000001a781009690_0 .net "data_memory_in_v", 31 0, v000001a781007b80_0;  alias, 1 drivers
v000001a7810090f0_0 .net "err_bits", 1 0, v000001a78100a310_0;  alias, 1 drivers
v000001a781009eb0_0 .net "halt_f", 0 0, o000001a780fafc98;  alias, 0 drivers
v000001a7810097d0_0 .net "instruction", 31 0, v000001a780fa6c40_0;  1 drivers
v000001a7810095f0_0 .net "instruction_memory_v", 31 0, v000001a78100a130_0;  alias, 1 drivers
v000001a781009190_0 .net "programCounter", 31 0, v000001a781007680_0;  1 drivers
o000001a780fafc08 .functor BUFZ 1, C4<z>; HiZ drive
v000001a78100a3b0_0 .net "readBit", 0 0, o000001a780fafc08;  0 drivers
v000001a78100a6d0_0 .net "rst", 0 0, v000001a7810092d0_0;  1 drivers
o000001a780fafc38 .functor BUFZ 1, C4<z>; HiZ drive
v000001a78100a770_0 .net "writeBit", 0 0, o000001a780fafc38;  0 drivers
S_000001a780f8c1e0 .scope module, "memMod" "Instruction_and_data" 3 41, 4 21 0, S_000001a780f94cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "mem_Clk";
    .port_info 1 /INPUT 1 "halt_f";
    .port_info 2 /INPUT 1 "instruction_memory_en";
    .port_info 3 /INPUT 32 "instruction_memory_a";
    .port_info 4 /INPUT 32 "data_memory_a";
    .port_info 5 /INPUT 1 "data_memory_read";
    .port_info 6 /INPUT 1 "data_memory_write";
    .port_info 7 /INPUT 32 "data_memory_out_v";
    .port_info 8 /OUTPUT 32 "instruction_memory_v";
    .port_info 9 /OUTPUT 32 "data_memory_in_v";
v000001a780fa7000_0 .var "a", 7 0;
v000001a780fa78c0_0 .var "b", 7 0;
v000001a780fa73c0_0 .var "c", 7 0;
v000001a780fa6ba0_0 .var "d", 7 0;
v000001a780fa7960_0 .net "data_memory_a", 31 0, o000001a780fafb78;  alias, 0 drivers
v000001a780fa6e20_0 .var "data_memory_in_v", 31 0;
v000001a780fa7780_0 .net "data_memory_out_v", 31 0, o000001a780fafbd8;  alias, 0 drivers
v000001a780fa6ec0_0 .net "data_memory_read", 0 0, o000001a780fafc08;  alias, 0 drivers
v000001a780fa7640_0 .net "data_memory_write", 0 0, o000001a780fafc38;  alias, 0 drivers
v000001a780fa7a00_0 .var/i "fd", 31 0;
v000001a780fa6f60_0 .net "halt_f", 0 0, o000001a780fafc98;  alias, 0 drivers
v000001a780fa7460_0 .var/i "i", 31 0;
v000001a780fa76e0_0 .net "instruction_memory_a", 31 0, v000001a781007680_0;  alias, 1 drivers
L_000001a781020088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a780fa7320_0 .net "instruction_memory_en", 0 0, L_000001a781020088;  1 drivers
v000001a780fa6c40_0 .var "instruction_memory_v", 31 0;
v000001a780fa70a0_0 .net "mem_Clk", 0 0, v000001a781009230_0;  alias, 1 drivers
v000001a780fa75a0 .array "memory", 65535 0, 7 0;
E_000001a780fa4ce0 .event posedge, v000001a780fa6f60_0;
E_000001a780fa4a60/0 .event anyedge, v000001a780fa7960_0, v000001a780fa76e0_0;
E_000001a780fa4a60/1 .event posedge, v000001a780fa7640_0, v000001a780fa6ec0_0;
E_000001a780fa4a60 .event/or E_000001a780fa4a60/0, E_000001a780fa4a60/1;
S_000001a780f8c480 .scope module, "scc" "scc" 3 54, 5 4 0, S_000001a780f94cc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "dataIn";
    .port_info 5 /OUTPUT 2 "err_bits";
    .port_info 6 /OUTPUT 32 "instruction_memory_v";
    .port_info 7 /OUTPUT 32 "data_memory_v";
    .port_info 8 /OUTPUT 32 "programCounter";
    .port_info 9 /OUTPUT 1 "writeFlag";
    .port_info 10 /OUTPUT 32 "dataOut";
    .port_info 11 /OUTPUT 32 "addressIn";
v000001a7810081c0_0 .net "addressIn", 31 0, o000001a780fafb78;  alias, 0 drivers
v000001a781006fa0_0 .net "aluFunction", 2 0, v000001a781007d60_0;  1 drivers
v000001a7810089e0_0 .net "branch", 0 0, v000001a781006d20_0;  1 drivers
v000001a7810074a0_0 .net "clk", 0 0, v000001a781009230_0;  alias, 1 drivers
v000001a7810075e0_0 .net "clk_en", 0 0, v000001a78100a810_0;  alias, 1 drivers
v000001a781007720_0 .net "dataIn", 31 0, v000001a780fa6e20_0;  alias, 1 drivers
v000001a781008260_0 .net "dataOut", 31 0, o000001a780fafbd8;  alias, 0 drivers
v000001a7810079a0_0 .net "dataRegister", 0 0, v000001a781007860_0;  1 drivers
v000001a7810077c0_0 .net "dataRegisterImm", 0 0, v000001a781008440_0;  1 drivers
v000001a781007b80_0 .var "data_memory_v", 31 0;
v000001a78100a310_0 .var "err_bits", 1 0;
v000001a78100a4f0_0 .net "instrcutionForID", 31 0, v000001a781008080_0;  1 drivers
v000001a78100a090_0 .net "instruction", 31 0, v000001a780fa6c40_0;  alias, 1 drivers
v000001a78100a130_0 .var "instruction_memory_v", 31 0;
v000001a781008e70_0 .net "loadStore", 0 0, v000001a781007900_0;  1 drivers
v000001a781008f10_0 .net "out_destRegister", 3 0, v000001a781007220_0;  1 drivers
v000001a781008bf0_0 .net "out_imm", 15 0, v000001a7810070e0_0;  1 drivers
v000001a781008c90_0 .net "out_sourceFirstReg", 3 0, v000001a781008800_0;  1 drivers
v000001a781009870_0 .net "out_sourceSecReg", 3 0, v000001a781008760_0;  1 drivers
v000001a78100a590_0 .net "programCounter", 31 0, v000001a781007680_0;  alias, 1 drivers
v000001a781008fb0_0 .net "regRead", 0 0, v000001a7810084e0_0;  1 drivers
v000001a781009f50_0 .net "regWrite", 0 0, v000001a781008580_0;  1 drivers
v000001a781008d30_0 .net "rst", 0 0, v000001a7810092d0_0;  alias, 1 drivers
v000001a7810094b0_0 .net "setFlags", 0 0, v000001a781008940_0;  1 drivers
v000001a78100a450_0 .net "specialEncoding", 0 0, v000001a781007ea0_0;  1 drivers
v000001a781008dd0_0 .net "writeFlag", 0 0, o000001a780fafc38;  alias, 0 drivers
S_000001a780f97b40 .scope module, "ID" "iDecode" 5 55, 6 1 0, S_000001a780f8c480;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "loadStore";
    .port_info 5 /OUTPUT 1 "dataRegister";
    .port_info 6 /OUTPUT 1 "dataRegisterImm";
    .port_info 7 /OUTPUT 1 "specialEncoding";
    .port_info 8 /OUTPUT 1 "setFlags";
    .port_info 9 /OUTPUT 3 "aluFunction";
    .port_info 10 /OUTPUT 1 "regWrite";
    .port_info 11 /OUTPUT 1 "regRead";
    .port_info 12 /OUTPUT 4 "out_destRegister";
    .port_info 13 /OUTPUT 4 "out_sourceFirstReg";
    .port_info 14 /OUTPUT 4 "out_sourceSecReg";
    .port_info 15 /OUTPUT 16 "out_imm";
v000001a780fa71e0_0 .net *"_ivl_5", 0 0, L_000001a78100a9f0;  1 drivers
L_000001a781020118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a780fa7500_0 .net *"_ivl_9", 2 0, L_000001a781020118;  1 drivers
v000001a781007d60_0 .var "aluFunction", 2 0;
v000001a781007040_0 .net "aluOperationCommands", 2 0, L_000001a78100aa90;  1 drivers
v000001a781006d20_0 .var "branch", 0 0;
v000001a7810088a0_0 .net "branchCondition", 3 0, L_000001a781009d70;  1 drivers
v000001a781008120_0 .net "clk", 0 0, v000001a781009230_0;  alias, 1 drivers
v000001a781007860_0 .var "dataRegister", 0 0;
v000001a781008440_0 .var "dataRegisterImm", 0 0;
v000001a781008a80_0 .net "destReg", 3 0, L_000001a781009e10;  1 drivers
v000001a781007c20_0 .net "firstLevelDecode", 1 0, L_000001a781009370;  1 drivers
v000001a781007180_0 .net "imm", 15 0, L_000001a78100de60;  1 drivers
v000001a7810086c0_0 .net "instruction", 31 0, v000001a781008080_0;  alias, 1 drivers
v000001a781007900_0 .var "loadStore", 0 0;
v000001a781007220_0 .var "out_destRegister", 3 0;
v000001a7810070e0_0 .var "out_imm", 15 0;
v000001a781008800_0 .var "out_sourceFirstReg", 3 0;
v000001a781008760_0 .var "out_sourceSecReg", 3 0;
v000001a7810084e0_0 .var "regRead", 0 0;
v000001a781008580_0 .var "regWrite", 0 0;
v000001a781007cc0_0 .net "rst", 0 0, v000001a7810092d0_0;  alias, 1 drivers
v000001a781008300_0 .net "secondLevelDecode", 3 0, L_000001a781009cd0;  1 drivers
v000001a781008940_0 .var "setFlags", 0 0;
v000001a781007e00_0 .net "sourceFirstReg", 3 0, L_000001a78100e680;  1 drivers
v000001a781006dc0_0 .net "sourceSecReg", 3 0, L_000001a78100d780;  1 drivers
v000001a781007ae0_0 .net "specialBit", 0 0, L_000001a781009550;  1 drivers
v000001a781007ea0_0 .var "specialEncoding", 0 0;
E_000001a780fa46e0/0 .event anyedge, v000001a781007c20_0, v000001a781008a80_0, v000001a781007e00_0, v000001a781006dc0_0;
E_000001a780fa46e0/1 .event anyedge, v000001a781007ae0_0, v000001a781008300_0, v000001a781007040_0;
E_000001a780fa46e0 .event/or E_000001a780fa46e0/0, E_000001a780fa46e0/1;
L_000001a781009370 .part v000001a781008080_0, 30, 2;
L_000001a781009550 .part v000001a781008080_0, 29, 1;
L_000001a78100a9f0 .part v000001a781008080_0, 28, 1;
L_000001a781009cd0 .concat [ 1 3 0 0], L_000001a78100a9f0, L_000001a781020118;
L_000001a78100aa90 .part v000001a781008080_0, 25, 3;
L_000001a781009d70 .part v000001a781008080_0, 21, 4;
L_000001a781009e10 .part v000001a781008080_0, 21, 4;
L_000001a78100e680 .part v000001a781008080_0, 17, 4;
L_000001a78100d780 .part v000001a781008080_0, 13, 4;
L_000001a78100de60 .part v000001a781008080_0, 0, 16;
S_000001a780f707f0 .scope module, "IF" "iFetch" 5 30, 7 1 0, S_000001a780f8c480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "fetchedInstruction";
    .port_info 3 /OUTPUT 32 "programCounter";
    .port_info 4 /OUTPUT 32 "filteredInstruction";
P_000001a780f33110 .param/l "sFilter" 0 7 17, +C4<00000000000000000000000000000001>;
P_000001a780f33148 .param/l "sIdle" 0 7 17, +C4<00000000000000000000000000000000>;
v000001a781007a40_0 .var "PC", 31 0;
v000001a7810072c0_0 .net *"_ivl_10", 29 0, L_000001a781009c30;  1 drivers
L_000001a7810200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a781006be0_0 .net *"_ivl_12", 1 0, L_000001a7810200d0;  1 drivers
v000001a781007f40_0 .net *"_ivl_3", 0 0, L_000001a7810099b0;  1 drivers
v000001a7810083a0_0 .net *"_ivl_4", 15 0, L_000001a781009af0;  1 drivers
v000001a781006c80_0 .net *"_ivl_6", 31 0, L_000001a78100a8b0;  1 drivers
v000001a781007fe0_0 .net "branchOffsetAddress", 31 0, L_000001a78100a950;  1 drivers
v000001a781007360_0 .net "clk", 0 0, v000001a781009230_0;  alias, 1 drivers
v000001a781007540_0 .net "fetchedInstruction", 31 0, v000001a780fa6c40_0;  alias, 1 drivers
v000001a781008080_0 .var "filteredInstruction", 31 0;
v000001a781008620_0 .net "imm16", 15 0, L_000001a781009730;  1 drivers
v000001a781007680_0 .var "programCounter", 31 0;
v000001a781006e60_0 .net "rst", 0 0, v000001a7810092d0_0;  alias, 1 drivers
v000001a781007400_0 .var "state", 1 0;
v000001a781006f00_0 .var "stateNext", 1 0;
E_000001a780fa5060 .event anyedge, v000001a781007400_0, v000001a781007cc0_0, v000001a780fa6c40_0;
E_000001a780fa51a0 .event posedge, v000001a780fa70a0_0;
L_000001a781009730 .part v000001a780fa6c40_0, 0, 16;
L_000001a7810099b0 .part L_000001a781009730, 15, 1;
LS_000001a781009af0_0_0 .concat [ 1 1 1 1], L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0;
LS_000001a781009af0_0_4 .concat [ 1 1 1 1], L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0;
LS_000001a781009af0_0_8 .concat [ 1 1 1 1], L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0;
LS_000001a781009af0_0_12 .concat [ 1 1 1 1], L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0, L_000001a7810099b0;
L_000001a781009af0 .concat [ 4 4 4 4], LS_000001a781009af0_0_0, LS_000001a781009af0_0_4, LS_000001a781009af0_0_8, LS_000001a781009af0_0_12;
L_000001a78100a8b0 .concat [ 16 16 0 0], L_000001a781009730, L_000001a781009af0;
L_000001a781009c30 .part L_000001a78100a8b0, 0, 30;
L_000001a78100a950 .concat [ 2 30 0 0], L_000001a7810200d0, L_000001a781009c30;
    .scope S_000001a780f8c1e0;
T_0 ;
    %vpi_call 4 40 "$readmemh", "output.mem", v000001a780fa75a0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001a780f8c1e0;
T_1 ;
    %wait E_000001a780fa4a60;
    %load/vec4 v000001a780fa7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v000001a780fa76e0_0;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6c40_0, 4, 5;
    %load/vec4 v000001a780fa76e0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6c40_0, 4, 5;
    %load/vec4 v000001a780fa76e0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6c40_0, 4, 5;
    %load/vec4 v000001a780fa76e0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6c40_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a780fa7320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a780fa6c40_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v000001a780fa6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/getv 4, v000001a780fa7960_0;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6e20_0, 4, 5;
    %load/vec4 v000001a780fa7960_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6e20_0, 4, 5;
    %load/vec4 v000001a780fa7960_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6e20_0, 4, 5;
    %load/vec4 v000001a780fa7960_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a780fa75a0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a780fa6e20_0, 4, 5;
T_1.4 ;
    %load/vec4 v000001a780fa7640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001a780fa7780_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001a780fa7960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a780fa75a0, 0, 4;
    %load/vec4 v000001a780fa7780_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001a780fa7960_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a780fa75a0, 0, 4;
    %load/vec4 v000001a780fa7780_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001a780fa7960_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a780fa75a0, 0, 4;
    %load/vec4 v000001a780fa7780_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001a780fa7960_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a780fa75a0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001a780fa6e20_0, 0;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a780f8c1e0;
T_2 ;
    %wait E_000001a780fa4ce0;
    %vpi_func 4 69 "$fopen" 32, "scc_out.txt", "w" {0 0 0};
    %store/vec4 v000001a780fa7a00_0, 0, 32;
    %vpi_call 4 70 "$fwrite", v000001a780fa7a00_0, "Address,Value\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a780fa7460_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001a780fa7460_0;
    %cmpi/u 65535, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v000001a780fa7460_0;
    %load/vec4a v000001a780fa75a0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a780fa7000_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/getv/s 4, v000001a780fa7460_0;
    %load/vec4a v000001a780fa75a0, 4;
    %store/vec4 v000001a780fa7000_0, 0, 8;
T_2.3 ;
    %load/vec4 v000001a780fa7460_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001a780fa75a0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a780fa78c0_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001a780fa7460_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001a780fa75a0, 4;
    %store/vec4 v000001a780fa78c0_0, 0, 8;
T_2.5 ;
    %load/vec4 v000001a780fa7460_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001a780fa75a0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a780fa73c0_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001a780fa7460_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001a780fa75a0, 4;
    %store/vec4 v000001a780fa73c0_0, 0, 8;
T_2.7 ;
    %load/vec4 v000001a780fa7460_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001a780fa75a0, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a780fa6ba0_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000001a780fa7460_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001a780fa75a0, 4;
    %store/vec4 v000001a780fa6ba0_0, 0, 8;
T_2.9 ;
    %vpi_call 4 88 "$fwrite", v000001a780fa7a00_0, "0x%h,", v000001a780fa7460_0, "0x%2h", v000001a780fa7000_0, "%2h", v000001a780fa78c0_0, "%2h", v000001a780fa73c0_0, "%2h", v000001a780fa6ba0_0, "\012" {0 0 0};
    %load/vec4 v000001a780fa7460_0;
    %addi 4, 0, 32;
    %store/vec4 v000001a780fa7460_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 4 90 "$fclose", v000001a780fa7a00_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000001a780f707f0;
T_3 ;
    %wait E_000001a780fa51a0;
    %load/vec4 v000001a781006f00_0;
    %assign/vec4 v000001a781007400_0, 0;
    %load/vec4 v000001a781006e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a781007a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a781007680_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a781007400_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a781007400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001a781007540_0;
    %parti/s 2, 30, 6;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001a781007540_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a781007a40_0;
    %addi 4, 0, 32;
    %load/vec4 v000001a781007fe0_0;
    %add;
    %assign/vec4 v000001a781007680_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001a781007540_0;
    %parti/s 2, 30, 6;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.9, 4;
    %load/vec4 v000001a781007540_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v000001a781007a40_0;
    %assign/vec4 v000001a781007680_0, 0;
    %load/vec4 v000001a781007a40_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001a781007a40_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001a781007a40_0;
    %assign/vec4 v000001a781007680_0, 0;
    %load/vec4 v000001a781007a40_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001a781007a40_0, 0;
T_3.8 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a780f707f0;
T_4 ;
    %wait E_000001a780fa5060;
    %load/vec4 v000001a781007400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a781006f00_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000001a781006e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a781006f00_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a781006f00_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a781007a40_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000001a781007540_0;
    %store/vec4 v000001a781008080_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a781006f00_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a780f97b40;
T_5 ;
    %wait E_000001a780fa46e0;
    %load/vec4 v000001a781007c20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781008440_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781008440_0, 0, 1;
    %load/vec4 v000001a781008a80_0;
    %store/vec4 v000001a781007220_0, 0, 4;
    %load/vec4 v000001a781007e00_0;
    %store/vec4 v000001a781008800_0, 0, 4;
    %load/vec4 v000001a781006dc0_0;
    %store/vec4 v000001a781008760_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781006d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781007900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781008440_0, 0, 1;
    %load/vec4 v000001a781008a80_0;
    %store/vec4 v000001a781007220_0, 0, 4;
    %load/vec4 v000001a781007e00_0;
    %store/vec4 v000001a781008800_0, 0, 4;
    %load/vec4 v000001a781006dc0_0;
    %store/vec4 v000001a781008760_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781007860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781008440_0, 0, 1;
    %load/vec4 v000001a781008a80_0;
    %store/vec4 v000001a781007220_0, 0, 4;
    %load/vec4 v000001a781007e00_0;
    %store/vec4 v000001a781008800_0, 0, 4;
    %load/vec4 v000001a781006dc0_0;
    %store/vec4 v000001a781008760_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781006d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781008440_0, 0, 1;
    %load/vec4 v000001a781008a80_0;
    %store/vec4 v000001a781007220_0, 0, 4;
    %load/vec4 v000001a781007e00_0;
    %store/vec4 v000001a781008800_0, 0, 4;
    %load/vec4 v000001a781006dc0_0;
    %pad/u 16;
    %store/vec4 v000001a7810070e0_0, 0, 16;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v000001a781007ae0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781007ea0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781007ea0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %load/vec4 v000001a781008300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781008940_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781008940_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v000001a781007040_0;
    %store/vec4 v000001a781007d60_0, 0, 3;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a780f94b30;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a781009230_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a781009230_0, 0, 1;
    %delay 5, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a780f94b30;
T_7 ;
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a780f94b30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a7810092d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a78100a810_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a780fa51a0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a7810092d0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a780fa51a0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbenches\oct_3_checkpoint.v";
    "./scc_f25_top.v";
    "./Instruction_and_data.v";
    "./scc.v";
    "./iDecode.v";
    "./iFetch.v";
