<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../../../src/mem_write.cpp:23:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="mem" LoopLoc="../../../src/mem_write.cpp:23:22" LoopName="VITIS_LOOP_23_1" ParentFunc="mem_write" Length="variable" Direction="write" AccessID="memseq" OrigID="for.inc.store.7" OrigAccess-DebugLoc="../../../src/mem_write.cpp:25:16" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="../../../src/mem_write.cpp:23:22" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="mem" LoopLoc="../../../src/mem_write.cpp:23:22" LoopName="VITIS_LOOP_23_1" ParentFunc="mem_write" OrigID="memseq" OrigAccess-DebugLoc="../../../src/mem_write.cpp:23:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../../../src/mem_write.cpp:23:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_23_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="../../../src/mem_write.cpp:23:22" LoopName="VITIS_LOOP_23_1" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

