#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 17 21:24:51 2023
# Process ID: 21588
# Current directory: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.runs/synth_1
# Command line: vivado.exe -log improved_16_to_4_priority_encoder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source improved_16_to_4_priority_encoder.tcl
# Log file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.runs/synth_1/improved_16_to_4_priority_encoder.vds
# Journal file: D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source improved_16_to_4_priority_encoder.tcl -notrace
Command: synth_design -top improved_16_to_4_priority_encoder -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26088
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'improved_16_to_4_priority_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:40]
INFO: [Synth 8-3491] module 'pr_encoder' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:34' bound to instance 'HA1' of component 'pr_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pr_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pr_encoder' (1#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:40]
INFO: [Synth 8-3491] module 'pr_encoder' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:34' bound to instance 'HA2' of component 'pr_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:68]
INFO: [Synth 8-3491] module 'pr_encoder' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:34' bound to instance 'HA3' of component 'pr_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:69]
INFO: [Synth 8-3491] module 'pr_encoder' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:34' bound to instance 'HA4' of component 'pr_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:70]
INFO: [Synth 8-3491] module 'choice' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/choice.vhd:34' bound to instance 'U1' of component 'choice' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'choice' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/choice.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'choice' (2#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/choice.vhd:41]
INFO: [Synth 8-3491] module 'choice' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/choice.vhd:34' bound to instance 'U2' of component 'choice' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:78]
INFO: [Synth 8-3491] module 'OR2' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/OR2.vhd:34' bound to instance 'OR1' of component 'OR2' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:80]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_OR2' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/OR2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_OR2' (3#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/OR2.vhd:40]
INFO: [Synth 8-3491] module 'choice' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/choice.vhd:34' bound to instance 'U3' of component 'choice' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:81]
INFO: [Synth 8-3491] module 'pr_encoder' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/pr_encoder.vhd:34' bound to instance 'HA5' of component 'pr_encoder' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'improved_16_to_4_priority_encoder' (4#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.srcs/sources_1/new/improved_16_to_4_priority_encoder.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    2 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT4 |     3|
|3     |LUT5 |     2|
|4     |LUT6 |     5|
|5     |IBUF |    16|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1016.965 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1016.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/tree_16_to_4_priority_encoder/tree_16_to_4_priority_encoder.runs/synth_1/improved_16_to_4_priority_encoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file improved_16_to_4_priority_encoder_utilization_synth.rpt -pb improved_16_to_4_priority_encoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 21:25:14 2023...
