INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/AvoidShake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AvoidShake
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Button_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Button_In
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/CLKDIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLKDIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/CLKDIV_40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLKDIV_40
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Ins_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Jump_Address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jump_Address
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/MUX32_ALUSrcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_ALUSrcA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/MUX32_ALUSrcB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_ALUSrcB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/MUX32_DBDataSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_DBDataSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/MUX4to1_PCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4to1_PCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/MUX5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5_RegDst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/PC4_add_imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4_add_imm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/PC_add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/TOP_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/sign_zero_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_zero_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/single_cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sim_1/new/sim_single_cycle_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_single_cycle_CPU
