/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_davicmac.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 7:52p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:28:12 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_davicmac.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 7:52p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DAVICMAC_H__
#define BCHP_DAVICMAC_H__

/***************************************************************************
 *DAVICMAC - DAVIC Control Registers
 ***************************************************************************/
#define BCHP_DAVICMAC_MODE_CONTROL               0x02040000 /* DAVIC mode control register */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1         0x02040004 /* DAVIC mode interrupt status 1 register */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2         0x02040008 /* DAVIC mode interrupt status 2 register */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_3         0x0204000c /* DAVIC mode interrupt status 2 register */
#define BCHP_DAVICMAC_INTERRUPT_MASK_1           0x02040010 /* DAVIC mode interrupt mask 1 register */
#define BCHP_DAVICMAC_INTERRUPT_MASK_2           0x02040014 /* DAVIC mode interrupt mask 2 register */
#define BCHP_DAVICMAC_INTERRUPT_MASK_3           0x02040018 /* DAVIC mode interrupt mask 3 register */
#define BCHP_DAVICMAC_TIME_OFFSET                0x0204001c /* DAVIC time offset register */
#define BCHP_DAVICMAC_RI_FLAGS                   0x02040024 /* DAVIC RI Flags register */
#define BCHP_DAVICMAC_BDF                        0x02040028 /* DAVIC BDF register */
#define BCHP_DAVICMAC_CURRENT_SLOT_1             0x0204002c /* DAVIC current slot 1 register */
#define BCHP_DAVICMAC_CURRENT_SLOT_2             0x02040030 /* DAVIC current slot 2 register */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT          0x02040034 /* DAVIC transmission slot register */
#define BCHP_DAVICMAC_CONTENTION_COUNTER         0x02040038 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_MBITS                   0x0204003c /* DAVIC mode control register */
#define BCHP_DAVICMAC_RI_CAPTURE                 0x02040040 /* DAVIC RI Flags register */
#define BCHP_DAVICMAC_TC_PREPEND_MSB             0x02040044 /* DAVIC mode control register */
#define BCHP_DAVICMAC_TC_PREPEND_LSB             0x02040048 /* DAVIC mode control register */
#define BCHP_DAVICMAC_TX_OOB_RN1                 0x0204004c /* DAVIC mode control register */
#define BCHP_DAVICMAC_TX_OOB_RN2                 0x02040050 /* DAVIC mode control register */
#define BCHP_DAVICMAC_TX_OH_BITS                 0x02040054 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_1              0x02040058 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_1         0x0204005c /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_2              0x02040060 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_2         0x02040064 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_3              0x02040068 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_3         0x0204006c /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_4              0x02040070 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_4         0x02040074 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_5              0x02040078 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_5         0x0204007c /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_6              0x02040080 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_6         0x02040084 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_7              0x02040088 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_7         0x0204008c /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_8              0x02040090 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_8         0x02040094 /* DAVIC mode control register */
#define BCHP_DAVICMAC_ATM_PT                     0x02040098 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_MISC                    0x0204009c /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_CHANNEL                 0x020400a0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN           0x020400a4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_A_ATM_HEADER            0x020400a8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_A_SAR_TRAILER           0x020400ac /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN           0x020400b0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_B_ATM_HEADER            0x020400b4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_US_B_SAR_TRAILER           0x020400b8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_FIXED_RATE_START_END       0x020400bc /* DAVIC mode control register */
#define BCHP_DAVICMAC_FIXED_RATE_DIST_LEN        0x020400c0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_RANDOM_SEED                0x020400c4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_RANDOM_WINDOW              0x020400c8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_OOB_RN1                    0x020400cc /* DAVIC mode control register */
#define BCHP_DAVICMAC_OOB_RN2                    0x020400d0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_OH_BITS                    0x020400d4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_ATM_1              0x020400d8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_ATM_2              0x020400dc /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_ATM_3              0x020400e0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_ATM_4              0x020400e4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_ATM_5              0x020400e8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_SAR_1              0x020400ec /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_SAR_2              0x020400f0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_SAR_3              0x020400f4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_SAR_4              0x020400f8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_COUNTER_TX_FLOW            0x020400fc /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS1_OOB_RN1                0x02040100 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS1_OOB_RN2                0x02040104 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS1_OH_BITS                0x02040108 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS2_OOB_RN1                0x0204010c /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS2_OOB_RN2                0x02040110 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS2_OH_BITS                0x02040114 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS3_OOB_RN1                0x02040118 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS3_OOB_RN2                0x0204011c /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS3_OH_BITS                0x02040120 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS4_OOB_RN1                0x02040124 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS4_OOB_RN2                0x02040128 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DS4_OH_BITS                0x0204012c /* DAVIC mode control register */
#define BCHP_DAVICMAC_TEST_SELECT                0x02040130 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DIAG                       0x02040134 /* DAVIC mode control register */
#define BCHP_DAVICMAC_DIAG_MASK                  0x02040138 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_1_LSB        0x02040200 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_1_MSB        0x02040204 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_1_LSB          0x02040208 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_1_MSB          0x0204020c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_1_LSB        0x02040210 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_1_MSB        0x02040214 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_1_LSB          0x02040218 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_1_MSB          0x0204021c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_1_LSB        0x02040220 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_1_MSB        0x02040224 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_1_LSB          0x02040228 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_1_MSB          0x0204022c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_1_LSB        0x02040230 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_1_MSB        0x02040234 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_1_LSB          0x02040238 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_1_MSB          0x0204023c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_1_LSB        0x02040240 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_1_MSB        0x02040244 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_1_LSB          0x02040248 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_1_MSB          0x0204024c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_1_LSB        0x02040250 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_1_MSB        0x02040254 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_1_LSB          0x02040258 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_1_MSB          0x0204025c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_1_LSB        0x02040260 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_1_MSB        0x02040264 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_1_LSB          0x02040268 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_1_MSB          0x0204026c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_1_LSB        0x02040270 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_1_MSB        0x02040274 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_1_LSB          0x02040278 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_1_MSB          0x0204027c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_2_LSB        0x02040280 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_2_MSB        0x02040284 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_2_LSB          0x02040288 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_2_MSB          0x0204028c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_2_LSB        0x02040290 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_2_MSB        0x02040294 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_2_LSB          0x02040298 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_2_MSB          0x0204029c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_2_LSB        0x020402a0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_2_MSB        0x020402a4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_2_LSB          0x020402a8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_2_MSB          0x020402ac /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_2_LSB        0x020402b0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_2_MSB        0x020402b4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_2_LSB          0x020402b8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_2_MSB          0x020402bc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_2_LSB        0x020402c0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_2_MSB        0x020402c4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_2_LSB          0x020402c8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_2_MSB          0x020402cc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_2_LSB        0x020402d0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_2_MSB        0x020402d4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_2_LSB          0x020402d8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_2_MSB          0x020402dc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_2_LSB        0x020402e0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_2_MSB        0x020402e4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_2_LSB          0x020402e8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_2_MSB          0x020402ec /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_2_LSB        0x020402f0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_2_MSB        0x020402f4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_2_LSB          0x020402f8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_2_MSB          0x020402fc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_3_LSB        0x02040300 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_3_MSB        0x02040304 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_3_LSB          0x02040308 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_3_MSB          0x0204030c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_3_LSB        0x02040310 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_3_MSB        0x02040314 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_3_LSB          0x02040318 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_3_MSB          0x0204031c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_3_LSB        0x02040320 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_3_MSB        0x02040324 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_3_LSB          0x02040328 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_3_MSB          0x0204032c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_3_LSB        0x02040330 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_3_MSB        0x02040334 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_3_LSB          0x02040338 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_3_MSB          0x0204033c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_3_LSB        0x02040340 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_3_MSB        0x02040344 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_3_LSB          0x02040348 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_3_MSB          0x0204034c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_3_LSB        0x02040350 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_3_MSB        0x02040354 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_3_LSB          0x02040358 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_3_MSB          0x0204035c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_3_LSB        0x02040360 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_3_MSB        0x02040364 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_3_LSB          0x02040368 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_3_MSB          0x0204036c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_3_LSB        0x02040370 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_3_MSB        0x02040374 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_3_LSB          0x02040378 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_3_MSB          0x0204037c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_4_LSB        0x02040380 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_4_MSB        0x02040384 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_4_LSB          0x02040388 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_MASK_4_MSB          0x0204038c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_4_LSB        0x02040390 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_4_MSB        0x02040394 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_4_LSB          0x02040398 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_MASK_4_MSB          0x0204039c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_4_LSB        0x020403a0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_4_MSB        0x020403a4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_4_LSB          0x020403a8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_MASK_4_MSB          0x020403ac /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_4_LSB        0x020403b0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_4_MSB        0x020403b4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_4_LSB          0x020403b8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_MASK_4_MSB          0x020403bc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_4_LSB        0x020403c0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_4_MSB        0x020403c4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_4_LSB          0x020403c8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_MASK_4_MSB          0x020403cc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_4_LSB        0x020403d0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_4_MSB        0x020403d4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_4_LSB          0x020403d8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_MASK_4_MSB          0x020403dc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_4_LSB        0x020403e0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_4_MSB        0x020403e4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_4_LSB          0x020403e8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_MASK_4_MSB          0x020403ec /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_4_LSB        0x020403f0 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_4_MSB        0x020403f4 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_4_LSB          0x020403f8 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_MASK_4_MSB          0x020403fc /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC          0x02040400 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC          0x02040404 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC          0x02040408 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC          0x0204040c /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC          0x02040410 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC          0x02040414 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC          0x02040418 /* DAVIC mode control register */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC          0x0204041c /* DAVIC mode control register */

/***************************************************************************
 *MODE_CONTROL - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: MODE_CONTROL :: DS8_AAL5 [31:31] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS8_AAL5_MASK                   0x80000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS8_AAL5_SHIFT                  31

/* DAVICMAC :: MODE_CONTROL :: DS7_AAL5 [30:30] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS7_AAL5_MASK                   0x40000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS7_AAL5_SHIFT                  30

/* DAVICMAC :: MODE_CONTROL :: DS6_AAL5 [29:29] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS6_AAL5_MASK                   0x20000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS6_AAL5_SHIFT                  29

/* DAVICMAC :: MODE_CONTROL :: DS5_AAL5 [28:28] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS5_AAL5_MASK                   0x10000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS5_AAL5_SHIFT                  28

/* DAVICMAC :: MODE_CONTROL :: DS4_AAL5 [27:27] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS4_AAL5_MASK                   0x08000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS4_AAL5_SHIFT                  27

/* DAVICMAC :: MODE_CONTROL :: DS3_AAL5 [26:26] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS3_AAL5_MASK                   0x04000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS3_AAL5_SHIFT                  26

/* DAVICMAC :: MODE_CONTROL :: DS2_AAL5 [25:25] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS2_AAL5_MASK                   0x02000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS2_AAL5_SHIFT                  25

/* DAVICMAC :: MODE_CONTROL :: DS1_AAL5 [24:24] */
#define BCHP_DAVICMAC_MODE_CONTROL_DS1_AAL5_MASK                   0x01000000
#define BCHP_DAVICMAC_MODE_CONTROL_DS1_AAL5_SHIFT                  24

/* DAVICMAC :: MODE_CONTROL :: FLUSH_RX_FIFO [23:23] */
#define BCHP_DAVICMAC_MODE_CONTROL_FLUSH_RX_FIFO_MASK              0x00800000
#define BCHP_DAVICMAC_MODE_CONTROL_FLUSH_RX_FIFO_SHIFT             23

/* DAVICMAC :: MODE_CONTROL :: reserved0 [22:17] */
#define BCHP_DAVICMAC_MODE_CONTROL_reserved0_MASK                  0x007e0000
#define BCHP_DAVICMAC_MODE_CONTROL_reserved0_SHIFT                 17

/* DAVICMAC :: MODE_CONTROL :: RETRAN_SEL [16:15] */
#define BCHP_DAVICMAC_MODE_CONTROL_RETRAN_SEL_MASK                 0x00018000
#define BCHP_DAVICMAC_MODE_CONTROL_RETRAN_SEL_SHIFT                15

/* DAVICMAC :: MODE_CONTROL :: RX_REGS_SEL [14:14] */
#define BCHP_DAVICMAC_MODE_CONTROL_RX_REGS_SEL_MASK                0x00004000
#define BCHP_DAVICMAC_MODE_CONTROL_RX_REGS_SEL_SHIFT               14

/* DAVICMAC :: MODE_CONTROL :: TIME_MARKER_SEL [13:12] */
#define BCHP_DAVICMAC_MODE_CONTROL_TIME_MARKER_SEL_MASK            0x00003000
#define BCHP_DAVICMAC_MODE_CONTROL_TIME_MARKER_SEL_SHIFT           12

/* DAVICMAC :: MODE_CONTROL :: US_B_ALL5 [11:11] */
#define BCHP_DAVICMAC_MODE_CONTROL_US_B_ALL5_MASK                  0x00000800
#define BCHP_DAVICMAC_MODE_CONTROL_US_B_ALL5_SHIFT                 11

/* DAVICMAC :: MODE_CONTROL :: US_A_AAL5 [10:10] */
#define BCHP_DAVICMAC_MODE_CONTROL_US_A_AAL5_MASK                  0x00000400
#define BCHP_DAVICMAC_MODE_CONTROL_US_A_AAL5_SHIFT                 10

/* DAVICMAC :: MODE_CONTROL :: US_CONT_SEL [09:09] */
#define BCHP_DAVICMAC_MODE_CONTROL_US_CONT_SEL_MASK                0x00000200
#define BCHP_DAVICMAC_MODE_CONTROL_US_CONT_SEL_SHIFT               9

/* DAVICMAC :: MODE_CONTROL :: FLUSH_US_B [08:08] */
#define BCHP_DAVICMAC_MODE_CONTROL_FLUSH_US_B_MASK                 0x00000100
#define BCHP_DAVICMAC_MODE_CONTROL_FLUSH_US_B_SHIFT                8

/* DAVICMAC :: MODE_CONTROL :: FLUSH_US_A [07:07] */
#define BCHP_DAVICMAC_MODE_CONTROL_FLUSH_US_A_MASK                 0x00000080
#define BCHP_DAVICMAC_MODE_CONTROL_FLUSH_US_A_SHIFT                7

/* DAVICMAC :: MODE_CONTROL :: TX_TC_SEL [06:06] */
#define BCHP_DAVICMAC_MODE_CONTROL_TX_TC_SEL_MASK                  0x00000040
#define BCHP_DAVICMAC_MODE_CONTROL_TX_TC_SEL_SHIFT                 6

/* DAVICMAC :: MODE_CONTROL :: TX_ON [05:05] */
#define BCHP_DAVICMAC_MODE_CONTROL_TX_ON_MASK                      0x00000020
#define BCHP_DAVICMAC_MODE_CONTROL_TX_ON_SHIFT                     5

/* DAVICMAC :: MODE_CONTROL :: OOB_ON [04:04] */
#define BCHP_DAVICMAC_MODE_CONTROL_OOB_ON_MASK                     0x00000010
#define BCHP_DAVICMAC_MODE_CONTROL_OOB_ON_SHIFT                    4

/* DAVICMAC :: MODE_CONTROL :: RX_RATE_SEL [03:03] */
#define BCHP_DAVICMAC_MODE_CONTROL_RX_RATE_SEL_MASK                0x00000008
#define BCHP_DAVICMAC_MODE_CONTROL_RX_RATE_SEL_SHIFT               3

/* DAVICMAC :: MODE_CONTROL :: TX_RATE_SEL [02:01] */
#define BCHP_DAVICMAC_MODE_CONTROL_TX_RATE_SEL_MASK                0x00000006
#define BCHP_DAVICMAC_MODE_CONTROL_TX_RATE_SEL_SHIFT               1

/* DAVICMAC :: MODE_CONTROL :: INVALID_PACKETS_ALLOWED [00:00] */
#define BCHP_DAVICMAC_MODE_CONTROL_INVALID_PACKETS_ALLOWED_MASK    0x00000001
#define BCHP_DAVICMAC_MODE_CONTROL_INVALID_PACKETS_ALLOWED_SHIFT   0

/***************************************************************************
 *INTERRUPT_STATUS_1 - DAVIC mode interrupt status 1 register
 ***************************************************************************/
/* DAVICMAC :: INTERRUPT_STATUS_1 :: reserved0 [31:28] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_reserved0_MASK            0xf0000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_reserved0_SHIFT           28

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F27 [27:27] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F27_MASK                  0x08000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F27_SHIFT                 27

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F26 [26:26] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F26_MASK                  0x04000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F26_SHIFT                 26

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F25 [25:25] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F25_MASK                  0x02000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F25_SHIFT                 25

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F24 [24:24] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F24_MASK                  0x01000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F24_SHIFT                 24

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F23 [23:23] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F23_MASK                  0x00800000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F23_SHIFT                 23

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F22 [22:22] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F22_MASK                  0x00400000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F22_SHIFT                 22

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F21 [21:21] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F21_MASK                  0x00200000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F21_SHIFT                 21

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F20 [20:20] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F20_MASK                  0x00100000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F20_SHIFT                 20

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F19 [19:19] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F19_MASK                  0x00080000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F19_SHIFT                 19

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F18 [18:18] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F18_MASK                  0x00040000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F18_SHIFT                 18

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F17 [17:17] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F17_MASK                  0x00020000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F17_SHIFT                 17

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F16 [16:16] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F16_MASK                  0x00010000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F16_SHIFT                 16

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F15 [15:15] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F15_MASK                  0x00008000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F15_SHIFT                 15

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F14 [14:14] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F14_MASK                  0x00004000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F14_SHIFT                 14

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F13 [13:13] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F13_MASK                  0x00002000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F13_SHIFT                 13

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F12 [12:12] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F12_MASK                  0x00001000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F12_SHIFT                 12

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F11 [11:11] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F11_MASK                  0x00000800
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F11_SHIFT                 11

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F10 [10:10] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F10_MASK                  0x00000400
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F10_SHIFT                 10

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F9 [09:09] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F9_MASK                   0x00000200
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F9_SHIFT                  9

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F8 [08:08] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F8_MASK                   0x00000100
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F8_SHIFT                  8

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F7 [07:07] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F7_MASK                   0x00000080
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F7_SHIFT                  7

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F6 [06:06] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F6_MASK                   0x00000040
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F6_SHIFT                  6

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F5 [05:05] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F5_MASK                   0x00000020
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F5_SHIFT                  5

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F4 [04:04] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F4_MASK                   0x00000010
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F4_SHIFT                  4

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F3 [03:03] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F3_MASK                   0x00000008
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F3_SHIFT                  3

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F2 [02:02] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F2_MASK                   0x00000004
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F2_SHIFT                  2

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F1 [01:01] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F1_MASK                   0x00000002
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F1_SHIFT                  1

/* DAVICMAC :: INTERRUPT_STATUS_1 :: F0 [00:00] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F0_MASK                   0x00000001
#define BCHP_DAVICMAC_INTERRUPT_STATUS_1_F0_SHIFT                  0

/***************************************************************************
 *INTERRUPT_STATUS_2 - DAVIC mode interrupt status 2 register
 ***************************************************************************/
/* DAVICMAC :: INTERRUPT_STATUS_2 :: reserved0 [31:27] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_reserved0_MASK            0xf8000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_reserved0_SHIFT           27

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F26 [26:26] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F26_MASK                  0x04000000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F26_SHIFT                 26

/* DAVICMAC :: INTERRUPT_STATUS_2 :: reserved1 [25:22] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_reserved1_MASK            0x03c00000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_reserved1_SHIFT           22

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F21 [21:21] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F21_MASK                  0x00200000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F21_SHIFT                 21

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F20 [20:20] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F20_MASK                  0x00100000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F20_SHIFT                 20

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F19 [19:19] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F19_MASK                  0x00080000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F19_SHIFT                 19

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F18 [18:18] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F18_MASK                  0x00040000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F18_SHIFT                 18

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F17 [17:17] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F17_MASK                  0x00020000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F17_SHIFT                 17

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F16 [16:16] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F16_MASK                  0x00010000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F16_SHIFT                 16

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F15 [15:15] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F15_MASK                  0x00008000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F15_SHIFT                 15

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F14 [14:14] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F14_MASK                  0x00004000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F14_SHIFT                 14

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F13 [13:13] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F13_MASK                  0x00002000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F13_SHIFT                 13

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F12 [12:12] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F12_MASK                  0x00001000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F12_SHIFT                 12

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F11 [11:11] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F11_MASK                  0x00000800
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F11_SHIFT                 11

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F10 [10:10] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F10_MASK                  0x00000400
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F10_SHIFT                 10

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F9 [09:09] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F9_MASK                   0x00000200
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F9_SHIFT                  9

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F8 [08:08] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F8_MASK                   0x00000100
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F8_SHIFT                  8

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F7 [07:07] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F7_MASK                   0x00000080
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F7_SHIFT                  7

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F6 [06:06] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F6_MASK                   0x00000040
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F6_SHIFT                  6

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F5 [05:05] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F5_MASK                   0x00000020
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F5_SHIFT                  5

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F4 [04:04] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F4_MASK                   0x00000010
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F4_SHIFT                  4

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F3 [03:03] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F3_MASK                   0x00000008
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F3_SHIFT                  3

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F2 [02:02] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F2_MASK                   0x00000004
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F2_SHIFT                  2

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F1 [01:01] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F1_MASK                   0x00000002
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F1_SHIFT                  1

/* DAVICMAC :: INTERRUPT_STATUS_2 :: F0 [00:00] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F0_MASK                   0x00000001
#define BCHP_DAVICMAC_INTERRUPT_STATUS_2_F0_SHIFT                  0

/***************************************************************************
 *INTERRUPT_STATUS_3 - DAVIC mode interrupt status 2 register
 ***************************************************************************/
/* DAVICMAC :: INTERRUPT_STATUS_3 :: reserved0 [31:16] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_3_reserved0_MASK            0xffff0000
#define BCHP_DAVICMAC_INTERRUPT_STATUS_3_reserved0_SHIFT           16

/* DAVICMAC :: INTERRUPT_STATUS_3 :: INTERRUPTS [15:00] */
#define BCHP_DAVICMAC_INTERRUPT_STATUS_3_INTERRUPTS_MASK           0x0000ffff
#define BCHP_DAVICMAC_INTERRUPT_STATUS_3_INTERRUPTS_SHIFT          0

/***************************************************************************
 *INTERRUPT_MASK_1 - DAVIC mode interrupt mask 1 register
 ***************************************************************************/
/* DAVICMAC :: INTERRUPT_MASK_1 :: reserved0 [31:28] */
#define BCHP_DAVICMAC_INTERRUPT_MASK_1_reserved0_MASK              0xf0000000
#define BCHP_DAVICMAC_INTERRUPT_MASK_1_reserved0_SHIFT             28

/* DAVICMAC :: INTERRUPT_MASK_1 :: MASK [27:00] */
#define BCHP_DAVICMAC_INTERRUPT_MASK_1_MASK_MASK                   0x0fffffff
#define BCHP_DAVICMAC_INTERRUPT_MASK_1_MASK_SHIFT                  0

/***************************************************************************
 *INTERRUPT_MASK_2 - DAVIC mode interrupt mask 2 register
 ***************************************************************************/
/* DAVICMAC :: INTERRUPT_MASK_2 :: reserved0 [31:27] */
#define BCHP_DAVICMAC_INTERRUPT_MASK_2_reserved0_MASK              0xf8000000
#define BCHP_DAVICMAC_INTERRUPT_MASK_2_reserved0_SHIFT             27

/* DAVICMAC :: INTERRUPT_MASK_2 :: MASK [26:00] */
#define BCHP_DAVICMAC_INTERRUPT_MASK_2_MASK_MASK                   0x07ffffff
#define BCHP_DAVICMAC_INTERRUPT_MASK_2_MASK_SHIFT                  0

/***************************************************************************
 *INTERRUPT_MASK_3 - DAVIC mode interrupt mask 3 register
 ***************************************************************************/
/* DAVICMAC :: INTERRUPT_MASK_3 :: reserved0 [31:16] */
#define BCHP_DAVICMAC_INTERRUPT_MASK_3_reserved0_MASK              0xffff0000
#define BCHP_DAVICMAC_INTERRUPT_MASK_3_reserved0_SHIFT             16

/* DAVICMAC :: INTERRUPT_MASK_3 :: MASK [15:00] */
#define BCHP_DAVICMAC_INTERRUPT_MASK_3_MASK_MASK                   0x0000ffff
#define BCHP_DAVICMAC_INTERRUPT_MASK_3_MASK_SHIFT                  0

/***************************************************************************
 *TIME_OFFSET - DAVIC time offset register
 ***************************************************************************/
/* DAVICMAC :: TIME_OFFSET :: CPU_OFFSET [31:16] */
#define BCHP_DAVICMAC_TIME_OFFSET_CPU_OFFSET_MASK                  0xffff0000
#define BCHP_DAVICMAC_TIME_OFFSET_CPU_OFFSET_SHIFT                 16

/* DAVICMAC :: TIME_OFFSET :: TX_OFFSET [15:00] */
#define BCHP_DAVICMAC_TIME_OFFSET_TX_OFFSET_MASK                   0x0000ffff
#define BCHP_DAVICMAC_TIME_OFFSET_TX_OFFSET_SHIFT                  0

/***************************************************************************
 *RI_FLAGS - DAVIC RI Flags register
 ***************************************************************************/
/* DAVICMAC :: RI_FLAGS :: ALL_HIGH [31:31] */
#define BCHP_DAVICMAC_RI_FLAGS_ALL_HIGH_MASK                       0x80000000
#define BCHP_DAVICMAC_RI_FLAGS_ALL_HIGH_SHIFT                      31

/* DAVICMAC :: RI_FLAGS :: reserved0 [30:20] */
#define BCHP_DAVICMAC_RI_FLAGS_reserved0_MASK                      0x7ff00000
#define BCHP_DAVICMAC_RI_FLAGS_reserved0_SHIFT                     20

/* DAVICMAC :: RI_FLAGS :: VALID [19:19] */
#define BCHP_DAVICMAC_RI_FLAGS_VALID_MASK                          0x00080000
#define BCHP_DAVICMAC_RI_FLAGS_VALID_SHIFT                         19

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT1_RI [18:18] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT1_RI_MASK                   0x00040000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT1_RI_SHIFT                  18

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT2_RI [17:17] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT2_RI_MASK                   0x00020000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT2_RI_SHIFT                  17

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT3_RI [16:16] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT3_RI_MASK                   0x00010000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT3_RI_SHIFT                  16

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT4_RI [15:15] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT4_RI_MASK                   0x00008000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT4_RI_SHIFT                  15

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT5_RI [14:14] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT5_RI_MASK                   0x00004000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT5_RI_SHIFT                  14

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT6_RI [13:13] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT6_RI_MASK                   0x00002000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT6_RI_SHIFT                  13

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT7_RI [12:12] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT7_RI_MASK                   0x00001000
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT7_RI_SHIFT                  12

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT8_RI [11:11] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT8_RI_MASK                   0x00000800
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT8_RI_SHIFT                  11

/* DAVICMAC :: RI_FLAGS :: RN2_SLOT9_RI [10:10] */
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT9_RI_MASK                   0x00000400
#define BCHP_DAVICMAC_RI_FLAGS_RN2_SLOT9_RI_SHIFT                  10

/* DAVICMAC :: RI_FLAGS :: RN1_VALID [09:09] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_VALID_MASK                      0x00000200
#define BCHP_DAVICMAC_RI_FLAGS_RN1_VALID_SHIFT                     9

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT1_RI [08:08] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT1_RI_MASK                   0x00000100
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT1_RI_SHIFT                  8

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT2_RI [07:07] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT2_RI_MASK                   0x00000080
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT2_RI_SHIFT                  7

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT3_RI [06:06] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT3_RI_MASK                   0x00000040
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT3_RI_SHIFT                  6

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT4_RI [05:05] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT4_RI_MASK                   0x00000020
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT4_RI_SHIFT                  5

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT5_RI [04:04] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT5_RI_MASK                   0x00000010
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT5_RI_SHIFT                  4

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT6_RI [03:03] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT6_RI_MASK                   0x00000008
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT6_RI_SHIFT                  3

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT7_RI [02:02] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT7_RI_MASK                   0x00000004
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT7_RI_SHIFT                  2

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT8_RI [01:01] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT8_RI_MASK                   0x00000002
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT8_RI_SHIFT                  1

/* DAVICMAC :: RI_FLAGS :: RN1_SLOT9_RI [00:00] */
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT9_RI_MASK                   0x00000001
#define BCHP_DAVICMAC_RI_FLAGS_RN1_SLOT9_RI_SHIFT                  0

/***************************************************************************
 *BDF - DAVIC BDF register
 ***************************************************************************/
/* DAVICMAC :: BDF :: MBITS_VALID [31:31] */
#define BCHP_DAVICMAC_BDF_MBITS_VALID_MASK                         0x80000000
#define BCHP_DAVICMAC_BDF_MBITS_VALID_SHIFT                        31

/* DAVICMAC :: BDF :: MBITS [30:19] */
#define BCHP_DAVICMAC_BDF_MBITS_MASK                               0x7ff80000
#define BCHP_DAVICMAC_BDF_MBITS_SHIFT                              19

/* DAVICMAC :: BDF :: reserved0 [18:18] */
#define BCHP_DAVICMAC_BDF_reserved0_MASK                           0x00040000
#define BCHP_DAVICMAC_BDF_reserved0_SHIFT                          18

/* DAVICMAC :: BDF :: RN2_SLOT_IND [17:17] */
#define BCHP_DAVICMAC_BDF_RN2_SLOT_IND_MASK                        0x00020000
#define BCHP_DAVICMAC_BDF_RN2_SLOT_IND_SHIFT                       17

/* DAVICMAC :: BDF :: RN2_RESV_CTRL [16:15] */
#define BCHP_DAVICMAC_BDF_RN2_RESV_CTRL_MASK                       0x00018000
#define BCHP_DAVICMAC_BDF_RN2_RESV_CTRL_SHIFT                      15

/* DAVICMAC :: BDF :: RN2_SLOT_BNDRY [14:09] */
#define BCHP_DAVICMAC_BDF_RN2_SLOT_BNDRY_MASK                      0x00007e00
#define BCHP_DAVICMAC_BDF_RN2_SLOT_BNDRY_SHIFT                     9

/* DAVICMAC :: BDF :: RN1_SLOT_IND [08:08] */
#define BCHP_DAVICMAC_BDF_RN1_SLOT_IND_MASK                        0x00000100
#define BCHP_DAVICMAC_BDF_RN1_SLOT_IND_SHIFT                       8

/* DAVICMAC :: BDF :: RN1_RESV_CTRL [07:06] */
#define BCHP_DAVICMAC_BDF_RN1_RESV_CTRL_MASK                       0x000000c0
#define BCHP_DAVICMAC_BDF_RN1_RESV_CTRL_SHIFT                      6

/* DAVICMAC :: BDF :: RN1_SLOT_BNDRY [05:00] */
#define BCHP_DAVICMAC_BDF_RN1_SLOT_BNDRY_MASK                      0x0000003f
#define BCHP_DAVICMAC_BDF_RN1_SLOT_BNDRY_SHIFT                     0

/***************************************************************************
 *CURRENT_SLOT_1 - DAVIC current slot 1 register
 ***************************************************************************/
/* DAVICMAC :: CURRENT_SLOT_1 :: reserved0 [31:31] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_reserved0_MASK                0x80000000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_reserved0_SHIFT               31

/* DAVICMAC :: CURRENT_SLOT_1 :: RANGING_SLOT [30:30] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_RANGING_SLOT_MASK             0x40000000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_RANGING_SLOT_SHIFT            30

/* DAVICMAC :: CURRENT_SLOT_1 :: CONTENTION_SLOT [29:29] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_CONTENTION_SLOT_MASK          0x20000000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_CONTENTION_SLOT_SHIFT         29

/* DAVICMAC :: CURRENT_SLOT_1 :: RESERVED_SLOT [28:28] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_RESERVED_SLOT_MASK            0x10000000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_RESERVED_SLOT_SHIFT           28

/* DAVICMAC :: CURRENT_SLOT_1 :: FIXED_SLOT [27:27] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_FIXED_SLOT_MASK               0x08000000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_FIXED_SLOT_SHIFT              27

/* DAVICMAC :: CURRENT_SLOT_1 :: FIXEDRATE_SLOT [26:26] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_FIXEDRATE_SLOT_MASK           0x04000000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_FIXEDRATE_SLOT_SHIFT          26

/* DAVICMAC :: CURRENT_SLOT_1 :: reserved1 [25:21] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_reserved1_MASK                0x03e00000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_reserved1_SHIFT               21

/* DAVICMAC :: CURRENT_SLOT_1 :: REL_SLOT_NUMBER [20:16] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_REL_SLOT_NUMBER_MASK          0x001f0000
#define BCHP_DAVICMAC_CURRENT_SLOT_1_REL_SLOT_NUMBER_SHIFT         16

/* DAVICMAC :: CURRENT_SLOT_1 :: BASE_SLOT_NUMBER [15:00] */
#define BCHP_DAVICMAC_CURRENT_SLOT_1_BASE_SLOT_NUMBER_MASK         0x0000ffff
#define BCHP_DAVICMAC_CURRENT_SLOT_1_BASE_SLOT_NUMBER_SHIFT        0

/***************************************************************************
 *CURRENT_SLOT_2 - DAVIC current slot 2 register
 ***************************************************************************/
/* DAVICMAC :: CURRENT_SLOT_2 :: RANGING_SLOT [31:31] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RANGING_SLOT_MASK             0x80000000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RANGING_SLOT_SHIFT            31

/* DAVICMAC :: CURRENT_SLOT_2 :: CONTENTION_SLOT [30:30] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_CONTENTION_SLOT_MASK          0x40000000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_CONTENTION_SLOT_SHIFT         30

/* DAVICMAC :: CURRENT_SLOT_2 :: RESERVED_SLOT [29:29] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RESERVED_SLOT_MASK            0x20000000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RESERVED_SLOT_SHIFT           29

/* DAVICMAC :: CURRENT_SLOT_2 :: FIXEDRATE_SLOT [28:28] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_FIXEDRATE_SLOT_MASK           0x10000000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_FIXEDRATE_SLOT_SHIFT          28

/* DAVICMAC :: CURRENT_SLOT_2 :: RANGING_BNDRY [27:24] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RANGING_BNDRY_MASK            0x0f000000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RANGING_BNDRY_SHIFT           24

/* DAVICMAC :: CURRENT_SLOT_2 :: CONT_RSVD_BNDRY [23:20] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_CONT_RSVD_BNDRY_MASK          0x00f00000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_CONT_RSVD_BNDRY_SHIFT         20

/* DAVICMAC :: CURRENT_SLOT_2 :: RSVD_FIXED_BNDRY [19:16] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RSVD_FIXED_BNDRY_MASK         0x000f0000
#define BCHP_DAVICMAC_CURRENT_SLOT_2_RSVD_FIXED_BNDRY_SHIFT        16

/* DAVICMAC :: CURRENT_SLOT_2 :: ABS_SLOT_NUMBER [15:00] */
#define BCHP_DAVICMAC_CURRENT_SLOT_2_ABS_SLOT_NUMBER_MASK          0x0000ffff
#define BCHP_DAVICMAC_CURRENT_SLOT_2_ABS_SLOT_NUMBER_SHIFT         0

/***************************************************************************
 *TRANSMISSION_SLOT - DAVIC transmission slot register
 ***************************************************************************/
/* DAVICMAC :: TRANSMISSION_SLOT :: reserved0 [31:31] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_reserved0_MASK             0x80000000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_reserved0_SHIFT            31

/* DAVICMAC :: TRANSMISSION_SLOT :: RANGING_SLOT [30:30] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_RANGING_SLOT_MASK          0x40000000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_RANGING_SLOT_SHIFT         30

/* DAVICMAC :: TRANSMISSION_SLOT :: CONTENTION_SLOT [29:29] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_CONTENTION_SLOT_MASK       0x20000000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_CONTENTION_SLOT_SHIFT      29

/* DAVICMAC :: TRANSMISSION_SLOT :: RESERVED_SLOT [28:28] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_RESERVED_SLOT_MASK         0x10000000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_RESERVED_SLOT_SHIFT        28

/* DAVICMAC :: TRANSMISSION_SLOT :: FIXED_SLOT [27:27] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_FIXED_SLOT_MASK            0x08000000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_FIXED_SLOT_SHIFT           27

/* DAVICMAC :: TRANSMISSION_SLOT :: FIXEDRATE_SLOT [26:26] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_FIXEDRATE_SLOT_MASK        0x04000000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_FIXEDRATE_SLOT_SHIFT       26

/* DAVICMAC :: TRANSMISSION_SLOT :: reserved1 [25:21] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_reserved1_MASK             0x03e00000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_reserved1_SHIFT            21

/* DAVICMAC :: TRANSMISSION_SLOT :: REL_SLOT_NUMBER [20:16] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_REL_SLOT_NUMBER_MASK       0x001f0000
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_REL_SLOT_NUMBER_SHIFT      16

/* DAVICMAC :: TRANSMISSION_SLOT :: BASE_SLOT_NUMBER [15:00] */
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_BASE_SLOT_NUMBER_MASK      0x0000ffff
#define BCHP_DAVICMAC_TRANSMISSION_SLOT_BASE_SLOT_NUMBER_SHIFT     0

/***************************************************************************
 *CONTENTION_COUNTER - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CONTENTION_COUNTER :: reserved0 [31:16] */
#define BCHP_DAVICMAC_CONTENTION_COUNTER_reserved0_MASK            0xffff0000
#define BCHP_DAVICMAC_CONTENTION_COUNTER_reserved0_SHIFT           16

/* DAVICMAC :: CONTENTION_COUNTER :: SLOT_COUNT [15:00] */
#define BCHP_DAVICMAC_CONTENTION_COUNTER_SLOT_COUNT_MASK           0x0000ffff
#define BCHP_DAVICMAC_CONTENTION_COUNTER_SLOT_COUNT_SHIFT          0

/***************************************************************************
 *US_MBITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_MBITS :: SELECT [31:31] */
#define BCHP_DAVICMAC_US_MBITS_SELECT_MASK                         0x80000000
#define BCHP_DAVICMAC_US_MBITS_SELECT_SHIFT                        31

/* DAVICMAC :: US_MBITS :: IMMEDIATE [30:30] */
#define BCHP_DAVICMAC_US_MBITS_IMMEDIATE_MASK                      0x40000000
#define BCHP_DAVICMAC_US_MBITS_IMMEDIATE_SHIFT                     30

/* DAVICMAC :: US_MBITS :: UPPER_LIMIT [29:20] */
#define BCHP_DAVICMAC_US_MBITS_UPPER_LIMIT_MASK                    0x3ff00000
#define BCHP_DAVICMAC_US_MBITS_UPPER_LIMIT_SHIFT                   20

/* DAVICMAC :: US_MBITS :: US_MBITS_TXNOW [19:10] */
#define BCHP_DAVICMAC_US_MBITS_US_MBITS_TXNOW_MASK                 0x000ffc00
#define BCHP_DAVICMAC_US_MBITS_US_MBITS_TXNOW_SHIFT                10

/* DAVICMAC :: US_MBITS :: US_MBITS_ESF [09:00] */
#define BCHP_DAVICMAC_US_MBITS_US_MBITS_ESF_MASK                   0x000003ff
#define BCHP_DAVICMAC_US_MBITS_US_MBITS_ESF_SHIFT                  0

/***************************************************************************
 *RI_CAPTURE - DAVIC RI Flags register
 ***************************************************************************/
/* DAVICMAC :: RI_CAPTURE :: ALL_HIGH [31:31] */
#define BCHP_DAVICMAC_RI_CAPTURE_ALL_HIGH_MASK                     0x80000000
#define BCHP_DAVICMAC_RI_CAPTURE_ALL_HIGH_SHIFT                    31

/* DAVICMAC :: RI_CAPTURE :: reserved0 [30:20] */
#define BCHP_DAVICMAC_RI_CAPTURE_reserved0_MASK                    0x7ff00000
#define BCHP_DAVICMAC_RI_CAPTURE_reserved0_SHIFT                   20

/* DAVICMAC :: RI_CAPTURE :: VALID [19:19] */
#define BCHP_DAVICMAC_RI_CAPTURE_VALID_MASK                        0x00080000
#define BCHP_DAVICMAC_RI_CAPTURE_VALID_SHIFT                       19

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT1_RI [18:18] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT1_RI_MASK                 0x00040000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT1_RI_SHIFT                18

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT2_RI [17:17] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT2_RI_MASK                 0x00020000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT2_RI_SHIFT                17

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT3_RI [16:16] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT3_RI_MASK                 0x00010000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT3_RI_SHIFT                16

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT4_RI [15:15] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT4_RI_MASK                 0x00008000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT4_RI_SHIFT                15

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT5_RI [14:14] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT5_RI_MASK                 0x00004000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT5_RI_SHIFT                14

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT6_RI [13:13] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT6_RI_MASK                 0x00002000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT6_RI_SHIFT                13

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT7_RI [12:12] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT7_RI_MASK                 0x00001000
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT7_RI_SHIFT                12

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT8_RI [11:11] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT8_RI_MASK                 0x00000800
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT8_RI_SHIFT                11

/* DAVICMAC :: RI_CAPTURE :: RN2_SLOT9_RI [10:10] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT9_RI_MASK                 0x00000400
#define BCHP_DAVICMAC_RI_CAPTURE_RN2_SLOT9_RI_SHIFT                10

/* DAVICMAC :: RI_CAPTURE :: RN1_VALID [09:09] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_VALID_MASK                    0x00000200
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_VALID_SHIFT                   9

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT1_RI [08:08] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT1_RI_MASK                 0x00000100
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT1_RI_SHIFT                8

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT2_RI [07:07] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT2_RI_MASK                 0x00000080
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT2_RI_SHIFT                7

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT3_RI [06:06] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT3_RI_MASK                 0x00000040
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT3_RI_SHIFT                6

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT4_RI [05:05] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT4_RI_MASK                 0x00000020
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT4_RI_SHIFT                5

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT5_RI [04:04] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT5_RI_MASK                 0x00000010
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT5_RI_SHIFT                4

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT6_RI [03:03] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT6_RI_MASK                 0x00000008
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT6_RI_SHIFT                3

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT7_RI [02:02] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT7_RI_MASK                 0x00000004
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT7_RI_SHIFT                2

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT8_RI [01:01] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT8_RI_MASK                 0x00000002
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT8_RI_SHIFT                1

/* DAVICMAC :: RI_CAPTURE :: RN1_SLOT9_RI [00:00] */
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT9_RI_MASK                 0x00000001
#define BCHP_DAVICMAC_RI_CAPTURE_RN1_SLOT9_RI_SHIFT                0

/***************************************************************************
 *TC_PREPEND_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: TC_PREPEND_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_TC_PREPEND_MSB_F1_MASK                       0xffffffff
#define BCHP_DAVICMAC_TC_PREPEND_MSB_F1_SHIFT                      0

/***************************************************************************
 *TC_PREPEND_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: TC_PREPEND_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_TC_PREPEND_LSB_F1_MASK                       0xffffffff
#define BCHP_DAVICMAC_TC_PREPEND_LSB_F1_SHIFT                      0

/***************************************************************************
 *TX_OOB_RN1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: TX_OOB_RN1 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_TX_OOB_RN1_reserved0_MASK                    0xfe000000
#define BCHP_DAVICMAC_TX_OOB_RN1_reserved0_SHIFT                   25

/* DAVICMAC :: TX_OOB_RN1 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_TX_OOB_RN1_VALID_FLAG_MASK                   0x01000000
#define BCHP_DAVICMAC_TX_OOB_RN1_VALID_FLAG_SHIFT                  24

/* DAVICMAC :: TX_OOB_RN1 :: Rna [23:16] */
#define BCHP_DAVICMAC_TX_OOB_RN1_Rna_MASK                          0x00ff0000
#define BCHP_DAVICMAC_TX_OOB_RN1_Rna_SHIFT                         16

/* DAVICMAC :: TX_OOB_RN1 :: Rnb [15:08] */
#define BCHP_DAVICMAC_TX_OOB_RN1_Rnb_MASK                          0x0000ff00
#define BCHP_DAVICMAC_TX_OOB_RN1_Rnb_SHIFT                         8

/* DAVICMAC :: TX_OOB_RN1 :: Rnc [07:00] */
#define BCHP_DAVICMAC_TX_OOB_RN1_Rnc_MASK                          0x000000ff
#define BCHP_DAVICMAC_TX_OOB_RN1_Rnc_SHIFT                         0

/***************************************************************************
 *TX_OOB_RN2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: TX_OOB_RN2 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_TX_OOB_RN2_reserved0_MASK                    0xfe000000
#define BCHP_DAVICMAC_TX_OOB_RN2_reserved0_SHIFT                   25

/* DAVICMAC :: TX_OOB_RN2 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_TX_OOB_RN2_VALID_FLAG_MASK                   0x01000000
#define BCHP_DAVICMAC_TX_OOB_RN2_VALID_FLAG_SHIFT                  24

/* DAVICMAC :: TX_OOB_RN2 :: Rna [23:16] */
#define BCHP_DAVICMAC_TX_OOB_RN2_Rna_MASK                          0x00ff0000
#define BCHP_DAVICMAC_TX_OOB_RN2_Rna_SHIFT                         16

/* DAVICMAC :: TX_OOB_RN2 :: Rnb [15:08] */
#define BCHP_DAVICMAC_TX_OOB_RN2_Rnb_MASK                          0x0000ff00
#define BCHP_DAVICMAC_TX_OOB_RN2_Rnb_SHIFT                         8

/* DAVICMAC :: TX_OOB_RN2 :: Rnc [07:00] */
#define BCHP_DAVICMAC_TX_OOB_RN2_Rnc_MASK                          0x000000ff
#define BCHP_DAVICMAC_TX_OOB_RN2_Rnc_SHIFT                         0

/***************************************************************************
 *TX_OH_BITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: TX_OH_BITS :: reserved0 [31:25] */
#define BCHP_DAVICMAC_TX_OH_BITS_reserved0_MASK                    0xfe000000
#define BCHP_DAVICMAC_TX_OH_BITS_reserved0_SHIFT                   25

/* DAVICMAC :: TX_OH_BITS :: OH_VALID [24:24] */
#define BCHP_DAVICMAC_TX_OH_BITS_OH_VALID_MASK                     0x01000000
#define BCHP_DAVICMAC_TX_OH_BITS_OH_VALID_SHIFT                    24

/* DAVICMAC :: TX_OH_BITS :: OH_BITS [23:00] */
#define BCHP_DAVICMAC_TX_OH_BITS_OH_BITS_MASK                      0x00ffffff
#define BCHP_DAVICMAC_TX_OH_BITS_OH_BITS_SHIFT                     0

/***************************************************************************
 *ATM_VPI_VCI_1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_1 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_1 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_1 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_1 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_1 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_1_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_1 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_1_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_1_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_2 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_2 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_2 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_2 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_2 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_2_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_2 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_2_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_2_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_3 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_3 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_3 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_3 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_3 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_3 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_3_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_3 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_3 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_3_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_3_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_4 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_4 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_4 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_4 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_4 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_4 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_4_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_4 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_4 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_4_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_4_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_5 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_5 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_5 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_5 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_5 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_5 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_5_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_5 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_5 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_5_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_5_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_6 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_6 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_6 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_6 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_6 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_6 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_6_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_6 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_6 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_6_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_6_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_7 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_7 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_7 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_7 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_7 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_7 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_7_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_7 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_7 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_7_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_7_MASK_SHIFT                0

/***************************************************************************
 *ATM_VPI_VCI_8 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_8 :: GFC [31:28] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_GFC_MASK                       0xf0000000
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_GFC_SHIFT                      28

/* DAVICMAC :: ATM_VPI_VCI_8 :: VPI [27:20] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_VPI_MASK                       0x0ff00000
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_VPI_SHIFT                      20

/* DAVICMAC :: ATM_VPI_VCI_8 :: VCI [19:04] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_VCI_MASK                       0x000ffff0
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_VCI_SHIFT                      4

/* DAVICMAC :: ATM_VPI_VCI_8 :: PT [03:01] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_PT_MASK                        0x0000000e
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_PT_SHIFT                       1

/* DAVICMAC :: ATM_VPI_VCI_8 :: CLP [00:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_CLP_MASK                       0x00000001
#define BCHP_DAVICMAC_ATM_VPI_VCI_8_CLP_SHIFT                      0

/***************************************************************************
 *ATM_VPI_VCI_MASK_8 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_VPI_VCI_MASK_8 :: MASK [31:00] */
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_8_MASK_MASK                 0xffffffff
#define BCHP_DAVICMAC_ATM_VPI_VCI_MASK_8_MASK_SHIFT                0

/***************************************************************************
 *ATM_PT - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: ATM_PT :: reserved0 [31:16] */
#define BCHP_DAVICMAC_ATM_PT_reserved0_MASK                        0xffff0000
#define BCHP_DAVICMAC_ATM_PT_reserved0_SHIFT                       16

/* DAVICMAC :: ATM_PT :: START_MASK [15:12] */
#define BCHP_DAVICMAC_ATM_PT_START_MASK_MASK                       0x0000f000
#define BCHP_DAVICMAC_ATM_PT_START_MASK_SHIFT                      12

/* DAVICMAC :: ATM_PT :: START_PT [11:09] */
#define BCHP_DAVICMAC_ATM_PT_START_PT_MASK                         0x00000e00
#define BCHP_DAVICMAC_ATM_PT_START_PT_SHIFT                        9

/* DAVICMAC :: ATM_PT :: START_CLP [08:08] */
#define BCHP_DAVICMAC_ATM_PT_START_CLP_MASK                        0x00000100
#define BCHP_DAVICMAC_ATM_PT_START_CLP_SHIFT                       8

/* DAVICMAC :: ATM_PT :: END_MASK [07:04] */
#define BCHP_DAVICMAC_ATM_PT_END_MASK_MASK                         0x000000f0
#define BCHP_DAVICMAC_ATM_PT_END_MASK_SHIFT                        4

/* DAVICMAC :: ATM_PT :: END_PT [03:01] */
#define BCHP_DAVICMAC_ATM_PT_END_PT_MASK                           0x0000000e
#define BCHP_DAVICMAC_ATM_PT_END_PT_SHIFT                          1

/* DAVICMAC :: ATM_PT :: END_CLP [00:00] */
#define BCHP_DAVICMAC_ATM_PT_END_CLP_MASK                          0x00000001
#define BCHP_DAVICMAC_ATM_PT_END_CLP_SHIFT                         0

/***************************************************************************
 *US_MISC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_MISC :: reserved0 [31:26] */
#define BCHP_DAVICMAC_US_MISC_reserved0_MASK                       0xfc000000
#define BCHP_DAVICMAC_US_MISC_reserved0_SHIFT                      26

/* DAVICMAC :: US_MISC :: TRANSMIT_LAST [25:25] */
#define BCHP_DAVICMAC_US_MISC_TRANSMIT_LAST_MASK                   0x02000000
#define BCHP_DAVICMAC_US_MISC_TRANSMIT_LAST_SHIFT                  25

/* DAVICMAC :: US_MISC :: TRANSMIT_NEW [24:24] */
#define BCHP_DAVICMAC_US_MISC_TRANSMIT_NEW_MASK                    0x01000000
#define BCHP_DAVICMAC_US_MISC_TRANSMIT_NEW_SHIFT                   24

/* DAVICMAC :: US_MISC :: reserved1 [23:16] */
#define BCHP_DAVICMAC_US_MISC_reserved1_MASK                       0x00ff0000
#define BCHP_DAVICMAC_US_MISC_reserved1_SHIFT                      16

/* DAVICMAC :: US_MISC :: US_A_FIFO_SIZE [15:12] */
#define BCHP_DAVICMAC_US_MISC_US_A_FIFO_SIZE_MASK                  0x0000f000
#define BCHP_DAVICMAC_US_MISC_US_A_FIFO_SIZE_SHIFT                 12

/* DAVICMAC :: US_MISC :: US_B_FIFO_SIZE [11:08] */
#define BCHP_DAVICMAC_US_MISC_US_B_FIFO_SIZE_MASK                  0x00000f00
#define BCHP_DAVICMAC_US_MISC_US_B_FIFO_SIZE_SHIFT                 8

/* DAVICMAC :: US_MISC :: DELAY [07:00] */
#define BCHP_DAVICMAC_US_MISC_DELAY_MASK                           0x000000ff
#define BCHP_DAVICMAC_US_MISC_DELAY_SHIFT                          0

/***************************************************************************
 *US_CHANNEL - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_CHANNEL :: reserved0 [31:08] */
#define BCHP_DAVICMAC_US_CHANNEL_reserved0_MASK                    0xffffff00
#define BCHP_DAVICMAC_US_CHANNEL_reserved0_SHIFT                   8

/* DAVICMAC :: US_CHANNEL :: OOB_CAPTURE_RN2 [07:04] */
#define BCHP_DAVICMAC_US_CHANNEL_OOB_CAPTURE_RN2_MASK              0x000000f0
#define BCHP_DAVICMAC_US_CHANNEL_OOB_CAPTURE_RN2_SHIFT             4

/* DAVICMAC :: US_CHANNEL :: OOB_CAPTURE_RN1 [03:00] */
#define BCHP_DAVICMAC_US_CHANNEL_OOB_CAPTURE_RN1_MASK              0x0000000f
#define BCHP_DAVICMAC_US_CHANNEL_OOB_CAPTURE_RN1_SHIFT             0

/***************************************************************************
 *US_A_SLOT_ASSIGN - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_A_SLOT_ASSIGN :: FULL_FLAG [31:31] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_FULL_FLAG_MASK              0x80000000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_FULL_FLAG_SHIFT             31

/* DAVICMAC :: US_A_SLOT_ASSIGN :: OVERFLOW_FLAG [30:30] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_OVERFLOW_FLAG_MASK          0x40000000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_OVERFLOW_FLAG_SHIFT         30

/* DAVICMAC :: US_A_SLOT_ASSIGN :: EMPTY_FLAG [29:29] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_EMPTY_FLAG_MASK             0x20000000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_EMPTY_FLAG_SHIFT            29

/* DAVICMAC :: US_A_SLOT_ASSIGN :: FIFO_SIZE [28:24] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_FIFO_SIZE_MASK              0x1f000000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_FIFO_SIZE_SHIFT             24

/* DAVICMAC :: US_A_SLOT_ASSIGN :: reserved0 [23:23] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_reserved0_MASK              0x00800000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_reserved0_SHIFT             23

/* DAVICMAC :: US_A_SLOT_ASSIGN :: CRC_SEL [22:22] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_CRC_SEL_MASK                0x00400000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_CRC_SEL_SHIFT               22

/* DAVICMAC :: US_A_SLOT_ASSIGN :: SLOT_POS_SEL [21:19] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_POS_SEL_MASK           0x00380000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_POS_SEL_SHIFT          19

/* DAVICMAC :: US_A_SLOT_ASSIGN :: SLOT_TYPE [18:16] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_TYPE_MASK              0x00070000
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_TYPE_SHIFT             16

/* DAVICMAC :: US_A_SLOT_ASSIGN :: SLOT_POS_MSB [15:08] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_POS_MSB_MASK           0x0000ff00
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_POS_MSB_SHIFT          8

/* DAVICMAC :: US_A_SLOT_ASSIGN :: SLOT_POS_LSB [07:00] */
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_POS_LSB_MASK           0x000000ff
#define BCHP_DAVICMAC_US_A_SLOT_ASSIGN_SLOT_POS_LSB_SHIFT          0

/***************************************************************************
 *US_A_ATM_HEADER - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_A_ATM_HEADER :: HEADER [31:00] */
#define BCHP_DAVICMAC_US_A_ATM_HEADER_HEADER_MASK                  0xffffffff
#define BCHP_DAVICMAC_US_A_ATM_HEADER_HEADER_SHIFT                 0

/***************************************************************************
 *US_A_SAR_TRAILER - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_A_SAR_TRAILER :: reserved0 [31:16] */
#define BCHP_DAVICMAC_US_A_SAR_TRAILER_reserved0_MASK              0xffff0000
#define BCHP_DAVICMAC_US_A_SAR_TRAILER_reserved0_SHIFT             16

/* DAVICMAC :: US_A_SAR_TRAILER :: CPCS [15:08] */
#define BCHP_DAVICMAC_US_A_SAR_TRAILER_CPCS_MASK                   0x0000ff00
#define BCHP_DAVICMAC_US_A_SAR_TRAILER_CPCS_SHIFT                  8

/* DAVICMAC :: US_A_SAR_TRAILER :: CPI [07:00] */
#define BCHP_DAVICMAC_US_A_SAR_TRAILER_CPI_MASK                    0x000000ff
#define BCHP_DAVICMAC_US_A_SAR_TRAILER_CPI_SHIFT                   0

/***************************************************************************
 *US_B_SLOT_ASSIGN - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_B_SLOT_ASSIGN :: FULL_FLAG [31:31] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_FULL_FLAG_MASK              0x80000000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_FULL_FLAG_SHIFT             31

/* DAVICMAC :: US_B_SLOT_ASSIGN :: OVERFLOW_FLAG [30:30] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_OVERFLOW_FLAG_MASK          0x40000000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_OVERFLOW_FLAG_SHIFT         30

/* DAVICMAC :: US_B_SLOT_ASSIGN :: EMPTY_FLAG [29:29] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_EMPTY_FLAG_MASK             0x20000000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_EMPTY_FLAG_SHIFT            29

/* DAVICMAC :: US_B_SLOT_ASSIGN :: FIFO_SIZE [28:24] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_FIFO_SIZE_MASK              0x1f000000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_FIFO_SIZE_SHIFT             24

/* DAVICMAC :: US_B_SLOT_ASSIGN :: reserved0 [23:23] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_reserved0_MASK              0x00800000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_reserved0_SHIFT             23

/* DAVICMAC :: US_B_SLOT_ASSIGN :: CRC_SEL [22:22] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_CRC_SEL_MASK                0x00400000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_CRC_SEL_SHIFT               22

/* DAVICMAC :: US_B_SLOT_ASSIGN :: SLOT_POS_SEL [21:19] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_POS_SEL_MASK           0x00380000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_POS_SEL_SHIFT          19

/* DAVICMAC :: US_B_SLOT_ASSIGN :: SLOT_TYPE [18:16] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_TYPE_MASK              0x00070000
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_TYPE_SHIFT             16

/* DAVICMAC :: US_B_SLOT_ASSIGN :: SLOT_POS_MSB [15:08] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_POS_MSB_MASK           0x0000ff00
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_POS_MSB_SHIFT          8

/* DAVICMAC :: US_B_SLOT_ASSIGN :: SLOT_POS_LSB [07:00] */
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_POS_LSB_MASK           0x000000ff
#define BCHP_DAVICMAC_US_B_SLOT_ASSIGN_SLOT_POS_LSB_SHIFT          0

/***************************************************************************
 *US_B_ATM_HEADER - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_B_ATM_HEADER :: HEADER [31:00] */
#define BCHP_DAVICMAC_US_B_ATM_HEADER_HEADER_MASK                  0xffffffff
#define BCHP_DAVICMAC_US_B_ATM_HEADER_HEADER_SHIFT                 0

/***************************************************************************
 *US_B_SAR_TRAILER - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: US_B_SAR_TRAILER :: reserved0 [31:16] */
#define BCHP_DAVICMAC_US_B_SAR_TRAILER_reserved0_MASK              0xffff0000
#define BCHP_DAVICMAC_US_B_SAR_TRAILER_reserved0_SHIFT             16

/* DAVICMAC :: US_B_SAR_TRAILER :: CPCS [15:08] */
#define BCHP_DAVICMAC_US_B_SAR_TRAILER_CPCS_MASK                   0x0000ff00
#define BCHP_DAVICMAC_US_B_SAR_TRAILER_CPCS_SHIFT                  8

/* DAVICMAC :: US_B_SAR_TRAILER :: CPI [07:00] */
#define BCHP_DAVICMAC_US_B_SAR_TRAILER_CPI_MASK                    0x000000ff
#define BCHP_DAVICMAC_US_B_SAR_TRAILER_CPI_SHIFT                   0

/***************************************************************************
 *FIXED_RATE_START_END - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: FIXED_RATE_START_END :: START_SLOT [31:16] */
#define BCHP_DAVICMAC_FIXED_RATE_START_END_START_SLOT_MASK         0xffff0000
#define BCHP_DAVICMAC_FIXED_RATE_START_END_START_SLOT_SHIFT        16

/* DAVICMAC :: FIXED_RATE_START_END :: END_SLOT [15:00] */
#define BCHP_DAVICMAC_FIXED_RATE_START_END_END_SLOT_MASK           0x0000ffff
#define BCHP_DAVICMAC_FIXED_RATE_START_END_END_SLOT_SHIFT          0

/***************************************************************************
 *FIXED_RATE_DIST_LEN - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: FIXED_RATE_DIST_LEN :: DISTANCE [31:16] */
#define BCHP_DAVICMAC_FIXED_RATE_DIST_LEN_DISTANCE_MASK            0xffff0000
#define BCHP_DAVICMAC_FIXED_RATE_DIST_LEN_DISTANCE_SHIFT           16

/* DAVICMAC :: FIXED_RATE_DIST_LEN :: LENGTH [15:00] */
#define BCHP_DAVICMAC_FIXED_RATE_DIST_LEN_LENGTH_MASK              0x0000ffff
#define BCHP_DAVICMAC_FIXED_RATE_DIST_LEN_LENGTH_SHIFT             0

/***************************************************************************
 *RANDOM_SEED - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: RANDOM_SEED :: SEED [31:00] */
#define BCHP_DAVICMAC_RANDOM_SEED_SEED_MASK                        0xffffffff
#define BCHP_DAVICMAC_RANDOM_SEED_SEED_SHIFT                       0

/***************************************************************************
 *RANDOM_WINDOW - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: RANDOM_WINDOW :: reserved0 [31:16] */
#define BCHP_DAVICMAC_RANDOM_WINDOW_reserved0_MASK                 0xffff0000
#define BCHP_DAVICMAC_RANDOM_WINDOW_reserved0_SHIFT                16

/* DAVICMAC :: RANDOM_WINDOW :: WINDOW [15:00] */
#define BCHP_DAVICMAC_RANDOM_WINDOW_WINDOW_MASK                    0x0000ffff
#define BCHP_DAVICMAC_RANDOM_WINDOW_WINDOW_SHIFT                   0

/***************************************************************************
 *OOB_RN1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: OOB_RN1 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_OOB_RN1_reserved0_MASK                       0xfe000000
#define BCHP_DAVICMAC_OOB_RN1_reserved0_SHIFT                      25

/* DAVICMAC :: OOB_RN1 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_OOB_RN1_VALID_FLAG_MASK                      0x01000000
#define BCHP_DAVICMAC_OOB_RN1_VALID_FLAG_SHIFT                     24

/* DAVICMAC :: OOB_RN1 :: Rna [23:16] */
#define BCHP_DAVICMAC_OOB_RN1_Rna_MASK                             0x00ff0000
#define BCHP_DAVICMAC_OOB_RN1_Rna_SHIFT                            16

/* DAVICMAC :: OOB_RN1 :: Rnb [15:08] */
#define BCHP_DAVICMAC_OOB_RN1_Rnb_MASK                             0x0000ff00
#define BCHP_DAVICMAC_OOB_RN1_Rnb_SHIFT                            8

/* DAVICMAC :: OOB_RN1 :: Rnc [07:00] */
#define BCHP_DAVICMAC_OOB_RN1_Rnc_MASK                             0x000000ff
#define BCHP_DAVICMAC_OOB_RN1_Rnc_SHIFT                            0

/***************************************************************************
 *OOB_RN2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: OOB_RN2 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_OOB_RN2_reserved0_MASK                       0xfe000000
#define BCHP_DAVICMAC_OOB_RN2_reserved0_SHIFT                      25

/* DAVICMAC :: OOB_RN2 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_OOB_RN2_VALID_FLAG_MASK                      0x01000000
#define BCHP_DAVICMAC_OOB_RN2_VALID_FLAG_SHIFT                     24

/* DAVICMAC :: OOB_RN2 :: Rna [23:16] */
#define BCHP_DAVICMAC_OOB_RN2_Rna_MASK                             0x00ff0000
#define BCHP_DAVICMAC_OOB_RN2_Rna_SHIFT                            16

/* DAVICMAC :: OOB_RN2 :: Rnb [15:08] */
#define BCHP_DAVICMAC_OOB_RN2_Rnb_MASK                             0x0000ff00
#define BCHP_DAVICMAC_OOB_RN2_Rnb_SHIFT                            8

/* DAVICMAC :: OOB_RN2 :: Rnc [07:00] */
#define BCHP_DAVICMAC_OOB_RN2_Rnc_MASK                             0x000000ff
#define BCHP_DAVICMAC_OOB_RN2_Rnc_SHIFT                            0

/***************************************************************************
 *OH_BITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: OH_BITS :: reserved0 [31:25] */
#define BCHP_DAVICMAC_OH_BITS_reserved0_MASK                       0xfe000000
#define BCHP_DAVICMAC_OH_BITS_reserved0_SHIFT                      25

/* DAVICMAC :: OH_BITS :: OH_VALID [24:24] */
#define BCHP_DAVICMAC_OH_BITS_OH_VALID_MASK                        0x01000000
#define BCHP_DAVICMAC_OH_BITS_OH_VALID_SHIFT                       24

/* DAVICMAC :: OH_BITS :: OH_BITS [23:00] */
#define BCHP_DAVICMAC_OH_BITS_OH_BITS_MASK                         0x00ffffff
#define BCHP_DAVICMAC_OH_BITS_OH_BITS_SHIFT                        0

/***************************************************************************
 *COUNTER_ATM_1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_ATM_1 :: TOTAL_MATCHES_1 [31:16] */
#define BCHP_DAVICMAC_COUNTER_ATM_1_TOTAL_MATCHES_1_MASK           0xffff0000
#define BCHP_DAVICMAC_COUNTER_ATM_1_TOTAL_MATCHES_1_SHIFT          16

/* DAVICMAC :: COUNTER_ATM_1 :: TOTAL_MATCHES_2 [15:00] */
#define BCHP_DAVICMAC_COUNTER_ATM_1_TOTAL_MATCHES_2_MASK           0x0000ffff
#define BCHP_DAVICMAC_COUNTER_ATM_1_TOTAL_MATCHES_2_SHIFT          0

/***************************************************************************
 *COUNTER_ATM_2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_ATM_2 :: TOTAL_MATCHES_1 [31:16] */
#define BCHP_DAVICMAC_COUNTER_ATM_2_TOTAL_MATCHES_1_MASK           0xffff0000
#define BCHP_DAVICMAC_COUNTER_ATM_2_TOTAL_MATCHES_1_SHIFT          16

/* DAVICMAC :: COUNTER_ATM_2 :: TOTAL_MATCHES_2 [15:00] */
#define BCHP_DAVICMAC_COUNTER_ATM_2_TOTAL_MATCHES_2_MASK           0x0000ffff
#define BCHP_DAVICMAC_COUNTER_ATM_2_TOTAL_MATCHES_2_SHIFT          0

/***************************************************************************
 *COUNTER_ATM_3 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_ATM_3 :: TOTAL_MATCHES_1 [31:16] */
#define BCHP_DAVICMAC_COUNTER_ATM_3_TOTAL_MATCHES_1_MASK           0xffff0000
#define BCHP_DAVICMAC_COUNTER_ATM_3_TOTAL_MATCHES_1_SHIFT          16

/* DAVICMAC :: COUNTER_ATM_3 :: TOTAL_MATCHES_2 [15:00] */
#define BCHP_DAVICMAC_COUNTER_ATM_3_TOTAL_MATCHES_2_MASK           0x0000ffff
#define BCHP_DAVICMAC_COUNTER_ATM_3_TOTAL_MATCHES_2_SHIFT          0

/***************************************************************************
 *COUNTER_ATM_4 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_ATM_4 :: TOTAL_MATCHES_1 [31:16] */
#define BCHP_DAVICMAC_COUNTER_ATM_4_TOTAL_MATCHES_1_MASK           0xffff0000
#define BCHP_DAVICMAC_COUNTER_ATM_4_TOTAL_MATCHES_1_SHIFT          16

/* DAVICMAC :: COUNTER_ATM_4 :: TOTAL_MATCHES_2 [15:00] */
#define BCHP_DAVICMAC_COUNTER_ATM_4_TOTAL_MATCHES_2_MASK           0x0000ffff
#define BCHP_DAVICMAC_COUNTER_ATM_4_TOTAL_MATCHES_2_SHIFT          0

/***************************************************************************
 *COUNTER_ATM_5 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_ATM_5 :: TOTAL_MATCHES_1 [31:16] */
#define BCHP_DAVICMAC_COUNTER_ATM_5_TOTAL_MATCHES_1_MASK           0xffff0000
#define BCHP_DAVICMAC_COUNTER_ATM_5_TOTAL_MATCHES_1_SHIFT          16

/* DAVICMAC :: COUNTER_ATM_5 :: TOTAL_MATCHES_2 [15:00] */
#define BCHP_DAVICMAC_COUNTER_ATM_5_TOTAL_MATCHES_2_MASK           0x0000ffff
#define BCHP_DAVICMAC_COUNTER_ATM_5_TOTAL_MATCHES_2_SHIFT          0

/***************************************************************************
 *COUNTER_SAR_1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_SAR_1 :: TOTAL_MAC_MATCHES [31:16] */
#define BCHP_DAVICMAC_COUNTER_SAR_1_TOTAL_MAC_MATCHES_MASK         0xffff0000
#define BCHP_DAVICMAC_COUNTER_SAR_1_TOTAL_MAC_MATCHES_SHIFT        16

/* DAVICMAC :: COUNTER_SAR_1 :: TOTAL_IP_MATCHES [15:00] */
#define BCHP_DAVICMAC_COUNTER_SAR_1_TOTAL_IP_MATCHES_MASK          0x0000ffff
#define BCHP_DAVICMAC_COUNTER_SAR_1_TOTAL_IP_MATCHES_SHIFT         0

/***************************************************************************
 *COUNTER_SAR_2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_SAR_2 :: TOTAL_MAC_MATCHES [31:16] */
#define BCHP_DAVICMAC_COUNTER_SAR_2_TOTAL_MAC_MATCHES_MASK         0xffff0000
#define BCHP_DAVICMAC_COUNTER_SAR_2_TOTAL_MAC_MATCHES_SHIFT        16

/* DAVICMAC :: COUNTER_SAR_2 :: TOTAL_IP_MATCHES [15:00] */
#define BCHP_DAVICMAC_COUNTER_SAR_2_TOTAL_IP_MATCHES_MASK          0x0000ffff
#define BCHP_DAVICMAC_COUNTER_SAR_2_TOTAL_IP_MATCHES_SHIFT         0

/***************************************************************************
 *COUNTER_SAR_3 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_SAR_3 :: TOTAL_MAC_MATCHES [31:16] */
#define BCHP_DAVICMAC_COUNTER_SAR_3_TOTAL_MAC_MATCHES_MASK         0xffff0000
#define BCHP_DAVICMAC_COUNTER_SAR_3_TOTAL_MAC_MATCHES_SHIFT        16

/* DAVICMAC :: COUNTER_SAR_3 :: TOTAL_IP_MATCHES [15:00] */
#define BCHP_DAVICMAC_COUNTER_SAR_3_TOTAL_IP_MATCHES_MASK          0x0000ffff
#define BCHP_DAVICMAC_COUNTER_SAR_3_TOTAL_IP_MATCHES_SHIFT         0

/***************************************************************************
 *COUNTER_SAR_4 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_SAR_4 :: TOTAL_MAC_MATCHES [31:16] */
#define BCHP_DAVICMAC_COUNTER_SAR_4_TOTAL_MAC_MATCHES_MASK         0xffff0000
#define BCHP_DAVICMAC_COUNTER_SAR_4_TOTAL_MAC_MATCHES_SHIFT        16

/* DAVICMAC :: COUNTER_SAR_4 :: TOTAL_IP_MATCHES [15:00] */
#define BCHP_DAVICMAC_COUNTER_SAR_4_TOTAL_IP_MATCHES_MASK          0x0000ffff
#define BCHP_DAVICMAC_COUNTER_SAR_4_TOTAL_IP_MATCHES_SHIFT         0

/***************************************************************************
 *COUNTER_TX_FLOW - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: COUNTER_TX_FLOW :: OVERFLOW_COUNT [31:16] */
#define BCHP_DAVICMAC_COUNTER_TX_FLOW_OVERFLOW_COUNT_MASK          0xffff0000
#define BCHP_DAVICMAC_COUNTER_TX_FLOW_OVERFLOW_COUNT_SHIFT         16

/* DAVICMAC :: COUNTER_TX_FLOW :: TRANSMITTED_COUNT [15:00] */
#define BCHP_DAVICMAC_COUNTER_TX_FLOW_TRANSMITTED_COUNT_MASK       0x0000ffff
#define BCHP_DAVICMAC_COUNTER_TX_FLOW_TRANSMITTED_COUNT_SHIFT      0

/***************************************************************************
 *DS1_OOB_RN1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS1_OOB_RN1 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS1_OOB_RN1_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS1_OOB_RN1_reserved0_SHIFT                  25

/* DAVICMAC :: DS1_OOB_RN1 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS1_OOB_RN1_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS1_OOB_RN1_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS1_OOB_RN1 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS1_OOB_RN1_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS1_OOB_RN1_Rna_SHIFT                        16

/* DAVICMAC :: DS1_OOB_RN1 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS1_OOB_RN1_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS1_OOB_RN1_Rnb_SHIFT                        8

/* DAVICMAC :: DS1_OOB_RN1 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS1_OOB_RN1_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS1_OOB_RN1_Rnc_SHIFT                        0

/***************************************************************************
 *DS1_OOB_RN2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS1_OOB_RN2 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS1_OOB_RN2_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS1_OOB_RN2_reserved0_SHIFT                  25

/* DAVICMAC :: DS1_OOB_RN2 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS1_OOB_RN2_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS1_OOB_RN2_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS1_OOB_RN2 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS1_OOB_RN2_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS1_OOB_RN2_Rna_SHIFT                        16

/* DAVICMAC :: DS1_OOB_RN2 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS1_OOB_RN2_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS1_OOB_RN2_Rnb_SHIFT                        8

/* DAVICMAC :: DS1_OOB_RN2 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS1_OOB_RN2_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS1_OOB_RN2_Rnc_SHIFT                        0

/***************************************************************************
 *DS1_OH_BITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS1_OH_BITS :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS1_OH_BITS_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS1_OH_BITS_reserved0_SHIFT                  25

/* DAVICMAC :: DS1_OH_BITS :: OH_VALID [24:24] */
#define BCHP_DAVICMAC_DS1_OH_BITS_OH_VALID_MASK                    0x01000000
#define BCHP_DAVICMAC_DS1_OH_BITS_OH_VALID_SHIFT                   24

/* DAVICMAC :: DS1_OH_BITS :: OH_BITS [23:00] */
#define BCHP_DAVICMAC_DS1_OH_BITS_OH_BITS_MASK                     0x00ffffff
#define BCHP_DAVICMAC_DS1_OH_BITS_OH_BITS_SHIFT                    0

/***************************************************************************
 *DS2_OOB_RN1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS2_OOB_RN1 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS2_OOB_RN1_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS2_OOB_RN1_reserved0_SHIFT                  25

/* DAVICMAC :: DS2_OOB_RN1 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS2_OOB_RN1_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS2_OOB_RN1_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS2_OOB_RN1 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS2_OOB_RN1_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS2_OOB_RN1_Rna_SHIFT                        16

/* DAVICMAC :: DS2_OOB_RN1 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS2_OOB_RN1_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS2_OOB_RN1_Rnb_SHIFT                        8

/* DAVICMAC :: DS2_OOB_RN1 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS2_OOB_RN1_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS2_OOB_RN1_Rnc_SHIFT                        0

/***************************************************************************
 *DS2_OOB_RN2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS2_OOB_RN2 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS2_OOB_RN2_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS2_OOB_RN2_reserved0_SHIFT                  25

/* DAVICMAC :: DS2_OOB_RN2 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS2_OOB_RN2_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS2_OOB_RN2_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS2_OOB_RN2 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS2_OOB_RN2_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS2_OOB_RN2_Rna_SHIFT                        16

/* DAVICMAC :: DS2_OOB_RN2 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS2_OOB_RN2_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS2_OOB_RN2_Rnb_SHIFT                        8

/* DAVICMAC :: DS2_OOB_RN2 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS2_OOB_RN2_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS2_OOB_RN2_Rnc_SHIFT                        0

/***************************************************************************
 *DS2_OH_BITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS2_OH_BITS :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS2_OH_BITS_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS2_OH_BITS_reserved0_SHIFT                  25

/* DAVICMAC :: DS2_OH_BITS :: OH_VALID [24:24] */
#define BCHP_DAVICMAC_DS2_OH_BITS_OH_VALID_MASK                    0x01000000
#define BCHP_DAVICMAC_DS2_OH_BITS_OH_VALID_SHIFT                   24

/* DAVICMAC :: DS2_OH_BITS :: OH_BITS [23:00] */
#define BCHP_DAVICMAC_DS2_OH_BITS_OH_BITS_MASK                     0x00ffffff
#define BCHP_DAVICMAC_DS2_OH_BITS_OH_BITS_SHIFT                    0

/***************************************************************************
 *DS3_OOB_RN1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS3_OOB_RN1 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS3_OOB_RN1_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS3_OOB_RN1_reserved0_SHIFT                  25

/* DAVICMAC :: DS3_OOB_RN1 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS3_OOB_RN1_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS3_OOB_RN1_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS3_OOB_RN1 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS3_OOB_RN1_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS3_OOB_RN1_Rna_SHIFT                        16

/* DAVICMAC :: DS3_OOB_RN1 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS3_OOB_RN1_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS3_OOB_RN1_Rnb_SHIFT                        8

/* DAVICMAC :: DS3_OOB_RN1 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS3_OOB_RN1_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS3_OOB_RN1_Rnc_SHIFT                        0

/***************************************************************************
 *DS3_OOB_RN2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS3_OOB_RN2 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS3_OOB_RN2_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS3_OOB_RN2_reserved0_SHIFT                  25

/* DAVICMAC :: DS3_OOB_RN2 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS3_OOB_RN2_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS3_OOB_RN2_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS3_OOB_RN2 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS3_OOB_RN2_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS3_OOB_RN2_Rna_SHIFT                        16

/* DAVICMAC :: DS3_OOB_RN2 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS3_OOB_RN2_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS3_OOB_RN2_Rnb_SHIFT                        8

/* DAVICMAC :: DS3_OOB_RN2 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS3_OOB_RN2_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS3_OOB_RN2_Rnc_SHIFT                        0

/***************************************************************************
 *DS3_OH_BITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS3_OH_BITS :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS3_OH_BITS_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS3_OH_BITS_reserved0_SHIFT                  25

/* DAVICMAC :: DS3_OH_BITS :: OH_VALID [24:24] */
#define BCHP_DAVICMAC_DS3_OH_BITS_OH_VALID_MASK                    0x01000000
#define BCHP_DAVICMAC_DS3_OH_BITS_OH_VALID_SHIFT                   24

/* DAVICMAC :: DS3_OH_BITS :: OH_BITS [23:00] */
#define BCHP_DAVICMAC_DS3_OH_BITS_OH_BITS_MASK                     0x00ffffff
#define BCHP_DAVICMAC_DS3_OH_BITS_OH_BITS_SHIFT                    0

/***************************************************************************
 *DS4_OOB_RN1 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS4_OOB_RN1 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS4_OOB_RN1_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS4_OOB_RN1_reserved0_SHIFT                  25

/* DAVICMAC :: DS4_OOB_RN1 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS4_OOB_RN1_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS4_OOB_RN1_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS4_OOB_RN1 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS4_OOB_RN1_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS4_OOB_RN1_Rna_SHIFT                        16

/* DAVICMAC :: DS4_OOB_RN1 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS4_OOB_RN1_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS4_OOB_RN1_Rnb_SHIFT                        8

/* DAVICMAC :: DS4_OOB_RN1 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS4_OOB_RN1_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS4_OOB_RN1_Rnc_SHIFT                        0

/***************************************************************************
 *DS4_OOB_RN2 - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS4_OOB_RN2 :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS4_OOB_RN2_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS4_OOB_RN2_reserved0_SHIFT                  25

/* DAVICMAC :: DS4_OOB_RN2 :: VALID_FLAG [24:24] */
#define BCHP_DAVICMAC_DS4_OOB_RN2_VALID_FLAG_MASK                  0x01000000
#define BCHP_DAVICMAC_DS4_OOB_RN2_VALID_FLAG_SHIFT                 24

/* DAVICMAC :: DS4_OOB_RN2 :: Rna [23:16] */
#define BCHP_DAVICMAC_DS4_OOB_RN2_Rna_MASK                         0x00ff0000
#define BCHP_DAVICMAC_DS4_OOB_RN2_Rna_SHIFT                        16

/* DAVICMAC :: DS4_OOB_RN2 :: Rnb [15:08] */
#define BCHP_DAVICMAC_DS4_OOB_RN2_Rnb_MASK                         0x0000ff00
#define BCHP_DAVICMAC_DS4_OOB_RN2_Rnb_SHIFT                        8

/* DAVICMAC :: DS4_OOB_RN2 :: Rnc [07:00] */
#define BCHP_DAVICMAC_DS4_OOB_RN2_Rnc_MASK                         0x000000ff
#define BCHP_DAVICMAC_DS4_OOB_RN2_Rnc_SHIFT                        0

/***************************************************************************
 *DS4_OH_BITS - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DS4_OH_BITS :: reserved0 [31:25] */
#define BCHP_DAVICMAC_DS4_OH_BITS_reserved0_MASK                   0xfe000000
#define BCHP_DAVICMAC_DS4_OH_BITS_reserved0_SHIFT                  25

/* DAVICMAC :: DS4_OH_BITS :: OH_VALID [24:24] */
#define BCHP_DAVICMAC_DS4_OH_BITS_OH_VALID_MASK                    0x01000000
#define BCHP_DAVICMAC_DS4_OH_BITS_OH_VALID_SHIFT                   24

/* DAVICMAC :: DS4_OH_BITS :: OH_BITS [23:00] */
#define BCHP_DAVICMAC_DS4_OH_BITS_OH_BITS_MASK                     0x00ffffff
#define BCHP_DAVICMAC_DS4_OH_BITS_OH_BITS_SHIFT                    0

/***************************************************************************
 *TEST_SELECT - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: TEST_SELECT :: reserved0 [31:03] */
#define BCHP_DAVICMAC_TEST_SELECT_reserved0_MASK                   0xfffffff8
#define BCHP_DAVICMAC_TEST_SELECT_reserved0_SHIFT                  3

/* DAVICMAC :: TEST_SELECT :: TX_NEG_select [02:02] */
#define BCHP_DAVICMAC_TEST_SELECT_TX_NEG_select_MASK               0x00000004
#define BCHP_DAVICMAC_TEST_SELECT_TX_NEG_select_SHIFT              2

/* DAVICMAC :: TEST_SELECT :: RX_NEG_select [01:01] */
#define BCHP_DAVICMAC_TEST_SELECT_RX_NEG_select_MASK               0x00000002
#define BCHP_DAVICMAC_TEST_SELECT_RX_NEG_select_SHIFT              1

/* DAVICMAC :: TEST_SELECT :: DIAG_INVERT [00:00] */
#define BCHP_DAVICMAC_TEST_SELECT_DIAG_INVERT_MASK                 0x00000001
#define BCHP_DAVICMAC_TEST_SELECT_DIAG_INVERT_SHIFT                0

/***************************************************************************
 *DIAG - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DIAG :: F1 [31:00] */
#define BCHP_DAVICMAC_DIAG_F1_MASK                                 0xffffffff
#define BCHP_DAVICMAC_DIAG_F1_SHIFT                                0

/***************************************************************************
 *DIAG_MASK - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: DIAG_MASK :: F1 [31:00] */
#define BCHP_DAVICMAC_DIAG_MASK_F1_MASK                            0xffffffff
#define BCHP_DAVICMAC_DIAG_MASK_F1_SHIFT                           0

/***************************************************************************
 *CH1_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_FILTER_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_1_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_1_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_FILTER_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_1_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_1_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_MASK_1_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_1_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_1_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_1_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_MASK_1_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_1_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_1_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_1_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_FILTER_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_2_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_2_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_FILTER_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_2_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_2_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_MASK_2_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_2_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_2_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_2_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_MASK_2_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_2_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_2_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_2_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_FILTER_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_3_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_3_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_FILTER_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_3_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_3_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_MASK_3_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_3_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_3_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_3_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_MASK_3_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_3_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_3_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_3_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH1_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH1_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH1_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH1_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH2_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH2_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH2_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH2_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH2_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH3_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH3_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH3_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH3_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH3_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH4_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH4_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH4_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH4_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH4_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH5_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH5_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH5_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH5_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH5_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH6_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH6_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH6_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH6_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH6_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH7_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH7_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH7_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH7_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH7_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_FILTER_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_4_LSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_4_LSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_FILTER_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_4_MSB_F1_MASK                  0xffffffff
#define BCHP_DAVICMAC_CH8_IP_FILTER_4_MSB_F1_SHIFT                 0

/***************************************************************************
 *CH8_IP_MASK_4_LSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_4_LSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_4_LSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_4_LSB_F1_SHIFT                   0

/***************************************************************************
 *CH8_IP_MASK_4_MSB - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_MASK_4_MSB :: F1 [31:00] */
#define BCHP_DAVICMAC_CH8_IP_MASK_4_MSB_F1_MASK                    0xffffffff
#define BCHP_DAVICMAC_CH8_IP_MASK_4_MSB_F1_SHIFT                   0

/***************************************************************************
 *CH1_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH1_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH1_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH1_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH1_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH1_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH1_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH1_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH2_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH2_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH2_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH2_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH2_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH2_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH2_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH2_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH3_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH3_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH3_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH3_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH3_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH3_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH3_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH3_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH4_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH4_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH4_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH4_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH4_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH4_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH4_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH4_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH5_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH5_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH5_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH5_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH5_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH5_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH5_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH5_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH6_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH6_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH6_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH6_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH6_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH6_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH6_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH6_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH7_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH7_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH7_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH7_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH7_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH7_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH7_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH7_IP_FILTER_LOC_IP1_LOC_SHIFT              0

/***************************************************************************
 *CH8_IP_FILTER_LOC - DAVIC mode control register
 ***************************************************************************/
/* DAVICMAC :: CH8_IP_FILTER_LOC :: F1 [31:30] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F1_MASK                    0xc0000000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F1_SHIFT                   30

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F2 [29:29] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F2_MASK                    0x20000000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F2_SHIFT                   29

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F3 [28:28] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F3_MASK                    0x10000000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F3_SHIFT                   28

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F4 [27:26] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F4_MASK                    0x0c000000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F4_SHIFT                   26

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F5 [25:25] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F5_MASK                    0x02000000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F5_SHIFT                   25

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F6 [24:24] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F6_MASK                    0x01000000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F6_SHIFT                   24

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F7 [23:22] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F7_MASK                    0x00c00000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F7_SHIFT                   22

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F8 [21:21] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F8_MASK                    0x00200000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F8_SHIFT                   21

/* DAVICMAC :: CH8_IP_FILTER_LOC :: F9 [20:20] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F9_MASK                    0x00100000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_F9_SHIFT                   20

/* DAVICMAC :: CH8_IP_FILTER_LOC :: IP4_LOC [19:15] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP4_LOC_MASK               0x000f8000
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP4_LOC_SHIFT              15

/* DAVICMAC :: CH8_IP_FILTER_LOC :: IP3_LOC [14:10] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP3_LOC_MASK               0x00007c00
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP3_LOC_SHIFT              10

/* DAVICMAC :: CH8_IP_FILTER_LOC :: IP2_LOC [09:05] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP2_LOC_MASK               0x000003e0
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP2_LOC_SHIFT              5

/* DAVICMAC :: CH8_IP_FILTER_LOC :: IP1_LOC [04:00] */
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP1_LOC_MASK               0x0000001f
#define BCHP_DAVICMAC_CH8_IP_FILTER_LOC_IP1_LOC_SHIFT              0

#endif /* #ifndef BCHP_DAVICMAC_H__ */

/* End of File */
