// Seed: 2538642447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign module_2.type_16 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1 & id_1) id_1)
  else $display(id_1, id_1 + 1'h0);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    input tri id_12,
    output supply1 id_13,
    input tri id_14,
    input tri0 id_15,
    output tri id_16,
    input tri1 id_17,
    input supply0 id_18,
    input tri1 id_19,
    input wor id_20,
    output supply1 id_21,
    output wor id_22,
    output wire id_23,
    input uwire id_24,
    input supply0 id_25
    , id_30,
    output tri0 id_26,
    output tri0 id_27,
    input wire id_28
);
  wire id_31;
  wire module_2;
  wire id_32;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_31,
      id_32,
      id_32
  );
  wire id_33;
endmodule
