============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 14 2025  11:10:24 pm
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[96][11]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-      55                  
     Required Time:=    1045                  
      Launch Clock:-       0                  
         Data Path:-    1045                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[96][11]/CK -       -      R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[96][11]/Q  -       CK->Q  F     DFFQX1         1  4.1    67   137     137    (-,-) 
  g117348__6783/Y                     -       A->Y   F     AND2X2         1  5.5    50    90     227    (-,-) 
  g116931__5107/Y                     -       A->Y   R     NOR4X4         1  4.1   100   110     337    (-,-) 
  g116635__7098/Y                     -       A->Y   R     MX2X1          1  4.3    65   146     483    (-,-) 
  g116604__1705/Y                     -       A1N->Y R     AOI2BB1X4      1  4.4    51    85     568    (-,-) 
  g116578__1881/Y                     -       B->Y   R     CLKXOR2X1      1  5.7    82   122     690    (-,-) 
  g116566__4319/Y                     -       A->Y   F     NAND3X4        1  5.5   103   107     797    (-,-) 
  g116563__2398/Y                     -       A->Y   R     NOR3X4         1  4.2    72    93     890    (-,-) 
  g116562__5477/Y                     -       B->Y   R     CLKAND2X2      2  6.3    50    90     981    (-,-) 
  g116560__7410/Y                     -       B->Y   F     NOR2X1         1  4.2    89    64    1045    (-,-) 
  Mem_MemInst_stage_reg[0]/D          -       -      F     DFFRHQX1       1    -     -     0    1045    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (358 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     358                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105098__6417/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (358 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     358                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105095__2346/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (358 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     358                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105076__8428/Y                              -       A->Y  R     NOR2X1           1  4.1   133   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105088__5115/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 6: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105101__5107/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 7: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105090__4733/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 8: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105085__7098/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105087__1881/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105073__5107/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 11: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105078__6783/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 12: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105072__2398/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 13: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105082__1705/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105091__6161/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 15: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105083__5122/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 16: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105077__5526/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 17: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105075__4319/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 18: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105086__6131/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 19: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105089__7482/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 20: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105092__9315/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105094__2883/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105081__2802/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 23: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                   -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                    -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                              -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105079__3680/Y                              -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105103__4319/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 25: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105080__1617/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 26: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105084__8246/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 27: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105074__6260/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 28: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105093__9945/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 29: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105097__7410/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 30: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105102__6260/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 31: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105100__2398/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 32: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105099__5477/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 33: MET (359 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=    1004                  
      Launch Clock:-       0                  
         Data Path:-     646                  
             Slack:=     359                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -     R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/Q                  -       CK->Q R     DFFRHQX1         3  8.8   120   188     188    (-,-) 
  g104585/Y                                   -       A->Y  F     INVX1            1  4.7    90    99     287    (-,-) 
  g105953__9945/Y                             -       B->Y  F     OR2X6           32 74.9   211   199     486    (-,-) 
  g105096__1666/Y                             -       A->Y  R     NOR2X1           1  4.1   132   160     646    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -     R     TLATNTSCAX2      1    -     -     0     646    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

