$date
	Sat Nov 16 11:28:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module imm_gen_tb $end
$var wire 32 ! imm_out [31:0] $end
$var reg 3 " imm_sel [2:0] $end
$var reg 32 # instr [31:0] $end
$scope module uut $end
$var wire 3 $ imm_sel [2:0] $end
$var wire 32 % instr [31:0] $end
$var reg 32 & imm_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111100000000 &
b11110000000000000000000000000000 %
b0 $
b11110000000000000000000000000000 #
b0 "
b11111111111111111111111100000000 !
$end
#10000
b11111111111111111111111111100000 !
b11111111111111111111111111100000 &
b11111110000000000000000000000000 #
b11111110000000000000000000000000 %
b1 "
b1 $
#20000
b11111111111111111111011111100000 !
b11111111111111111111011111100000 &
b11111111000000000000000000000000 #
b11111111000000000000000000000000 %
b10 "
b10 $
#30000
b11111111111111110000000000000000 !
b11111111111111110000000000000000 &
b11111111111111110000000000000000 #
b11111111111111110000000000000000 %
b11 "
b11 $
#40000
b11111111111111111111111111111110 !
b11111111111111111111111111111110 &
b11111111111111111111111111110000 #
b11111111111111111111111111110000 %
b100 "
b100 $
#50000
