Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/installation/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9ebd5e4039344fe7beb90a1e7538eefa --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_pipeline_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "test_pipeline_time_synth.sdf", for root module "test_pipeline/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "test_pipeline_time_synth.sdf", for root module "test_pipeline/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.stage__parameterized17
Compiling module xil_defaultlib.stage__parameterized19
Compiling module xil_defaultlib.stage__parameterized21
Compiling module xil_defaultlib.stage__parameterized23
Compiling module xil_defaultlib.stage__parameterized25
Compiling module xil_defaultlib.stage__parameterized27
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.stage
Compiling module xil_defaultlib.stage__parameterized1
Compiling module xil_defaultlib.stage__parameterized3
Compiling module xil_defaultlib.stage__parameterized5
Compiling module xil_defaultlib.stage__parameterized7
Compiling module xil_defaultlib.stage__parameterized9
Compiling module xil_defaultlib.stage__parameterized11
Compiling module xil_defaultlib.stage__parameterized13
Compiling module xil_defaultlib.stage__parameterized15
Compiling module xil_defaultlib.mul
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_module
Compiling architecture behavioral of entity xil_defaultlib.test_pipeline
Built simulation snapshot test_pipeline_time_synth
