$version Generated by etr_to_vcd.py $end
$timescale 1ps $end

$comment VERILOG TESTBENCH $end
$comment s27_scan.vcd $end
$comment Input file: s27_scan.Setr $end
$comment Converted from etr to VCD $end
$comment s27_scan $end
$comment 37 vectors in file $end
$comment 1 clock signals present $end
$comment 5 input signals present (not including clocks) $end
$comment 2 output signals preset $end
$end
$comment CLOCKS: CK $end
$comment INPUTS: scan_en, scan_in, G0, G1, G2, G3 $end
$comment OUTPUTS: scan_out, G17 $end


$scope module TOP $end
	$scope module s27_scan $end
		$var wire 1 CK CK $end
		$var wire 1 scan_en scan_en $end
		$var wire 1 scan_in scan_in $end
		$var wire 1 G0 G0 $end
		$var wire 1 G1 G1 $end
		$var wire 1 G2 G2 $end
		$var wire 1 G3 G3 $end
		$var wire 1 scan_out scan_out $end
		$var wire 1 G17 G17 $end
	$upscope $end
$upscope $end


$enddefinitions $end
$dumpvars
X CK
X scan_en
X scan_in
X G0
X G1
X G2
X G3
X scan_out
X G17
$end

0 CK

$comment Test vector 1 $end
Z scan_en
Z scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
#5
0 CK

$comment Test vector 2 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 3 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 4 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 5 $end
0 scan_en
Z scan_in
1 G0
1 G1
0 G2
1 G3
1 scan_out
1 G17
#5
1 CK
#5
0 CK

$comment Test vector 6 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 7 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
1 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 8 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 9 $end
0 scan_en
Z scan_in
1 G0
0 G1
0 G2
1 G3
1 scan_out
1 G17
#5
1 CK
#5
0 CK

$comment Test vector 10 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 11 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
1 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 12 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 13 $end
0 scan_en
Z scan_in
0 G0
0 G1
0 G2
0 G3
0 scan_out
1 G17
#5
1 CK
#5
0 CK

$comment Test vector 14 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 15 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 16 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 17 $end
0 scan_en
Z scan_in
1 G0
1 G1
1 G2
0 G3
0 scan_out
1 G17
#5
1 CK
#5
0 CK

$comment Test vector 18 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 19 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
1 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 20 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 21 $end
0 scan_en
Z scan_in
0 G0
0 G1
1 G2
0 G3
0 scan_out
0 G17
#5
1 CK
#5
0 CK

$comment Test vector 22 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
1 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 23 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 24 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 25 $end
0 scan_en
Z scan_in
0 G0
0 G1
1 G2
0 G3
0 scan_out
1 G17
#5
1 CK
#5
0 CK

$comment Test vector 26 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 27 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 28 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 29 $end
0 scan_en
Z scan_in
1 G0
0 G1
0 G2
1 G3
0 scan_out
0 G17
#5
1 CK
#5
0 CK

$comment Test vector 30 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
1 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 31 $end
1 scan_en
1 scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 32 $end
1 scan_en
0 scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 33 $end
0 scan_en
Z scan_in
0 G0
1 G1
1 G2
1 G3
0 scan_out
0 G17
#5
1 CK
#5
0 CK

$comment Test vector 34 $end
1 scan_en
Z scan_in
Z G0
Z G1
Z G2
Z G3
1 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 35 $end
1 scan_en
Z scan_in
Z G0
Z G1
Z G2
Z G3
0 scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 36 $end
1 scan_en
Z scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
0 CK

$comment Test vector 37 $end
0 scan_en
Z scan_in
Z G0
Z G1
Z G2
Z G3
X scan_out
X G17
#5
1 CK
#5
