<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,minimum-scale=1,initial-scale=1">
    <link href="/styles.css" type="text/css" media="screen" rel="stylesheet">
    <link href="/print.css" type="text/css" media="print" rel="stylesheet">
    <script type="text/javascript" async="" src="https://platform.twitter.com/widgets.js"></script>
    <!-- Begin Jekyll SEO tag v2.6.1 -->
<title>A two bit comparator in VHDL | Marcel Cases</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="A two bit comparator in VHDL" />
<meta name="author" content="marcel" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Introduction This is a VHDL design of a digital two-bit comparator. An output is shown depending on whether the comparation is greater, equal or less than the other. Workflow Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The simulation, the RTL analysis and the synthesis scheme are shown as well. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level. . . . . . . . . . . . . . . . . . 3 2.1.1 Libraries. . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Method 1: boolean equations . . . . . . 4 2.1.3.2 Method 2: &quot;when .. else&quot; statement . . . 4 2.1.3.3 Method 3: &quot;with .. select&quot; statement . . 5 2.2 Testbench . . . . . . . . . . . . . . . . . 5 3 Results and conclusion . . . . . . . . . . . . 7 3.1 Simulation . . . . . . . . . . . . . . . . . 7 3.2 RTL analysis . . . . . . . . . . . . . . . . 7 3.3 Synthesis analysis . . . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . .10 References . . . . . . . . . . . . . . . . . . .11 Check out the document Open PDF" />
<meta property="og:description" content="Introduction This is a VHDL design of a digital two-bit comparator. An output is shown depending on whether the comparation is greater, equal or less than the other. Workflow Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The simulation, the RTL analysis and the synthesis scheme are shown as well. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level. . . . . . . . . . . . . . . . . . 3 2.1.1 Libraries. . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Method 1: boolean equations . . . . . . 4 2.1.3.2 Method 2: &quot;when .. else&quot; statement . . . 4 2.1.3.3 Method 3: &quot;with .. select&quot; statement . . 5 2.2 Testbench . . . . . . . . . . . . . . . . . 5 3 Results and conclusion . . . . . . . . . . . . 7 3.1 Simulation . . . . . . . . . . . . . . . . . 7 3.2 RTL analysis . . . . . . . . . . . . . . . . 7 3.3 Synthesis analysis . . . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . .10 References . . . . . . . . . . . . . . . . . . .11 Check out the document Open PDF" />
<link rel="canonical" href="http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/" />
<meta property="og:url" content="http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/" />
<meta property="og:site_name" content="Marcel Cases" />
<meta property="og:image" content="https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-09-19T10:00:30+02:00" />
<script type="application/ld+json">
{"@type":"BlogPosting","url":"http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/","headline":"A two bit comparator in VHDL","dateModified":"2018-09-19T10:00:30+02:00","datePublished":"2018-09-19T10:00:30+02:00","image":"https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/"},"author":{"@type":"Person","name":"marcel"},"description":"Introduction This is a VHDL design of a digital two-bit comparator. An output is shown depending on whether the comparation is greater, equal or less than the other. Workflow Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The simulation, the RTL analysis and the synthesis scheme are shown as well. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level. . . . . . . . . . . . . . . . . . 3 2.1.1 Libraries. . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Method 1: boolean equations . . . . . . 4 2.1.3.2 Method 2: &quot;when .. else&quot; statement . . . 4 2.1.3.3 Method 3: &quot;with .. select&quot; statement . . 5 2.2 Testbench . . . . . . . . . . . . . . . . . 5 3 Results and conclusion . . . . . . . . . . . . 7 3.1 Simulation . . . . . . . . . . . . . . . . . 7 3.2 RTL analysis . . . . . . . . . . . . . . . . 7 3.3 Synthesis analysis . . . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . .10 References . . . . . . . . . . . . . . . . . . .11 Check out the document Open PDF","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->

    <link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed/atom.xml" title="Marcel Cases" />

    <script type="text/javascript">
      var _gaq = _gaq || [];
      _gaq.push(['_setAccount', 'UA-1959218-2']);
      _gaq.push(['_trackPageview']);

      (function() {
        var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
        ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
        var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
      })();
    </script>
<!-- Begin Jekyll SEO tag v2.6.1 -->
<title>A two bit comparator in VHDL | Marcel Cases</title>
<meta name="generator" content="Jekyll v3.8.5" />
<meta property="og:title" content="A two bit comparator in VHDL" />
<meta name="author" content="marcel" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Introduction This is a VHDL design of a digital two-bit comparator. An output is shown depending on whether the comparation is greater, equal or less than the other. Workflow Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The simulation, the RTL analysis and the synthesis scheme are shown as well. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level. . . . . . . . . . . . . . . . . . 3 2.1.1 Libraries. . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Method 1: boolean equations . . . . . . 4 2.1.3.2 Method 2: &quot;when .. else&quot; statement . . . 4 2.1.3.3 Method 3: &quot;with .. select&quot; statement . . 5 2.2 Testbench . . . . . . . . . . . . . . . . . 5 3 Results and conclusion . . . . . . . . . . . . 7 3.1 Simulation . . . . . . . . . . . . . . . . . 7 3.2 RTL analysis . . . . . . . . . . . . . . . . 7 3.3 Synthesis analysis . . . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . .10 References . . . . . . . . . . . . . . . . . . .11 Check out the document Open PDF" />
<meta property="og:description" content="Introduction This is a VHDL design of a digital two-bit comparator. An output is shown depending on whether the comparation is greater, equal or less than the other. Workflow Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The simulation, the RTL analysis and the synthesis scheme are shown as well. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level. . . . . . . . . . . . . . . . . . 3 2.1.1 Libraries. . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Method 1: boolean equations . . . . . . 4 2.1.3.2 Method 2: &quot;when .. else&quot; statement . . . 4 2.1.3.3 Method 3: &quot;with .. select&quot; statement . . 5 2.2 Testbench . . . . . . . . . . . . . . . . . 5 3 Results and conclusion . . . . . . . . . . . . 7 3.1 Simulation . . . . . . . . . . . . . . . . . 7 3.2 RTL analysis . . . . . . . . . . . . . . . . 7 3.3 Synthesis analysis . . . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . .10 References . . . . . . . . . . . . . . . . . . .11 Check out the document Open PDF" />
<link rel="canonical" href="http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/" />
<meta property="og:url" content="http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/" />
<meta property="og:site_name" content="Marcel Cases" />
<meta property="og:image" content="https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2018-09-19T10:00:30+02:00" />
<script type="application/ld+json">
{"@type":"BlogPosting","url":"http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/","headline":"A two bit comparator in VHDL","dateModified":"2018-09-19T10:00:30+02:00","datePublished":"2018-09-19T10:00:30+02:00","image":"https://raw.githubusercontent.com/marcelcases/marcelcases.github.io/master/favicon/apple-icon-180x180.png","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/projects/a-two-bit-comparator-in-VHDL/"},"author":{"@type":"Person","name":"marcel"},"description":"Introduction This is a VHDL design of a digital two-bit comparator. An output is shown depending on whether the comparation is greater, equal or less than the other. Workflow Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The simulation, the RTL analysis and the synthesis scheme are shown as well. Contents 1 Introduction . . . . . . . . . . . . . . . . . 1 1.1 Aim . . . . . . . . . . . . . . . . . . . . 1 1.2 Background . . . . . . . . . . . . . . . . . 1 2 Workflow . . . . . . . . . . . . . . . . . . . 3 2.1 Top level. . . . . . . . . . . . . . . . . . 3 2.1.1 Libraries. . . . . . . . . . . . . . . . . 3 2.1.2 Entity . . . . . . . . . . . . . . . . . . 3 2.1.3 Architecture . . . . . . . . . . . . . . . 4 2.1.3.1 Method 1: boolean equations . . . . . . 4 2.1.3.2 Method 2: &quot;when .. else&quot; statement . . . 4 2.1.3.3 Method 3: &quot;with .. select&quot; statement . . 5 2.2 Testbench . . . . . . . . . . . . . . . . . 5 3 Results and conclusion . . . . . . . . . . . . 7 3.1 Simulation . . . . . . . . . . . . . . . . . 7 3.2 RTL analysis . . . . . . . . . . . . . . . . 7 3.3 Synthesis analysis . . . . . . . . . . . . . 8 4 Conclusion . . . . . . . . . . . . . . . . . .10 References . . . . . . . . . . . . . . . . . . .11 Check out the document Open PDF","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->

  </head>
  <body>
    <div id="wrapper">
        <nav>
    <a id="montserrat" href="/"><img src="/images/montserrat.svg" width="304" height="76" alt="Marcel Cases" /></a>

    <ul>
      <li><a href="/">Projects</a></li>
      <!--<li><a href="/projects/">Projects</a></li>-->
      <li><a href="/about">About</a></li>
      <li><a href="/contact">Contact</a></li>
    </ul>
  </nav>

      <main>
<!-- Begin Content -->
        <article>
          <header>
            <h2>
              <b><a href="/projects/a-two-bit-comparator-in-VHDL/" rel="bookmark">A two bit comparator in VHDL</a></b>
            </h2>
            <p>
              Posted by <span class="vcard"><span class="fn">marcel</span></span>,
              <span class="published" title="2018-09-19 10:00:30 +0200">September 19, 2018 @ 10:00 am</span>
              
                <span class="categories">in
              
              
                <a href="/projects/" rel="category tag">Projects</a>
              
              
              </span>
              
            </p>
          </header>
          <section>
<!-- Begin Post -->
<h2 id="introduction">Introduction</h2>
<p>This is a VHDL design of a digital <strong>two-bit comparator</strong>. An output is shown depending on whether the comparation is greater, equal or less than the other.</p>

<h2 id="workflow">Workflow</h2>
<p>Three different methods to compare two bits have been implemented: its boolean equations, VHDL’s “when .. else” statement and VHDL’s “with .. select” statement. The <strong>simulation</strong>, the <strong>RTL analysis</strong> and the <strong>synthesis scheme</strong> are shown as well.</p>

<h2 id="contents">Contents</h2>
<div class="highlighter-rouge"><div class="highlight"><pre class="highlight"><code>1 Introduction . . . . . . . . . . . . . . . . . 1
1.1 Aim  . . . . . . . . . . . . . . . . . . . . 1
1.2 Background . . . . . . . . . . . . . . . . . 1
2 Workflow . . . . . . . . . . . . . . . . . . . 3
2.1 Top level. . . . . . . . . . . . . . . . . . 3
2.1.1 Libraries. . . . . . . . . . . . . . . . . 3
2.1.2 Entity . . . . . . . . . . . . . . . . . . 3
2.1.3 Architecture . . . . . . . . . . . . . . . 4
2.1.3.1 Method 1: boolean equations  . . . . . . 4
2.1.3.2 Method 2: "when .. else" statement . . . 4
2.1.3.3 Method 3: "with .. select" statement . . 5
2.2 Testbench  . . . . . . . . . . . . . . . . . 5
3 Results and conclusion . . . . . . . . . . . . 7
3.1 Simulation . . . . . . . . . . . . . . . . . 7
3.2 RTL analysis . . . . . . . . . . . . . . . . 7
3.3 Synthesis analysis . . . . . . . . . . . . . 8
4 Conclusion . . . . . . . . . . . . . . . . . .10
References . . . . . . . . . . . . . . . . . . .11
</code></pre></div></div>

<h2 id="check-out-the-document">Check out the document</h2>
<p><a href="https://1drv.ms/b/s!AtguJR4tix_G42S3zPHYfIO35fwR" class="btn">Open PDF</a></p>

<!-- End Post -->
          </section>
        </article>
<!-- End Content -->
      </main>
    </div>
    
    <h6 style="font-weight: normal; text-align: center; line-height: 150%" >
<other>
<a href="https://docs.marcelcases.com">docs.marcelcases.com</a> · 
<a href="/">marcelcases.com</a><br>
&copy; 2020 Marcel Cases</other>
</h6>

    
  </body>
</html>
