{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545955665906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545955665937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 08:07:45 2018 " "Processing started: Fri Dec 28 08:07:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545955665937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955665937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maze -c maze " "Command: quartus_map --read_settings_files=on --write_settings_files=off maze -c maze" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955665937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545955668095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545955668095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maze.v(160) " "Verilog HDL information at maze.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545955701063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.v 7 7 " "Found 7 design units, including 7 entities, in source file maze.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""} { "Info" "ISGN_ENTITY_NAME" "2 lattice_on " "Found entity 2: lattice_on" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""} { "Info" "ISGN_ENTITY_NAME" "3 digit_tube " "Found entity 3: digit_tube" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""} { "Info" "ISGN_ENTITY_NAME" "4 countdown " "Found entity 4: countdown" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""} { "Info" "ISGN_ENTITY_NAME" "5 two_ten " "Found entity 5: two_ten" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""} { "Info" "ISGN_ENTITY_NAME" "6 debounce " "Found entity 6: debounce" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""} { "Info" "ISGN_ENTITY_NAME" "7 sw " "Found entity 7: sw" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545955701072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955701072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maze " "Elaborating entity \"maze\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545955701264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown countdown:l3 " "Elaborating entity \"countdown\" for hierarchy \"countdown:l3\"" {  } { { "maze.v" "l3" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955701380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maze.v(559) " "Verilog HDL assignment warning at maze.v(559): truncated value with size 32 to match size of target (5)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701382 "|maze|countdown:l3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_ten countdown:l3\|two_ten:t1 " "Elaborating entity \"two_ten\" for hierarchy \"countdown:l3\|two_ten:t1\"" {  } { { "maze.v" "t1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955701414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice_on lattice_on:l1 " "Elaborating entity \"lattice_on\" for hierarchy \"lattice_on:l1\"" {  } { { "maze.v" "l1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955701439 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con maze.v(89) " "Verilog HDL or VHDL warning at maze.v(89): object \"maze_con\" assigned a value but never read" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545955701442 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(175) " "Verilog HDL assignment warning at maze.v(175): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701821 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(176) " "Verilog HDL assignment warning at maze.v(176): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701822 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(186) " "Verilog HDL assignment warning at maze.v(186): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701823 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(187) " "Verilog HDL assignment warning at maze.v(187): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701824 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(199) " "Verilog HDL assignment warning at maze.v(199): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701827 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(200) " "Verilog HDL assignment warning at maze.v(200): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701828 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 maze.v(211) " "Verilog HDL assignment warning at maze.v(211): truncated value with size 32 to match size of target (7)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701829 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maze.v(212) " "Verilog HDL assignment warning at maze.v(212): truncated value with size 32 to match size of target (3)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701830 "|maze|lattice_on:l1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maze.v(251) " "Verilog HDL assignment warning at maze.v(251): truncated value with size 32 to match size of target (4)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701832 "|maze|lattice_on:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw lattice_on:l1\|sw:a1 " "Elaborating entity \"sw\" for hierarchy \"lattice_on:l1\|sw:a1\"" {  } { { "maze.v" "a1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955701930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 maze.v(686) " "Verilog HDL assignment warning at maze.v(686): truncated value with size 32 to match size of target (20)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955701940 "|maze|lattice_on:l1|sw:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce lattice_on:l1\|debounce:c1 " "Elaborating entity \"debounce\" for hierarchy \"lattice_on:l1\|debounce:c1\"" {  } { { "maze.v" "c1" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955701960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_tube digit_tube:l2 " "Elaborating entity \"digit_tube\" for hierarchy \"digit_tube:l2\"" {  } { { "maze.v" "l2" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545955702000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maze_con maze.v(448) " "Verilog HDL or VHDL warning at maze.v(448): object \"maze_con\" assigned a value but never read" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545955702000 "|maze|digit_tube:l2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maze.v(410) " "Verilog HDL assignment warning at maze.v(410): truncated value with size 32 to match size of target (4)" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545955702000 "|maze|digit_tube:l2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_seg0\[0\] GND " "Pin \"digit_seg0\[0\]\" is stuck at GND" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545955705680 "|maze|digit_seg0[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545955705680 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "maze.v" "" { Text "D:/intelFPGA_lite/18.0/maze/maze.v" 559 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545955705710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545955706580 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545955706580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "507 " "Implemented 507 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545955706580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545955706580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.0/maze/output_files/maze.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.0/maze/output_files/maze.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955706700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545955706770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 28 08:08:26 2018 " "Processing ended: Fri Dec 28 08:08:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545955706770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545955706770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545955706770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545955706770 ""}
