

================================================================
== Vivado HLS Report for 'DCT_Block_DCT_exit2_proc'
================================================================
* Date:           Thu Oct 29 23:53:05 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   80|   80|        10|          -|          -|     8|    no    |
        | + Loop 1.1  |    8|    8|         1|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	2  / (exitcond2)
	3  / (!exitcond2)
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %Xbuff, [8 x i8]* @str16, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str16, [8 x i8]* @str16, [8 x i8]* @str16)

ST_1: Ybuff_addr [1/1] 0.00ns
newFuncRoot:1  %Ybuff_addr = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 64

ST_1: stg_6 [1/1] 2.71ns
newFuncRoot:2  store float -1.000000e+00, float* %Ybuff_addr, align 16

ST_1: stg_7 [1/1] 1.57ns
newFuncRoot:3  br label %.loopexit


 <State 2>: 1.88ns
ST_2: rowrcv_1 [1/1] 0.00ns
.loopexit:0  %rowrcv_1 = phi i4 [ 0, %newFuncRoot ], [ %rowrcv, %.preheader10 ]

ST_2: exitcond3 [1/1] 1.88ns
.loopexit:1  %exitcond3 = icmp eq i4 %rowrcv_1, -8

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowrcv [1/1] 0.80ns
.loopexit:3  %rowrcv = add i4 %rowrcv_1, 1

ST_2: stg_12 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond3, label %.preheader.exitStub, label %.preheader10.preheader

ST_2: tmp [1/1] 0.00ns
.preheader10.preheader:0  %tmp = trunc i4 %rowrcv_1 to i3

ST_2: tmp_2 [1/1] 0.00ns
.preheader10.preheader:1  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: stg_15 [1/1] 1.57ns
.preheader10.preheader:2  br label %.preheader10

ST_2: stg_16 [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 7.09ns
ST_3: colrcv_1 [1/1] 0.00ns
.preheader10:0  %colrcv_1 = phi i4 [ %colrcv, %0 ], [ 0, %.preheader10.preheader ]

ST_3: colrcv_1_cast [1/1] 0.00ns
.preheader10:1  %colrcv_1_cast = zext i4 %colrcv_1 to i6

ST_3: exitcond2 [1/1] 1.88ns
.preheader10:2  %exitcond2 = icmp eq i4 %colrcv_1, -8

ST_3: empty_5 [1/1] 0.00ns
.preheader10:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: colrcv [1/1] 0.80ns
.preheader10:4  %colrcv = add i4 %colrcv_1, 1

ST_3: stg_22 [1/1] 0.00ns
.preheader10:5  br i1 %exitcond2, label %.loopexit, label %0

ST_3: Xbuff_read [1/1] 4.38ns
:0  %Xbuff_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %Xbuff)

ST_3: tmp_3 [1/1] 1.72ns
:1  %tmp_3 = add i6 %tmp_2, %colrcv_1_cast

ST_3: tmp_6 [1/1] 0.00ns
:2  %tmp_6 = zext i6 %tmp_3 to i64

ST_3: Ybuff_addr_1 [1/1] 0.00ns
:3  %Ybuff_addr_1 = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 %tmp_6

ST_3: stg_27 [1/1] 2.71ns
:4  store float %Xbuff_read, float* %Ybuff_addr_1, align 4

ST_3: stg_28 [1/1] 0.00ns
:5  br label %.preheader10



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Ybuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x77b0b40; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Xbuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x77b0ab0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4         (specinterface    ) [ 0000]
Ybuff_addr    (getelementptr    ) [ 0000]
stg_6         (store            ) [ 0000]
stg_7         (br               ) [ 0111]
rowrcv_1      (phi              ) [ 0010]
exitcond3     (icmp             ) [ 0011]
empty         (speclooptripcount) [ 0000]
rowrcv        (add              ) [ 0111]
stg_12        (br               ) [ 0000]
tmp           (trunc            ) [ 0000]
tmp_2         (bitconcatenate   ) [ 0001]
stg_15        (br               ) [ 0011]
stg_16        (ret              ) [ 0000]
colrcv_1      (phi              ) [ 0001]
colrcv_1_cast (zext             ) [ 0000]
exitcond2     (icmp             ) [ 0011]
empty_5       (speclooptripcount) [ 0000]
colrcv        (add              ) [ 0011]
stg_22        (br               ) [ 0111]
Xbuff_read    (read             ) [ 0000]
tmp_3         (add              ) [ 0000]
tmp_6         (zext             ) [ 0000]
Ybuff_addr_1  (getelementptr    ) [ 0000]
stg_27        (store            ) [ 0000]
stg_28        (br               ) [ 0011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Ybuff">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ybuff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Xbuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xbuff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="Xbuff_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Xbuff_read/3 "/>
</bind>
</comp>

<comp id="38" class="1004" name="Ybuff_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ybuff_addr/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_6/1 stg_27/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="Ybuff_addr_1_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ybuff_addr_1/3 "/>
</bind>
</comp>

<comp id="61" class="1005" name="rowrcv_1_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="1"/>
<pin id="63" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowrcv_1 (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="rowrcv_1_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rowrcv_1/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="colrcv_1_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="1"/>
<pin id="74" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colrcv_1 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="colrcv_1_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="1" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="colrcv_1/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="exitcond3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="rowrcv_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowrcv/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="colrcv_1_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="colrcv_1_cast/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="colrcv_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="colrcv/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="1"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_6_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="rowrcv_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rowrcv "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_2_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="colrcv_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="colrcv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="30" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="12" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="51"><net_src comp="38" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="32" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="60"><net_src comp="52" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="65" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="65" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="65" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="76" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="76" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="76" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="108" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="124" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="140"><net_src comp="90" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="145"><net_src comp="100" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="153"><net_src comp="118" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_6 : 1
	State 2
		exitcond3 : 1
		rowrcv : 1
		stg_12 : 2
		tmp : 1
		tmp_2 : 2
	State 3
		colrcv_1_cast : 1
		exitcond2 : 1
		colrcv : 1
		stg_22 : 2
		tmp_3 : 2
		tmp_6 : 3
		Ybuff_addr_1 : 4
		stg_27 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      rowrcv_fu_90     |    0    |    4    |
|    add   |     colrcv_fu_118     |    0    |    4    |
|          |      tmp_3_fu_124     |    0    |    6    |
|----------|-----------------------|---------|---------|
|   icmp   |    exitcond3_fu_84    |    0    |    2    |
|          |    exitcond2_fu_112   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | Xbuff_read_read_fu_32 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |       tmp_fu_96       |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_2_fu_100     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |  colrcv_1_cast_fu_108 |    0    |    0    |
|          |      tmp_6_fu_129     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    18   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|colrcv_1_reg_72|    4   |
| colrcv_reg_150|    4   |
|rowrcv_1_reg_61|    4   |
| rowrcv_reg_137|    4   |
| tmp_2_reg_142 |    6   |
+---------------+--------+
|     Total     |   22   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_46 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_46 |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   78   ||  3.142  ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   39   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   22   |   57   |
+-----------+--------+--------+--------+
