/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Sam Shih <sam.shih@mediatek.com>
 * Author: Xiufeng Li <Xiufeng.Li@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6789_H
#define _DT_BINDINGS_CLK_MT6789_H

//APMIXED
#define CLK_APMIXED_ARMPLL_LL	0
#define CLK_APMIXED_ARMPLL_BL0	1
#define CLK_APMIXED_CCIPLL	2
#define CLK_APMIXED_MPLL	3
#define CLK_APMIXED_MAINPLL	4
#define CLK_APMIXED_UNIVPLL	5
#define CLK_APMIXED_MSDCPLL	6
#define CLK_APMIXED_MMPLL	7
#define CLK_APMIXED_NPUPLL	8
#define CLK_APMIXED_MFGPLL	9
#define CLK_APMIXED_TVDPLL	10
#define CLK_APMIXED_APLL1	11
#define CLK_APMIXED_APLL2	12
#define CLK_APMIXED_USBPLL	13

//TOPCKGEN

#define CLK_TOP_MFGPLL	0
#define CLK_TOP_MAINPLL_D4	1
#define CLK_TOP_MAINPLL_D4_D2	2
#define CLK_TOP_MAINPLL_D4_D4	3
#define CLK_TOP_MAINPLL_D4_D8	4
#define CLK_TOP_MAINPLL_D4_D16	5
#define CLK_TOP_MAINPLL_D5	6
#define CLK_TOP_MAINPLL_D5_D2	7
#define CLK_TOP_MAINPLL_D5_D4	8
#define CLK_TOP_MAINPLL_D5_D8	9
#define CLK_TOP_MAINPLL_D6	10
#define CLK_TOP_MAINPLL_D6_D2	11
#define CLK_TOP_MAINPLL_D6_D4	12
#define CLK_TOP_MAINPLL_D7	13
#define CLK_TOP_MAINPLL_D7_D2	14
#define CLK_TOP_MAINPLL_D7_D4	15
#define CLK_TOP_MAINPLL_D7_D8	16
#define CLK_TOP_MAINPLL_D9	17
#define CLK_TOP_UNIVPLL_D4	18
#define CLK_TOP_UNIVPLL_D4_D2	19
#define CLK_TOP_UNIVPLL_D4_D4	20
#define CLK_TOP_UNIVPLL_D4_D8	21
#define CLK_TOP_UNIVPLL_D5	22
#define CLK_TOP_UNIVPLL_D5_D2	23
#define CLK_TOP_UNIVPLL_D5_D4	24
#define CLK_TOP_UNIVPLL_D6	25
#define CLK_TOP_UNIVPLL_D6_D2	26
#define CLK_TOP_UNIVPLL_D6_D4	27
#define CLK_TOP_UNIVPLL_D6_D8	28
#define CLK_TOP_UNIVPLL_D6_D16	29
#define CLK_TOP_UNIVPLL_D7	30
#define CLK_TOP_UNIVPLL_192M_D2	31
#define CLK_TOP_UNIVPLL_192M_D4	32
#define CLK_TOP_UNIVPLL_192M_D8	33
#define CLK_TOP_UNIVPLL_192M_D16	34
#define CLK_TOP_UNIVPLL_192M_D32	35
#define CLK_TOP_APLL1	36
#define CLK_TOP_APLL1_D2	37
#define CLK_TOP_APLL1_D4	38
#define CLK_TOP_APLL1_D8	39
#define CLK_TOP_APLL2	94
#define CLK_TOP_APLL2_D2	40
#define CLK_TOP_APLL2_D4	41
#define CLK_TOP_APLL2_D8	42
#define CLK_TOP_MMPLL_D4_D2	43
#define CLK_TOP_MMPLL_D5_D2	44
#define CLK_TOP_MMPLL_D6	45
#define CLK_TOP_MMPLL_D6_D2	46
#define CLK_TOP_MMPLL_D7	47
#define CLK_TOP_MMPLL_D9	48
#define CLK_TOP_NPUPLL	49
#define CLK_TOP_TVDPLL	50
#define CLK_TOP_MSDCPLL	51
#define CLK_TOP_MSDCPLL_D2	52
#define CLK_TOP_MSDCPLL_D4	53
#define CLK_TOP_CLKRTC	54
#define CLK_TOP_TCK_26M_MX9	55
#define CLK_TOP_F26M_CK_D2	56
#define CLK_TOP_OSC_D2	57
#define CLK_TOP_OSC_D4	58
#define CLK_TOP_OSC_D8	59
#define CLK_TOP_OSC_D16	60
#define CLK_TOP_OSC_D10	61
#define CLK_TOP_OSC_D20	62
#define CLK_TOP_F26M	63
#define CLK_TOP_AXI	64
#define CLK_TOP_DISP	65
#define CLK_TOP_MDP	66
#define CLK_TOP_IMG1	67
#define CLK_TOP_IPE	68
#define CLK_TOP_CAM	69
#define CLK_TOP_MFG_REF	70
#define CLK_TOP_MFG_PLL	71
#define CLK_TOP_UART	72
#define CLK_TOP_SPI	73
#define CLK_TOP_MSDC50_0	74
#define CLK_TOP_MSDC30_1	75
#define CLK_TOP_AUDIO	76
#define CLK_TOP_PWRAP_ULPOSC	77
#define CLK_TOP_DISP_PWM	78
#define CLK_TOP_USB_TOP	79
#define CLK_TOP_I2C	80
#define CLK_TOP_AUD_ENGEN1	81
#define CLK_TOP_AUD_ENGEN2	82
#define CLK_TOP_AES_UFSFDE	83
#define CLK_TOP_UFS	84
#define CLK_TOP_DPMAIF_MAIN	85
#define CLK_TOP_VENC	86
#define CLK_TOP_VDEC	87
#define CLK_TOP_CAMTM	88
#define CLK_TOP_PWM	89
#define CLK_TOP_AUDIO_H	90
#define CLK_TOP_DSI_OCC	91
#define CLK_TOP_I2C_PSEUDO	92
#define CLK_TOP_APDMA	93
#define CLK_TOP_AXI_SEL 95
#define CLK_TOP_SPM_SEL 96
#define CLK_TOP_SCP_SEL 97
#define CLK_TOP_BUS_AXIMEM_SEL	98
#define CLK_TOP_DISP_SEL	99
#define CLK_TOP_MDP_SEL	100
#define CLK_TOP_IMG1_SEL 101
#define CLK_TOP_IPE_SEL 102
#define CLK_TOP_CAM_SEL  103
#define CLK_TOP_MFG_REF_SEL	104
#define CLK_TOP_MFG_PLL_SEL	105
#define CLK_TOP_CAMTG_SEL 106
#define CLK_TOP_CAMTG2_SEL  107
#define CLK_TOP_CAMTG3_SEL  108
#define CLK_TOP_CAMTG4_SEL 109
#define CLK_TOP_CAMTG5_SEL 110
#define CLK_TOP_CAMTG6_SEL 111
#define CLK_TOP_UART_SEL 112
#define CLK_TOP_SPI_SEL 113
#define CLK_TOP_MSDC50_0_HCLK_SEL 114
#define CLK_TOP_MSDC50_0_SEL 115
#define CLK_TOP_MSDC30_1_SEL 116
#define CLK_TOP_AUDIO_SEL 117
#define CLK_TOP_AUD_INTBUS_SEL  118
#define CLK_TOP_PWRAP_ULPOSC_SEL 119
#define CLK_TOP_ATB_SEL 120
#define CLK_TOP_SSPM_SEL 121
#define CLK_TOP_SCAM_SEL  122
#define CLK_TOP_DISP_PWM_SEL 123
#define CLK_TOP_USB_TOP_SEL 124
#define CLK_TOP_I2C_SEL 125
#define CLK_TOP_SENINF_SEL 126
#define CLK_TOP_SENINF1_SEL 127
#define CLK_TOP_SENINF2_SEL  128
#define CLK_TOP_SENINF3_SEL 129
#define CLK_TOP_DXCC_SEL 130
#define CLK_TOP_AUD_ENGEN1_SEL 131 
#define CLK_TOP_AUD_ENGEN2_SEL 132
#define CLK_TOP_AES_UFSFDE_SEL 133
#define CLK_TOP_UFS_SEL  134
#define CLK_TOP_AUD_1_SEL 135
#define CLK_TOP_AUD_2_SEL  136
#define CLK_TOP_DPMAIF_MAIN_SEL 137 
#define CLK_TOP_VENC_SEL  138
#define CLK_TOP_VDEC_SEL   139
#define CLK_TOP_CAMTM_SEL 140
#define CLK_TOP_PWM_SEL  141
#define CLK_TOP_AUDIO_H_SEL 142
#define CLK_TOP_SPMI_MST_SEL 143
#define CLK_TOP_DVFSRC_SEL 144
#define CLK_TOP_AES_MSDCFDE_SEL 145
#define CLK_TOP_MCUPM_SEL 146
#define CLK_TOP_DSI_OCC_SEL 147
#define CLK_TOP_APLL_I2S0_MCK_SEL 148
#define CLK_TOP_APLL_I2S1_MCK_SEL 149
#define CLK_TOP_APLL_I2S2_MCK_SEL 150
#define CLK_TOP_APLL_I2S3_MCK_SEL 151
#define CLK_TOP_APLL_I2S4_MCK_SEL 152
#define CLK_TOP_APLL_I2S5_MCK_SEL 153
#define CLK_TOP_APLL_I2S6_MCK_SEL 154
#define CLK_TOP_APLL_I2S7_MCK_SEL 155
#define CLK_TOP_APLL_I2S8_MCK_SEL 156
#define CLK_TOP_APLL_I2S9_MCK_SEL 157
#define CLK_TOP_APLL12_CK_DIV0 158
#define CLK_TOP_APLL12_CK_DIV1 159
#define CLK_TOP_APLL12_CK_DIV2 160
#define CLK_TOP_APLL12_CK_DIV3 161
#define CLK_TOP_APLL12_CK_DIV4 162
#define CLK_TOP_APLL12_CK_DIVB 163
#define CLK_TOP_APLL12_CK_DIV5 164
#define CLK_TOP_APLL12_CK_DIV6 165
#define CLK_TOP_APLL12_CK_DIV7 166
#define CLK_TOP_APLL12_CK_DIV8 167
#define CLK_TOP_APLL12_CK_DIV9 168



#endif /* _DT_BINDINGS_CLK_MT6789_H */
