Project Information                      d:\maxplus2\max2lib\lab5\plmt_sm8.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 11/09/2010 22:35:21

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was unsuccessful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_sm8  EP1810LC-20      20       11       0       84          No Fit

User Pins:                 20       11       0  



Project Information                      d:\maxplus2\max2lib\lab5\plmt_sm8.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: No superset bus at connection -- "D[7..0]"
Warning: Primitive 'RZ' is stuck at VCC
Error: Project does not fit in specified device(s)
Error: No fit found, generating Report File

(See individual chip error summaries for additional information)

Project Information                      d:\maxplus2\max2lib\lab5\plmt_sm8.rpt

** FILE HIERARCHY **



|plmt_sm:25|
|plmt_sm:25|plmt_c2i_1:3|
|plmt_sm:25|plmt_di:4|
|plmt_sm:25|plmt_di:17|
|plmt_sm:25|plmt_c2i_2:18|
|plmt_sm:25|plmt_xi:22|
|plmt_sm:25|plmt_xi:24|
|plmt_sm:25|plmt_yi:23|
|plmt_sm:25|plmt_yi:25|
|plmt_sm:24|
|plmt_sm:24|plmt_c2i_1:3|
|plmt_sm:24|plmt_di:4|
|plmt_sm:24|plmt_di:17|
|plmt_sm:24|plmt_c2i_2:18|
|plmt_sm:24|plmt_xi:22|
|plmt_sm:24|plmt_xi:24|
|plmt_sm:24|plmt_yi:23|
|plmt_sm:24|plmt_yi:25|
|plmt_sm:23|
|plmt_sm:23|plmt_c2i_1:3|
|plmt_sm:23|plmt_di:4|
|plmt_sm:23|plmt_di:17|
|plmt_sm:23|plmt_c2i_2:18|
|plmt_sm:23|plmt_xi:22|
|plmt_sm:23|plmt_xi:24|
|plmt_sm:23|plmt_yi:23|
|plmt_sm:23|plmt_yi:25|
|plmt_sm:22|
|plmt_sm:22|plmt_c2i_1:3|
|plmt_sm:22|plmt_di:4|
|plmt_sm:22|plmt_di:17|
|plmt_sm:22|plmt_c2i_2:18|
|plmt_sm:22|plmt_xi:22|
|plmt_sm:22|plmt_xi:24|
|plmt_sm:22|plmt_yi:23|
|plmt_sm:22|plmt_yi:25|
|plmt_c0:42|
|plmt_z:45|
|plmt_zf:46|


Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

***** Logic for device 'plmt_sm8' contains errors -- see ERROR SUMMARY.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

** ERROR SUMMARY **

Error: Project requires too many (84/48) logic cells
Error: Project requires too many (40/16) global logic cells


Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24     0/12(  0%)   0/12(  0%) 
C:    LC25 - LC36     0/12(  0%)   0/12(  0%) 
D:    LC37 - LC48     0/12(  0%)   0/12(  0%) 


Total dedicated input pins used:                 0/16     (  0%)
Total I/O pins used:                             0/48     (  0%)
Total logic cells used:                          0/48     (  0%)
Average fan-in:                                  7.13
Total fan-in:                                   599

Total input pins required:                      20
Total output pins required:                     11
Total bidirectional pins required:               0
Total logic cells required:                     84
Total flipflops required:                        0

Synthesized logic cells:                        73/  48   (152%)



Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??      -   ??      INPUT              0    0    2   41  F1
  ??      -   ??      INPUT              0    0    2   57  F2
  ??      -   ??      INPUT              0    0    3   58  F3
  ??      -   ??      INPUT              0    0    2   60  F4
  ??      -   ??      INPUT              0    0    0   19  P0
  ??      -   ??      INPUT              0    0    0   20  P1
  ??      -   ??      INPUT              0    0    0   12  P2
  ??      -   ??      INPUT              0    0    0   13  P3
  ??      -   ??      INPUT              0    0    0   10  P4
  ??      -   ??      INPUT              0    0    0    8  P5
  ??      -   ??      INPUT              0    0    0    1  P6
  ??      -   ??      INPUT              0    0    1    5  P7
  ??      -   ??      INPUT              0    0    0   14  Q0
  ??      -   ??      INPUT              0    0    0   19  Q1
  ??      -   ??      INPUT              0    0    0    9  Q2
  ??      -   ??      INPUT              0    0    0    9  Q3
  ??      -   ??      INPUT              0    0    0    5  Q4
  ??      -   ??      INPUT              0    0    0    3  Q5
  ??      -   ??      INPUT              0    0    0    2  Q6
  ??      -   ??      INPUT              0    0    0    1  Q7


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  ??     ??   ??     OUTPUT              2   13    0    0  CO
  ??     ??   ??     OUTPUT              0    2    0    0  D0
  ??     ??   ??     OUTPUT              0    4    0    0  D1
  ??     ??   ??     OUTPUT              4    9    0    0  D2
  ??     ??   ??     OUTPUT              0    5    0    0  D3
  ??     ??   ??     OUTPUT              0    2    0    0  D4
  ??     ??   ??     OUTPUT              0    4    0    0  D5
  ??     ??   ??     OUTPUT              4   10    0    0  D6
  ??     ??   ??     OUTPUT              0    2    0    0  D7
  ??     ??   ??     OUTPUT              0    0    0    0  RZ
  ??     ??   ??     OUTPUT              0    4    0    0  SI


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
   -     ??   ??       SOFT    s         5    3    0    2  |plmt_sm:22|plmt_c2i_1:3|~6~1
   -     ??   ??       SOFT    s         0    7    1    1  |plmt_sm:22|plmt_c2i_1:3|Ci_1~2 (|plmt_sm:22|plmt_c2i_1:3|~6~2)
   -     ??   ??       SOFT    s         5    2    2    0  |plmt_sm:22|plmt_di:4|Di~1 (|plmt_sm:22|plmt_di:4|~39~1)
   -     ??   ??       SOFT    s         4    2    1    0  |plmt_sm:22|plmt_di:4|Di~2 (|plmt_sm:22|plmt_di:4|~39~2)
   -     ??   ??       SOFT    s         4    0    2    4  |plmt_sm:22|plmt_xi:22|~9~1
   -     ??   ??       SOFT    s         5    0    2    5  |plmt_sm:22|plmt_yi:23|~22~1
   -     ??   ??       SOFT    s         5    0    1    5  |plmt_sm:22|plmt_yi:25|~22~1
   -     ??   ??       SOFT    s         6    0    2    4  |plmt_sm:23|plmt_c2i_2:18|~21~1
   -     ??   ??       SOFT    s         7    0    2    4  |plmt_sm:23|plmt_c2i_2:18|~31~1
   -     ??   ??       SOFT    s         5    2    2    4  |plmt_sm:23|plmt_c2i_2:18|~32~1
   -     ??   ??       SOFT    s         5    1    2    4  |plmt_sm:23|plmt_c2i_2:18|~33~1
   -     ??   ??       SOFT    s         5    2    2    4  |plmt_sm:23|plmt_c2i_2:18|~34~1
   -     ??   ??       SOFT    s         5    2    2    4  |plmt_sm:23|plmt_c2i_2:18|~35~1
   -     ??   ??       SOFT    s         5    2    2    4  |plmt_sm:23|plmt_c2i_2:18|~36~1
   -     ??   ??       SOFT    s         0    7    0    3  |plmt_sm:23|plmt_c2i_2:18|~37~1
   -     ??   ??       SOFT    s         5    3    1    0  |plmt_sm:23|plmt_di:4|Di~1 (|plmt_sm:23|plmt_di:4|~39~1)
   -     ??   ??       SOFT    s         6    3    1    0  |plmt_sm:23|plmt_di:4|Di~2 (|plmt_sm:23|plmt_di:4|~39~2)
   -     ??   ??       SOFT    s         6    9    1    0  |plmt_sm:23|plmt_di:4|Di~3 (|plmt_sm:23|plmt_di:4|~39~3)
   -     ??   ??       SOFT    s         5    9    1    0  |plmt_sm:23|plmt_di:4|Di~4 (|plmt_sm:23|plmt_di:4|~39~4)
   -     ??   ??       SOFT    s         5    2    1    0  |plmt_sm:23|plmt_di:17|Di~1 (|plmt_sm:23|plmt_di:17|~39~1)
   -     ??   ??       SOFT    s         5    8    1    0  |plmt_sm:23|plmt_di:17|Di~2 (|plmt_sm:23|plmt_di:17|~39~2)
   -     ??   ??       SOFT    s         5    0    0    8  |plmt_sm:23|plmt_yi:23|~22~1
   -     ??   ??       SOFT    s         5    0    0    7  |plmt_sm:23|plmt_yi:25|~22~1
   -     ??   ??       SOFT    s         6    0    0    5  |plmt_sm:24|plmt_c2i_2:18|~21~1
   -     ??   ??       SOFT    s         7    0    0    5  |plmt_sm:24|plmt_c2i_2:18|~31~1
   -     ??   ??       SOFT    s         7    0    0    5  |plmt_sm:24|plmt_c2i_2:18|~32~1
   -     ??   ??       SOFT    s         0    3    0    3  |plmt_sm:24|plmt_c2i_2:18|~33~1
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~33~2
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~33~3
   -     ??   ??       SOFT    s         9    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~33~4
   -     ??   ??       SOFT    s         0    3    0    3  |plmt_sm:24|plmt_c2i_2:18|~34~1
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~34~2
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~34~3
   -     ??   ??       SOFT    s         9    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~34~4
   -     ??   ??       SOFT    s         0    3    0    3  |plmt_sm:24|plmt_c2i_2:18|~35~1
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~35~2
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~35~3
   -     ??   ??       SOFT    s         9    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~35~4
   -     ??   ??       SOFT    s         0    4    0    3  |plmt_sm:24|plmt_c2i_2:18|~36~1
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~36~2
   -     ??   ??       SOFT    s        10    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~36~3
   -     ??   ??       SOFT    s         8    0    0    3  |plmt_sm:24|plmt_c2i_2:18|~36~4
   -     ??   ??       SOFT    s         0   16    0    3  |plmt_sm:24|plmt_c2i_2:18|~37~1
   -     ??   ??       SOFT    s         0   16    0    4  |plmt_sm:24|plmt_c2i_2:18|Ci_2~2 (|plmt_sm:24|plmt_c2i_2:18|~37~2)
   -     ??   ??       SOFT    s         5    7    1    0  |plmt_sm:24|plmt_di:4|~39~1~2
   -     ??   ??       SOFT    s         5    4    1    0  |plmt_sm:24|plmt_di:4|~39~1~3
   -     ??   ??       SOFT    s         4    4    1    0  |plmt_sm:24|plmt_di:4|~39~1~4
   -     ??   ??       SOFT    s         5    6    1    0  |plmt_sm:24|plmt_di:4|~39~1~5
   -     ??   ??       SOFT    s         2    5    1    0  |plmt_sm:24|plmt_di:4|~39~1~6
   -     ??   ??       SOFT    s         2    0    0    3  |plmt_sm:24|plmt_xi:22|~5~1
   -     ??   ??       SOFT    s         3    0    0    3  |plmt_sm:24|plmt_xi:22|~6~1
   -     ??   ??       SOFT    s         3    0    0    3  |plmt_sm:24|plmt_xi:22|~7~1
   -     ??   ??       SOFT    s         0    1    1    3  |plmt_sm:24|plmt_xi:22|~9~1
   -     ??   ??       SOFT    s         4    0    1    1  |plmt_sm:24|plmt_xi:22|Xi~2 (|plmt_sm:24|plmt_xi:22|~9~2)
   -     ??   ??       SOFT    s         5    0    1    4  |plmt_sm:24|plmt_yi:23|~22~1
   -     ??   ??       SOFT    s         5    0    0    5  |plmt_sm:24|plmt_yi:25|~22~1
   -     ??   ??       SOFT    s         0    5    1    5  |plmt_sm:25|plmt_c2i_2:18|~37~1
   -     ??   ??       SOFT    s         8    0    1    1  |plmt_sm:25|plmt_c2i_2:18|Ci_2~2 (|plmt_sm:25|plmt_c2i_2:18|~37~2)
   -     ??   ??       SOFT    s         8    0    1    1  |plmt_sm:25|plmt_c2i_2:18|Ci_2~3 (|plmt_sm:25|plmt_c2i_2:18|~37~3)
   -     ??   ??       SOFT    s         5    0    1    4  |plmt_sm:25|plmt_c2i_2:18|Ci_2~4 (|plmt_sm:25|plmt_c2i_2:18|~37~4)
   -     ??   ??       SOFT    s         5    0    2    1  |plmt_sm:25|plmt_c2i_2:18|Ci_2~5 (|plmt_sm:25|plmt_c2i_2:18|~37~5)
   -     ??   ??       SOFT    s         5    0    1    1  |plmt_sm:25|plmt_c2i_2:18|Ci_2~6 (|plmt_sm:25|plmt_c2i_2:18|~37~6)
   -     ??   ??       SOFT    s         8    0    1    0  |plmt_sm:25|plmt_di:4|Di~1 (|plmt_sm:25|plmt_di:4|~39~1)
   -     ??   ??       SOFT    s         8    0    1    0  |plmt_sm:25|plmt_di:4|Di~2 (|plmt_sm:25|plmt_di:4|~39~2)
   -     ??   ??       SOFT    s         7    0    1    0  |plmt_sm:25|plmt_di:4|Di~3 (|plmt_sm:25|plmt_di:4|~39~3)
   -     ??   ??       SOFT    s         6    0    1    0  |plmt_sm:25|plmt_di:17|Di~1 (|plmt_sm:25|plmt_di:17|~39~1)
   -     ??   ??       SOFT    s         6    0    1    0  |plmt_sm:25|plmt_di:17|Di~2 (|plmt_sm:25|plmt_di:17|~39~2)
   -     ??   ??       SOFT    s         2    0    1    0  ~49~1
   -     ??   ??       SOFT    s         2    0    1    0  ~49~2
   -     ??   ??       SOFT    s         0    2    1    0  ~49~3
   -     ??   ??       SOFT    s         4    4    1    0  ~50~1
   -     ??   ??       SOFT    s         4   11    1    0  ~50~2
   -     ??   ??       SOFT    s         2   10    1    0  ~50~3


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             d:\maxplus2\max2lib\lab5\plmt_sm8.rpt
plmt_sm8

** EQUATIONS **

F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
F4       : INPUT;
P0       : INPUT;
P1       : INPUT;
P2       : INPUT;
P3       : INPUT;
P4       : INPUT;
P5       : INPUT;
P6       : INPUT;
P7       : INPUT;
Q0       : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q3       : INPUT;
Q4       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;

-- Node name is 'CO' 
-- Equation name is 'CO', type is output 
 CO      = LCELL(!_EQ001);
  _EQ001 =  F3 & !_N013 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & !_N026 & 
             !_N027 & !_N069 &  P7
         # !_N013 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & !_N026 & 
             !_N027 & !_N070 & !P7
         # !_N013 & !_N014 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & 
             !_N026 & !_N027
         #  F3 & !_N012 & !_N069 & !_N071 &  P7
         #  F3 & !_N014 & !_N069 &  P7
         # !_N012 & !_N070 & !_N071 & !P7
         # !_N014 & !_N070 & !P7
         # !_N012 & !_N014 & !_N071;

-- Node name is 'D0' 
-- Equation name is 'D0', type is output 
 D0      = LCELL(!_EQ002);
  _EQ002 = !_N067 & !_N068;

-- Node name is 'D1' 
-- Equation name is 'D1', type is output 
 D1      = LCELL(!_EQ003);
  _EQ003 = !_N062 & !_N064 & !_N065 & !_N066;

-- Node name is 'D2' 
-- Equation name is 'D2', type is output 
 D2      = LCELL(!_EQ004);
  _EQ004 = !_N039 & !_N058 & !_N059 & !_N060 & !_N061 & !_N062 & !_N063
         # !F4 &  _N038 &  _N039 & !_N058 & !_N059 & !_N061 & !_N062 & !_N063
         #  F1 &  F2 & !F3 &  F4 &  _N038 &  _N039
         # !F4 &  _N034 &  _N039 & !_N060
         # !F1 &  F4 & !_N060
         #  F4 & !_N039 & !_N060
         # !F4 &  _N034 &  _N038 & !_N039
         # !F1 &  F4 & !_N039;

-- Node name is 'D3' 
-- Equation name is 'D3', type is output 
 D3      = LCELL( _EQ005);
  _EQ005 = !_N053 & !_N054 & !_N055 & !_N056 & !_N057;

-- Node name is 'D4' 
-- Equation name is 'D4', type is output 
 D4      = LCELL( _EQ006);
  _EQ006 = !_N051 & !_N052;

-- Node name is 'D5' 
-- Equation name is 'D5', type is output 
 D5      = LCELL(!_EQ007);
  _EQ007 = !_N047 & !_N048 & !_N049 & !_N050;

-- Node name is 'D6' 
-- Equation name is 'D6', type is output 
 D6      = LCELL(!_EQ008);
  _EQ008 = !F4 &  _N012 &  _N013 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & 
             !_N026 & !_N027
         # !_N012 & !_N013 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & 
             !_N026 & !_N027
         #  F1 &  F2 & !F3 &  F4 &  _N012 &  _N013
         # !F4 & !_N012 &  _N013 & !_N046
         # !F4 &  _N012 & !_N013 & !_N046
         # !F1 &  F4 & !_N012
         #  F4 & !_N012 & !_N013
         # !F1 &  F4 & !_N013;

-- Node name is 'D7' 
-- Equation name is 'D7', type is output 
 D7      = LCELL( _EQ009);
  _EQ009 = !_N043 & !_N045;

-- Node name is 'RZ' 
-- Equation name is 'RZ', type is output 
 RZ      = LCELL( VCC);

-- Node name is 'SI' 
-- Equation name is 'SI', type is output 
 SI      = LCELL( _EQ010);
  _EQ010 = !_N041 & !_N042 & !_N043 & !_N044;

-- Node name is '|plmt_sm:22|plmt_c2i_1:3|~6~2' = '|plmt_sm:22|plmt_c2i_1:3|Ci_1~2' 
-- Equation name is '_N046', type is buried 
-- synthesized logic cell 
_N046    = LCELL( _EQ011);
  _EQ011 = !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & !_N026 & !_N027;

-- Node name is '|plmt_sm:22|plmt_c2i_1:3|~6~1' 
-- Equation name is '_N028', type is buried 
-- synthesized logic cell 
_N028    = LCELL( _EQ012);
  _EQ012 =  F2 &  F3 &  F4 & !_N046 & !Q6
         #  F1 & !F3 &  F4 & !_N046 &  Q6
         # !F1 &  F2 & !F3 & !_N046 & !Q6
         # !F2 &  F3 & !_N046 &  Q6
         # !F2 &  F3 & !F4 & !_N046
         # !F1 & !F2 & !_N046 &  Q6
         #  _N012 &  _N013
         #  _N012 & !_N046;

-- Node name is '|plmt_sm:22|plmt_di:4|~39~1' = '|plmt_sm:22|plmt_di:4|Di~1' 
-- Equation name is '_N043', type is buried 
-- synthesized logic cell 
_N043    = LCELL( _EQ013);
  _EQ013 =  F1 &  F2 & !F3 &  F4 &  _N014 &  P7
         # !F3 & !F4 &  _N014 & !_N028 &  P7
         # !F2 & !F4 &  _N014 & !_N028 &  P7
         # !F1 &  F3 &  F4 &  P7
         #  F3 &  F4 & !_N014 &  P7
         # !F1 & !F3 &  F4 & !P7
         # !F3 &  F4 & !_N014 & !P7
         # !F1 &  F4 & !_N014;

-- Node name is '|plmt_sm:22|plmt_di:4|~39~2' = '|plmt_sm:22|plmt_di:4|Di~2' 
-- Equation name is '_N045', type is buried 
-- synthesized logic cell 
_N045    = LCELL( _EQ014);
  _EQ014 =  F2 &  F3 & !F4 &  _N014 &  _N028
         #  F2 &  F3 & !_N014 & !_N028 &  P7
         # !F2 &  F3 & !_N014 &  _N028 &  P7
         # !F3 & !F4 & !_N014 &  _N028 &  P7
         # !F4 &  _N014 &  _N028 & !P7
         # !F4 & !_N014 & !_N028 & !P7;

-- Node name is '|plmt_sm:22|plmt_xi:22|~9~1' 
-- Equation name is '_N012', type is buried 
-- synthesized logic cell 
_N012    = LCELL( _EQ015);
  _EQ015 =  F3 &  F4 & !P6
         # !F2 & !F4 &  P6
         # !F3 &  P6;

-- Node name is '|plmt_sm:22|plmt_yi:23|~22~1' 
-- Equation name is '_N013', type is buried 
-- synthesized logic cell 
_N013    = LCELL( _EQ016);
  _EQ016 =  F2 &  F3 &  F4 & !Q6
         #  F1 & !F3 &  F4 &  Q6
         # !F1 &  F2 & !F3 & !Q6
         # !F2 &  F3 &  Q6
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q6;

-- Node name is '|plmt_sm:22|plmt_yi:25|~22~1' 
-- Equation name is '_N014', type is buried 
-- synthesized logic cell 
_N014    = LCELL( _EQ017);
  _EQ017 =  F2 &  F3 &  F4 & !Q7
         #  F1 & !F3 &  F4 &  Q7
         # !F1 &  F2 & !F3 & !Q7
         # !F2 &  F3 &  Q7
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q7;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~21~1' 
-- Equation name is '_N016', type is buried 
-- synthesized logic cell 
_N016    = LCELL( _EQ018);
  _EQ018 =  F1 & !F3 &  F4 &  P5 &  Q5
         #  F2 &  F3 &  F4 & !P5 & !Q5
         # !F2 &  F3 &  F4 & !P5 &  Q5
         # !F1 & !F2 & !F3 &  P5 &  Q5
         # !F1 &  F2 & !F3 &  P5 & !Q5
         # !F2 &  F3 & !F4 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~31~1' 
-- Equation name is '_N017', type is buried 
-- synthesized logic cell 
_N017    = LCELL( _EQ019);
  _EQ019 =  F1 & !F3 &  F4 &  P4 &  P5 &  Q4
         # !F1 & !F2 & !F3 &  P4 &  P5 &  Q4
         #  F2 &  F3 &  F4 & !P4 & !P5 & !Q4
         # !F2 &  F3 &  F4 & !P4 & !P5 &  Q4
         # !F1 &  F2 & !F3 &  P4 &  P5 & !Q4
         # !F2 &  F3 & !F4 &  P4 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~32~1' 
-- Equation name is '_N027', type is buried 
-- synthesized logic cell 
_N027    = LCELL( _EQ020);
  _EQ020 =  F2 &  F3 &  F4 &  _N019 & !P4 & !Q4
         # !F2 &  F3 &  F4 &  _N019 & !P4 &  Q4
         # !F2 & !F4 &  _N019 &  _N024 &  P4
         # !F3 &  _N019 &  _N024 &  P4;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~33~1' 
-- Equation name is '_N026', type is buried 
-- synthesized logic cell 
_N026    = LCELL( _EQ021);
  _EQ021 =  F3 &  F4 & !_N084 & !P4 & !P5
         # !F2 & !F4 & !_N084 &  P4 &  P5
         # !F3 & !_N084 &  P4 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~34~1' 
-- Equation name is '_N025', type is buried 
-- synthesized logic cell 
_N025    = LCELL( _EQ022);
  _EQ022 =  F2 &  F3 &  F4 & !_N084 & !P4 & !Q5
         # !F2 &  F3 &  F4 & !_N084 & !P4 &  Q5
         # !F2 & !F4 &  _N019 & !_N084 &  P4
         # !F3 &  _N019 & !_N084 &  P4;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~35~1' 
-- Equation name is '_N023', type is buried 
-- synthesized logic cell 
_N023    = LCELL( _EQ023);
  _EQ023 =  F2 &  F3 &  F4 & !_N084 & !P5 & !Q4
         # !F2 &  F3 &  F4 & !_N084 & !P5 &  Q4
         # !F2 & !F4 &  _N024 & !_N084 &  P5
         # !F3 &  _N024 & !_N084 &  P5;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~36~1' 
-- Equation name is '_N018', type is buried 
-- synthesized logic cell 
_N018    = LCELL( _EQ024);
  _EQ024 =  F2 &  F3 &  F4 &  _N019 & !_N084 & !Q4
         #  F1 & !F3 &  F4 &  _N019 & !_N084 &  Q4
         # !F1 &  F2 & !F3 &  _N019 & !_N084 & !Q4
         # !F2 &  F3 &  _N019 & !_N084 &  Q4
         # !F2 &  F3 & !F4 &  _N019 & !_N084
         # !F1 & !F2 &  _N019 & !_N084 &  Q4;

-- Node name is '|plmt_sm:23|plmt_c2i_2:18|~37~1' 
-- Equation name is '_N015', type is buried 
-- synthesized logic cell 
_N015    = LCELL(!_EQ025);
  _EQ025 = !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & !_N026 & !_N027;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~1' = '|plmt_sm:23|plmt_di:4|Di~1' 
-- Equation name is '_N047', type is buried 
-- synthesized logic cell 
_N047    = LCELL( _EQ026);
  _EQ026 = !F4 &  _N019 & !_N024 &  _N029 &  P4 &  P5
         # !F2 & !F4 &  _N019 &  _N024 &  _N029 &  P5
         # !F3 & !F4 &  _N019 &  _N024 &  _N029 &  P5
         #  F2 &  F3 & !F4 & !_N019 &  _N024 &  _N029
         # !F2 & !F4 & !_N019 &  _N029 &  P4 & !P5
         # !F3 & !F4 & !_N019 &  _N029 &  P4 & !P5
         # !F2 & !F4 & !_N019 &  _N024 &  P4 & !P5
         # !F3 & !F4 & !_N019 &  _N024 &  P4 & !P5;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~2' = '|plmt_sm:23|plmt_di:4|Di~2' 
-- Equation name is '_N048', type is buried 
-- synthesized logic cell 
_N048    = LCELL( _EQ027);
  _EQ027 = !F2 & !F4 & !_N019 & !_N024 & !P4 &  P5
         # !F3 & !F4 & !_N019 & !_N024 & !P4 &  P5
         #  F1 & !F3 &  F4 & !_N019 &  P5
         # !F2 & !F3 &  F4 &  _N019 &  P5
         # !F1 & !F3 &  F4 &  _N019 &  P5
         #  F2 &  F3 & !F4 &  _N019 & !_N024
         # !F4 & !_N019 &  _N024 &  _N029 & !P5
         # !F4 &  _N019 & !_N024 & !P4 & !P5;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~3' = '|plmt_sm:23|plmt_di:4|Di~3' 
-- Equation name is '_N049', type is buried 
-- synthesized logic cell 
_N049    = LCELL( _EQ028);
  _EQ028 =  F1 &  F3 &  F4 &  _N019
         #  F1 &  F4 &  _N019 & !P5
         #  F3 &  F4 &  _N019 & !P5
         #  F1 &  F3 &  F4 & !P5
         # !F4 &  _N019 & !_N020 & !_N021 & !_N022 &  _N024 & !_N030 & !_N031 & 
             !_N032 & !_N033 &  P4 &  P5
         # !F2 & !F4 & !_N019 & !_N020 & !_N021 & !_N022 & !_N024 & !_N030 & 
             !_N031 & !_N032 & !_N033 &  P5
         # !F2 & !F4 & !_N019 & !_N020 & !_N021 & !_N022 & !_N030 & !_N031 & 
             !_N032 & !_N033 & !P4 &  P5
         # !F3 & !F4 & !_N019 & !_N020 & !_N021 & !_N022 & !_N024 & !_N030 & 
             !_N031 & !_N032 & !_N033 &  P5;

-- Node name is '|plmt_sm:23|plmt_di:4|~39~4' = '|plmt_sm:23|plmt_di:4|Di~4' 
-- Equation name is '_N050', type is buried 
-- synthesized logic cell 
_N050    = LCELL( _EQ029);
  _EQ029 = !F3 & !F4 & !_N019 & !_N020 & !_N021 & !_N022 & !_N030 & !_N031 & 
             !_N032 & !_N033 & !P4 &  P5
         #  F2 &  F3 & !F4 &  _N019 & !_N020 & !_N021 & !_N022 & !_N030 & 
             !_N031 & !_N032 & !_N033
         # !F4 &  _N019 & !_N020 & !_N021 & !_N022 & !_N024 & !_N030 & !_N031 & 
             !_N032 & !_N033 & !P5
         # !F4 &  _N019 & !_N020 & !_N021 & !_N022 & !_N030 & !_N031 & !_N032 & 
             !_N033 & !P4 & !P5;

-- Node name is '|plmt_sm:23|plmt_di:17|~39~1' = '|plmt_sm:23|plmt_di:17|Di~1' 
-- Equation name is '_N051', type is buried 
-- synthesized logic cell 
_N051    = LCELL( _EQ030);
  _EQ030 =  F1 &  F2 & !F3 &  F4 &  _N024 &  P4
         #  F2 &  F3 & !F4 &  _N024 &  _N029
         # !F2 &  F3 & !_N024 &  _N029 &  P4
         # !F3 & !F4 & !_N024 &  _N029 &  P4
         # !F1 &  F3 &  F4 &  P4
         #  F3 &  F4 & !_N024 &  P4
         # !F4 &  _N024 &  _N029 & !P4
         # !F3 &  F4 & !_N024 & !P4;

-- Node name is '|plmt_sm:23|plmt_di:17|~39~2' = '|plmt_sm:23|plmt_di:17|Di~2' 
-- Equation name is '_N052', type is buried 
-- synthesized logic cell 
_N052    = LCELL( _EQ031);
  _EQ031 = !F1 & !F3 &  F4 & !P4
         # !F1 &  F4 & !_N024
         #  F2 &  F3 & !_N020 & !_N021 & !_N022 & !_N024 & !_N030 & !_N031 & 
             !_N032 & !_N033 &  P4
         # !F3 & !F4 & !_N020 & !_N021 & !_N022 &  _N024 & !_N030 & !_N031 & 
             !_N032 & !_N033 &  P4
         # !F2 & !F4 & !_N020 & !_N021 & !_N022 &  _N024 & !_N030 & !_N031 & 
             !_N032 & !_N033 &  P4
         # !F4 & !_N020 & !_N021 & !_N022 & !_N024 & !_N030 & !_N031 & !_N032 & 
             !_N033 & !P4;

-- Node name is '|plmt_sm:23|plmt_yi:23|~22~1' 
-- Equation name is '_N024', type is buried 
-- synthesized logic cell 
_N024    = LCELL( _EQ032);
  _EQ032 =  F2 &  F3 &  F4 & !Q4
         #  F1 & !F3 &  F4 &  Q4
         # !F1 &  F2 & !F3 & !Q4
         # !F2 &  F3 &  Q4
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q4;

-- Node name is '|plmt_sm:23|plmt_yi:25|~22~1' 
-- Equation name is '_N019', type is buried 
-- synthesized logic cell 
_N019    = LCELL( _EQ033);
  _EQ033 =  F2 &  F3 &  F4 & !Q5
         #  F1 & !F3 &  F4 &  Q5
         # !F1 &  F2 & !F3 & !Q5
         # !F2 &  F3 &  Q5
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q5;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~37~2' = '|plmt_sm:24|plmt_c2i_2:18|Ci_2~2' 
-- Equation name is '_N084', type is buried 
-- synthesized logic cell 
_N084    = LCELL( _EQ034);
  _EQ034 = !_N020 & !_N021 & !_N022 & !_N061 & !_N072 & !_N073 & !_N074 & 
             !_N075 & !_N076 & !_N077 & !_N078 & !_N079 & !_N080 & !_N081 & 
             !_N082 & !_N083;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~21~1' 
-- Equation name is '_N020', type is buried 
-- synthesized logic cell 
_N020    = LCELL( _EQ035);
  _EQ035 =  F1 & !F3 &  F4 &  P3 &  Q3
         #  F2 &  F3 &  F4 & !P3 & !Q3
         # !F2 &  F3 &  F4 & !P3 &  Q3
         # !F1 & !F2 & !F3 &  P3 &  Q3
         # !F1 &  F2 & !F3 &  P3 & !Q3
         # !F2 &  F3 & !F4 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~31~1' 
-- Equation name is '_N021', type is buried 
-- synthesized logic cell 
_N021    = LCELL( _EQ036);
  _EQ036 =  F1 & !F3 &  F4 &  P2 &  P3 &  Q2
         # !F1 & !F2 & !F3 &  P2 &  P3 &  Q2
         #  F2 &  F3 &  F4 & !P2 & !P3 & !Q2
         # !F2 &  F3 &  F4 & !P2 & !P3 &  Q2
         # !F1 &  F2 & !F3 &  P2 &  P3 & !Q2
         # !F2 &  F3 & !F4 &  P2 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~32~1' 
-- Equation name is '_N022', type is buried 
-- synthesized logic cell 
_N022    = LCELL( _EQ037);
  _EQ037 =  F1 & !F3 &  F4 &  P2 &  Q2 &  Q3
         # !F2 &  F3 &  F4 & !P2 &  Q2 &  Q3
         # !F1 & !F2 & !F3 &  P2 &  Q2 &  Q3
         #  F2 &  F3 &  F4 & !P2 & !Q2 & !Q3
         # !F1 &  F2 & !F3 &  P2 & !Q2 & !Q3
         # !F2 &  F3 & !F4 &  P2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~1' 
-- Equation name is '_N033', type is buried 
-- synthesized logic cell 
_N033    = LCELL(!_EQ038);
  _EQ038 = !_N072 & !_N076 & !_N080;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~2' 
-- Equation name is '_N072', type is buried 
-- synthesized logic cell 
_N072    = LCELL( _EQ039);
  _EQ039 =  F1 & !F3 &  F4 &  P0 &  P2 &  P3 &  Q0 &  Q1
         #  F2 & !F3 &  P0 &  P1 &  P2 &  P3 &  Q0 & !Q1
         # !F2 & !F3 &  F4 &  P0 &  P1 &  P2 &  P3 &  Q0
         # !F1 & !F2 & !F4 &  P0 &  P1 &  P2 &  P3 &  Q0
         # !F1 & !F2 & !F3 &  P0 &  P2 &  P3 &  Q0 &  Q1
         # !F1 &  F2 & !F3 &  P0 &  P1 &  P2 &  P3 & !Q0
         # !F1 &  F2 & !F3 & !F4 &  P1 &  P2 &  P3 & !Q0
         # !F2 &  F3 &  F4 & !P0 & !P2 & !P3 &  Q0 &  Q1;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~3' 
-- Equation name is '_N076', type is buried 
-- synthesized logic cell 
_N076    = LCELL( _EQ040);
  _EQ040 = !F1 &  F2 & !F3 & !F4 &  P0 &  P2 &  P3 & !Q1
         # !F1 &  F2 & !F3 &  P0 &  P2 &  P3 & !Q0 & !Q1
         #  F2 &  F3 &  F4 & !P0 & !P1 & !P2 & !P3 & !Q0
         # !F2 &  F3 &  F4 & !P0 & !P1 & !P2 & !P3 &  Q0
         #  F2 &  F3 &  F4 & !P0 & !P2 & !P3 & !Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 &  P2 &  P3 & !Q0 & !Q1
         #  F1 & !F3 &  F4 &  P1 &  P2 &  P3 &  Q1
         #  F2 & !F3 & !F4 &  P0 &  P1 &  P2 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~33~4' 
-- Equation name is '_N080', type is buried 
-- synthesized logic cell 
_N080    = LCELL( _EQ041);
  _EQ041 = !F1 & !F2 & !F3 &  P1 &  P2 &  P3 &  Q1
         # !F1 &  F2 & !F3 &  P1 &  P2 &  P3 & !Q1
         #  F2 &  F3 &  F4 & !P1 & !P2 & !P3 & !Q1
         # !F2 &  F3 &  F4 & !P1 & !P2 & !P3 &  Q1
         # !F2 &  F3 & !F4 &  P0 &  P2 &  P3
         # !F2 &  F3 & !F4 &  P1 &  P2 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~1' 
-- Equation name is '_N032', type is buried 
-- synthesized logic cell 
_N032    = LCELL(!_EQ042);
  _EQ042 = !_N074 & !_N078 & !_N082;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~2' 
-- Equation name is '_N074', type is buried 
-- synthesized logic cell 
_N074    = LCELL( _EQ043);
  _EQ043 =  F1 & !F3 &  F4 &  P0 &  P2 &  Q0 &  Q1 &  Q3
         #  F1 & !F3 &  F4 &  P0 &  P1 &  P2 &  Q0 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  P1 &  P2 &  Q0 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  P2 &  Q0 &  Q1 &  Q3
         # !F2 &  F3 &  F4 & !P0 & !P2 &  Q0 &  Q1 &  Q3
         # !F1 &  F2 & !F3 &  P0 &  P1 &  P2 & !Q0 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P1 &  P2 & !Q3
         # !F2 &  F3 &  F4 & !P0 & !P1 & !P2 &  Q0 &  Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~3' 
-- Equation name is '_N078', type is buried 
-- synthesized logic cell 
_N078    = LCELL( _EQ044);
  _EQ044 =  F2 &  F3 &  F4 & !P0 & !P2 & !Q0 & !Q1 & !Q3
         #  F2 &  F3 &  F4 & !P0 & !P1 & !P2 & !Q0 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P1 &  P2 & !Q0 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P2 & !Q1 & !Q3
         # !F1 &  F2 & !F3 &  P0 &  P2 & !Q0 & !Q1 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P2 & !Q0 & !Q1 & !Q3
         #  F1 & !F3 &  F4 &  P1 &  P2 &  Q1 &  Q3
         # !F1 & !F2 & !F3 &  P1 &  P2 &  Q1 &  Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~34~4' 
-- Equation name is '_N082', type is buried 
-- synthesized logic cell 
_N082    = LCELL( _EQ045);
  _EQ045 = !F2 &  F3 &  F4 & !P1 & !P2 &  Q1 &  Q3
         #  F2 &  F3 &  F4 & !P1 & !P2 & !Q1 & !Q3
         # !F1 &  F2 & !F3 &  P1 &  P2 & !Q1 & !Q3
         # !F2 &  F3 & !F4 &  P0 &  P2
         # !F2 &  F3 & !F4 &  P1 &  P2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~1' 
-- Equation name is '_N031', type is buried 
-- synthesized logic cell 
_N031    = LCELL(!_EQ046);
  _EQ046 = !_N073 & !_N077 & !_N081;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~2' 
-- Equation name is '_N073', type is buried 
-- synthesized logic cell 
_N073    = LCELL( _EQ047);
  _EQ047 =  F1 & !F3 &  F4 &  P0 &  P3 &  Q0 &  Q1 &  Q2
         #  F1 & !F3 &  F4 &  P0 &  P1 &  P3 &  Q0 &  Q2
         # !F1 & !F2 & !F3 &  P0 &  P1 &  P3 &  Q0 &  Q2
         # !F1 & !F2 & !F3 &  P0 &  P3 &  Q0 &  Q1 &  Q2
         # !F2 &  F3 &  F4 & !P0 & !P3 &  Q0 &  Q1 &  Q2
         # !F2 &  F3 &  F4 & !P0 & !P1 & !P3 &  Q0 &  Q2
         # !F1 &  F2 & !F3 &  P0 &  P1 &  P3 & !Q0 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P1 &  P3 & !Q2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~3' 
-- Equation name is '_N077', type is buried 
-- synthesized logic cell 
_N077    = LCELL( _EQ048);
  _EQ048 =  F2 &  F3 &  F4 & !P0 & !P3 & !Q0 & !Q1 & !Q2
         #  F2 &  F3 &  F4 & !P0 & !P1 & !P3 & !Q0 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P1 &  P3 & !Q0 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P3 & !Q1 & !Q2
         # !F1 &  F2 & !F3 &  P0 &  P3 & !Q0 & !Q1 & !Q2
         # !F1 &  F2 & !F3 & !F4 &  P3 & !Q0 & !Q1 & !Q2
         #  F1 & !F3 &  F4 &  P1 &  P3 &  Q1 &  Q2
         # !F1 & !F2 & !F3 &  P1 &  P3 &  Q1 &  Q2;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~35~4' 
-- Equation name is '_N081', type is buried 
-- synthesized logic cell 
_N081    = LCELL( _EQ049);
  _EQ049 = !F2 &  F3 &  F4 & !P1 & !P3 &  Q1 &  Q2
         #  F2 &  F3 &  F4 & !P1 & !P3 & !Q1 & !Q2
         # !F1 &  F2 & !F3 &  P1 &  P3 & !Q1 & !Q2
         # !F2 &  F3 & !F4 &  P0 &  P3
         # !F2 &  F3 & !F4 &  P1 &  P3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~1' 
-- Equation name is '_N030', type is buried 
-- synthesized logic cell 
_N030    = LCELL(!_EQ050);
  _EQ050 = !_N061 & !_N075 & !_N079 & !_N083;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~2' 
-- Equation name is '_N075', type is buried 
-- synthesized logic cell 
_N075    = LCELL( _EQ051);
  _EQ051 =  F1 & !F3 &  F4 &  P0 &  Q0 &  Q1 &  Q2 &  Q3
         #  F1 & !F3 &  F4 &  P0 &  P1 &  Q0 &  Q2 &  Q3
         # !F2 &  F3 & !P0 &  P1 &  Q0 &  Q1 &  Q2 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  P1 &  Q0 &  Q2 &  Q3
         # !F1 & !F2 & !F3 &  P0 &  Q0 &  Q1 &  Q2 &  Q3
         # !F2 &  F3 &  F4 & !P0 & !P1 &  Q0 &  Q2 &  Q3
         #  F2 &  F3 &  F4 & !P0 & !Q0 & !Q1 & !Q2 & !Q3
         #  F2 &  F3 &  F4 & !P0 & !P1 & !Q0 & !Q2 & !Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~3' 
-- Equation name is '_N079', type is buried 
-- synthesized logic cell 
_N079    = LCELL( _EQ052);
  _EQ052 = !F1 &  F2 & !F3 &  P0 &  P1 & !Q0 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 &  P1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P1 & !Q0 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 &  P0 & !Q1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 &  P0 & !Q0 & !Q1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 & !F4 & !Q0 & !Q1 & !Q2 & !Q3
         #  F1 & !F3 &  F4 &  P1 &  Q1 &  Q2 &  Q3
         # !F2 &  F3 &  F4 & !P1 &  Q1 &  Q2 &  Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~36~4' 
-- Equation name is '_N083', type is buried 
-- synthesized logic cell 
_N083    = LCELL( _EQ053);
  _EQ053 = !F1 & !F2 & !F3 &  P1 &  Q1 &  Q2 &  Q3
         #  F2 &  F3 &  F4 & !P1 & !Q1 & !Q2 & !Q3
         # !F1 &  F2 & !F3 &  P1 & !Q1 & !Q2 & !Q3;

-- Node name is '|plmt_sm:24|plmt_c2i_2:18|~37~1' 
-- Equation name is '_N029', type is buried 
-- synthesized logic cell 
_N029    = LCELL(!_EQ054);
  _EQ054 = !_N020 & !_N021 & !_N022 & !_N061 & !_N072 & !_N073 & !_N074 & 
             !_N075 & !_N076 & !_N077 & !_N078 & !_N079 & !_N080 & !_N081 & 
             !_N082 & !_N083;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~2' 
-- Equation name is '_N053', type is buried 
-- synthesized logic cell 
_N053    = LCELL( _EQ055);
  _EQ055 =  F2 &  F3 & !F4 &  _N034 & !_N035 & !_N036 & !_N037 &  _N038 & 
             !_N039
         # !F1 & !F3 &  _N034 & !_N035 & !_N036 & !_N037 &  _N038 & !_N039 & 
             !P3
         # !F4 & !_N034 & !_N035 & !_N036 & !_N037 &  _N038 &  _N039 &  _N040
         #  F2 &  F3 & !_N035 & !_N036 & !_N037 & !_N039 & !_N040 &  P3
         # !F3 & !F4 & !_N034 & !_N035 & !_N036 & !_N037 &  _N040 &  P3
         # !F2 & !F4 & !_N034 & !_N035 & !_N036 & !_N037 &  _N040 &  P3
         # !F4 & !_N035 & !_N036 & !_N037 & !_N039 & !_N040 & !P3
         #  F2 &  F3 & !F4 &  _N038 &  _N039 &  _N040;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~3' 
-- Equation name is '_N054', type is buried 
-- synthesized logic cell 
_N054    = LCELL( _EQ056);
  _EQ056 =  F2 &  F3 & !F4 &  _N034 &  _N038 &  _N040
         #  F2 &  F3 & !F4 &  _N034 &  _N039 &  _N040
         #  F1 &  F2 & !F3 &  F4 &  _N040 &  P3
         # !F2 &  F3 &  _N038 &  _N039 & !_N040 &  P3
         # !F2 &  F3 &  _N034 &  _N038 & !_N040 &  P3
         # !F2 &  F3 &  _N034 &  _N039 & !_N040 &  P3
         # !F3 & !F4 &  _N038 &  _N039 & !_N040 &  P3
         # !F3 & !F4 &  _N034 &  _N038 & !_N040 &  P3;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~4' 
-- Equation name is '_N055', type is buried 
-- synthesized logic cell 
_N055    = LCELL( _EQ057);
  _EQ057 = !F3 & !F4 &  _N034 &  _N039 & !_N040 &  P3
         #  F2 &  F3 & !_N034 & !_N039 & !_N040 &  P3
         # !F3 & !F4 & !_N034 & !_N039 &  _N040 &  P3
         # !F2 & !F4 & !_N034 & !_N039 &  _N040 &  P3
         # !F4 &  _N038 &  _N039 &  _N040 & !P3
         # !F4 &  _N034 &  _N038 &  _N040 & !P3
         # !F4 &  _N034 &  _N039 &  _N040 & !P3
         # !F4 & !_N034 & !_N039 & !_N040 & !P3;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~5' 
-- Equation name is '_N056', type is buried 
-- synthesized logic cell 
_N056    = LCELL( _EQ058);
  _EQ058 = !F1 &  F3 &  F4 &  P3
         #  F3 &  F4 & !_N040 &  P3
         # !F1 & !F3 &  F4 & !P3
         # !F3 &  F4 & !_N040 & !P3
         # !F1 &  F4 & !_N040
         #  F2 &  F3 & !_N034 & !_N035 & !_N036 & !_N037 & !_N040 &  P3
         # !F3 & !F4 & !_N035 & !_N036 & !_N037 & !_N039 &  _N040 &  P3
         # !F2 & !F4 & !_N035 & !_N036 & !_N037 & !_N039 &  _N040 &  P3;

-- Node name is '|plmt_sm:24|plmt_di:4|~39~1~6' 
-- Equation name is '_N057', type is buried 
-- synthesized logic cell 
_N057    = LCELL( _EQ059);
  _EQ059 = !F4 & !_N034 & !_N035 & !_N036 & !_N037 & !_N040 & !P3;

-- Node name is '|plmt_sm:24|plmt_xi:22|~9~2' = '|plmt_sm:24|plmt_xi:22|Xi~2' 
-- Equation name is '_N060', type is buried 
-- synthesized logic cell 
_N060    = LCELL( _EQ060);
  _EQ060 = !F3 &  P2
         # !F2 & !F4 &  P2
         #  F3 &  F4 & !P2;

-- Node name is '|plmt_sm:24|plmt_xi:22|~5~1' 
-- Equation name is '_N035', type is buried 
-- synthesized logic cell 
_N035    = LCELL( _EQ061);
  _EQ061 = !F3 &  P2;

-- Node name is '|plmt_sm:24|plmt_xi:22|~6~1' 
-- Equation name is '_N037', type is buried 
-- synthesized logic cell 
_N037    = LCELL( _EQ062);
  _EQ062 =  F3 &  F4 & !P2;

-- Node name is '|plmt_sm:24|plmt_xi:22|~7~1' 
-- Equation name is '_N036', type is buried 
-- synthesized logic cell 
_N036    = LCELL( _EQ063);
  _EQ063 = !F2 & !F4 &  P2;

-- Node name is '|plmt_sm:24|plmt_xi:22|~9~1' 
-- Equation name is '_N038', type is buried 
-- synthesized logic cell 
_N038    = LCELL( _N060);

-- Node name is '|plmt_sm:24|plmt_yi:23|~22~1' 
-- Equation name is '_N039', type is buried 
-- synthesized logic cell 
_N039    = LCELL( _EQ064);
  _EQ064 =  F2 &  F3 &  F4 & !Q2
         #  F1 & !F3 &  F4 &  Q2
         # !F1 &  F2 & !F3 & !Q2
         # !F2 &  F3 &  Q2
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q2;

-- Node name is '|plmt_sm:24|plmt_yi:25|~22~1' 
-- Equation name is '_N040', type is buried 
-- synthesized logic cell 
_N040    = LCELL( _EQ065);
  _EQ065 =  F2 &  F3 &  F4 & !Q3
         #  F1 & !F3 &  F4 &  Q3
         # !F1 &  F2 & !F3 & !Q3
         # !F2 &  F3 &  Q3
         # !F2 &  F3 & !F4
         # !F1 & !F2 &  Q3;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~2' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~2' 
-- Equation name is '_N058', type is buried 
-- synthesized logic cell 
_N058    = LCELL( _EQ066);
  _EQ066 =  F1 & !F3 &  F4 &  P0 &  Q0 &  Q1
         # !F2 &  F4 & !P0 &  P1 &  Q0 &  Q1
         # !F2 & !F3 &  F4 &  P0 &  P1 &  Q0
         #  F2 & !F3 &  P0 &  P1 &  Q0 & !Q1
         # !F1 & !F2 & !F4 &  P0 &  P1 &  Q0
         #  F2 &  F3 &  F4 & !P0 & !P1 & !Q0
         # !F1 &  F2 & !F3 &  P0 &  P1 & !Q0
         # !F2 &  F3 &  F4 & !P0 & !P1 &  Q0;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~3' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~3' 
-- Equation name is '_N059', type is buried 
-- synthesized logic cell 
_N059    = LCELL( _EQ067);
  _EQ067 = !F1 & !F2 & !F3 &  P0 &  Q0 &  Q1
         #  F2 &  F3 &  F4 & !P0 & !Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 &  P1 & !Q0
         # !F1 &  F2 & !F3 & !F4 &  P0 & !Q1
         # !F1 &  F2 & !F3 &  P0 & !Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 & !Q0 & !Q1
         #  F1 & !F3 &  F4 &  P1 &  Q1
         #  F2 & !F3 & !F4 &  P0 &  P1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~4' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~4' 
-- Equation name is '_N061', type is buried 
-- synthesized logic cell 
_N061    = LCELL( _EQ068);
  _EQ068 = !F2 &  F3 & !F4 &  P0
         # !F2 &  F3 & !F4 &  P1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~5' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~5' 
-- Equation name is '_N062', type is buried 
-- synthesized logic cell 
_N062    = LCELL( _EQ069);
  _EQ069 = !F2 &  F3 &  F4 & !P1 &  Q1
         #  F2 &  F3 &  F4 & !P1 & !Q1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~6' = '|plmt_sm:25|plmt_c2i_2:18|Ci_2~6' 
-- Equation name is '_N063', type is buried 
-- synthesized logic cell 
_N063    = LCELL( _EQ070);
  _EQ070 = !F1 & !F2 & !F3 &  P1 &  Q1
         # !F1 &  F2 & !F3 &  P1 & !Q1;

-- Node name is '|plmt_sm:25|plmt_c2i_2:18|~37~1' 
-- Equation name is '_N034', type is buried 
-- synthesized logic cell 
_N034    = LCELL(!_EQ071);
  _EQ071 = !_N058 & !_N059 & !_N061 & !_N062 & !_N063;

-- Node name is '|plmt_sm:25|plmt_di:4|~39~1' = '|plmt_sm:25|plmt_di:4|Di~1' 
-- Equation name is '_N064', type is buried 
-- synthesized logic cell 
_N064    = LCELL( _EQ072);
  _EQ072 = !F1 & !F2 & !F3 & !F4 &  P0 & !P1 &  Q0 & !Q1
         # !F1 &  F2 & !F3 & !F4 & !P0 & !P1 &  Q0 & !Q1
         #  F2 & !F3 & !F4 & !P0 &  P1 &  Q0 &  Q1
         # !F2 & !F3 &  P0 &  P1 &  Q0 &  Q1
         # !F1 &  F2 & !F3 &  P0 &  P1 & !Q1
         #  F1 &  F2 & !F3 & !F4 &  P0 & !P1
         #  F2 & !F3 & !F4 &  P0 & !P1 &  Q1
         # !F1 & !F3 & !F4 &  P1 & !Q0 & !Q1;

-- Node name is '|plmt_sm:25|plmt_di:4|~39~2' = '|plmt_sm:25|plmt_di:4|Di~2' 
-- Equation name is '_N065', type is buried 
-- synthesized logic cell 
_N065    = LCELL( _EQ073);
  _EQ073 = !F1 & !F3 & !F4 & !P1 & !Q0 &  Q1
         # !F1 & !F2 & !F4 & !P0 & !P1 &  Q1
         # !F2 & !F3 & !F4 & !P0 &  P1 & !Q1
         #  F1 &  F2 &  F4 &  P1 & !Q1
         # !F2 & !F3 &  F4 &  P1 &  Q1
         #  F2 & !F3 &  F4 &  P1 & !Q1
         # !F2 &  F3 & !F4 &  P0 &  P1
         #  F1 & !F3 & !F4 & !P0 &  P1;

-- Node name is '|plmt_sm:25|plmt_di:4|~39~3' = '|plmt_sm:25|plmt_di:4|Di~3' 
-- Equation name is '_N066', type is buried 
-- synthesized logic cell 
_N066    = LCELL( _EQ074);
  _EQ074 = !F2 &  F3 & !F4 & !P0 & !P1
         #  F1 &  F4 & !P1 &  Q1
         #  F1 & !F2 &  F4 &  Q1
         #  F1 &  F3 &  F4 & !P1
         #  F1 & !F2 & !F3 &  P1;

-- Node name is '|plmt_sm:25|plmt_di:17|~39~1' = '|plmt_sm:25|plmt_di:17|Di~1' 
-- Equation name is '_N067', type is buried 
-- synthesized logic cell 
_N067    = LCELL( _EQ075);
  _EQ075 =  F1 &  F2 &  F4 &  P0 & !Q0
         # !F2 & !F3 &  F4 &  P0 &  Q0
         #  F2 &  F3 &  F4 & !P0 & !Q0
         # !F1 &  F2 & !F3 &  P0 & !Q0
         #  F1 &  F2 & !F3 & !F4 & !P0
         # !F1 & !F3 & !F4 & !P0 &  Q0
         # !F1 & !F3 & !F4 &  P0 & !Q0
         #  F1 &  F4 & !P0 &  Q0;

-- Node name is '|plmt_sm:25|plmt_di:17|~39~2' = '|plmt_sm:25|plmt_di:17|Di~2' 
-- Equation name is '_N068', type is buried 
-- synthesized logic cell 
_N068    = LCELL( _EQ076);
  _EQ076 =  F1 & !F2 &  F4 &  Q0
         #  F1 & !F2 &  F3 & !P0
         # !F2 &  F3 & !P0 &  Q0
         #  F1 & !F2 & !F3 &  P0
         # !F2 &  F3 & !F4 & !P0;

-- Node name is '~49~1' 
-- Equation name is '~49~1', type is buried 
-- synthesized logic cell 
_N069    = LCELL( _EQ077);
  _EQ077 = !F2 & !F4;

-- Node name is '~49~2' 
-- Equation name is '~49~2', type is buried 
-- synthesized logic cell 
_N070    = LCELL( _EQ078);
  _EQ078 =  F3 &  F4;

-- Node name is '~49~3' 
-- Equation name is '~49~3', type is buried 
-- synthesized logic cell 
_N071    = LCELL( _EQ079);
  _EQ079 =  _N013 &  _N015;

-- Node name is '~50~1' 
-- Equation name is '~50~1', type is buried 
-- synthesized logic cell 
_N041    = LCELL( _EQ080);
  _EQ080 =  F2 &  F3 & !F4 &  _N012 &  _N013 &  _N014
         #  F2 &  F3 & !F4 &  _N012 &  _N014 &  _N015
         #  F2 &  F3 & !F4 &  _N013 &  _N014 &  _N015
         # !F2 &  F3 &  _N012 &  _N013 & !_N014 &  P7
         # !F2 &  F3 &  _N012 & !_N014 &  _N015 &  P7
         # !F2 &  F3 &  _N013 & !_N014 &  _N015 &  P7
         # !F3 & !F4 &  _N012 &  _N013 & !_N014 &  P7
         # !F3 & !F4 &  _N012 & !_N014 &  _N015 &  P7;

-- Node name is '~50~2' 
-- Equation name is '~50~2', type is buried 
-- synthesized logic cell 
_N042    = LCELL( _EQ081);
  _EQ081 = !F3 & !F4 &  _N013 & !_N014 &  _N015 &  P7
         #  F2 &  F3 & !_N012 & !_N013 & !_N014 &  P7
         # !F4 &  _N012 &  _N013 &  _N014 & !P7
         # !F4 &  _N012 &  _N014 &  _N015 & !P7
         # !F4 &  _N013 &  _N014 &  _N015 & !P7
         # !F4 & !_N012 & !_N013 & !_N014 & !P7
         #  F2 &  F3 & !_N012 & !_N014 & !_N016 & !_N017 & !_N018 & !_N023 & 
             !_N025 & !_N026 & !_N027 &  P7
         #  F2 &  F3 & !_N013 & !_N014 & !_N016 & !_N017 & !_N018 & !_N023 & 
             !_N025 & !_N026 & !_N027 &  P7;

-- Node name is '~50~3' 
-- Equation name is '~50~3', type is buried 
-- synthesized logic cell 
_N044    = LCELL( _EQ082);
  _EQ082 = !F4 & !_N012 & !_N014 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & 
             !_N026 & !_N027 & !P7
         # !F4 & !_N013 & !_N014 & !_N016 & !_N017 & !_N018 & !_N023 & !_N025 & 
             !_N026 & !_N027 & !P7;



Project Information                      d:\maxplus2\max2lib\lab5\plmt_sm8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,150K
