

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:23:49 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     17|        -|        -|    -|
|Expression           |        -|      0|        0|      865|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     17|    11747|    21743|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      917|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     34|    12664|    22836|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|        1|        5|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                                    |                              |        0|     17|11747| 21743|    0|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                     |      Expression     |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |myproject_am_addmul_10s_9s_7s_18_1_1_U20             |myproject_am_addmul_10s_9s_7s_18_1_1             |    i0 * (i1 + i2)   |
    |myproject_am_addmul_4s_6s_12s_19_1_1_U21             |myproject_am_addmul_4s_6s_12s_19_1_1             |    (i0 + i1) * i2   |
    |myproject_am_addmul_5s_5s_6s_12_1_1_U19              |myproject_am_addmul_5s_5s_6s_12_1_1              |    (i0 + i1) * i2   |
    |myproject_ama_submul_sub_18s_16s_10s_20s_24_1_1_U18  |myproject_ama_submul_sub_18s_16s_10s_20s_24_1_1  | i0 * (i1 - i2) - i3 |
    |myproject_mac_muladd_10ns_9s_15s_15_1_1_U16          |myproject_mac_muladd_10ns_9s_15s_15_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_5s_18s_13s_18_1_1_U23           |myproject_mac_muladd_5s_18s_13s_18_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_5s_19s_16s_20_1_1_U24           |myproject_mac_muladd_5s_19s_16s_20_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_5s_5s_13s_14_1_1_U22            |myproject_mac_muladd_5s_5s_13s_14_1_1            |     i0 * i0 + i1    |
    |myproject_mac_muladd_5s_5s_5s_10_1_1_U17             |myproject_mac_muladd_5s_5s_5s_10_1_1             |     i0 + i1 * i1    |
    |myproject_mac_muladd_7s_14s_13s_18_1_1_U25           |myproject_mac_muladd_7s_14s_13s_18_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_9ns_9s_15s_15_1_1_U15           |myproject_mac_muladd_9ns_9s_15s_15_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_9s_15s_15ns_15_1_1_U9           |myproject_mac_muladd_9s_15s_15ns_15_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_9s_9s_7s_12_1_1_U13             |myproject_mac_muladd_9s_9s_7s_12_1_1             |     i0 + i1 * i1    |
    |myproject_mul_mul_13s_13s_21_1_1_U10                 |myproject_mul_mul_13s_13s_21_1_1                 |       i0 * i0       |
    |myproject_mul_mul_13s_13s_21_1_1_U12                 |myproject_mul_mul_13s_13s_21_1_1                 |       i0 * i0       |
    |myproject_mul_mul_6ns_15s_15_1_1_U11                 |myproject_mul_mul_6ns_15s_15_1_1                 |       i0 * i1       |
    |myproject_mul_mul_6ns_21s_21_1_1_U14                 |myproject_mul_mul_6ns_21s_21_1_1                 |       i0 * i1       |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1189_p1                                   |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_8_fu_452_p2                           |     *    |      0|  0|  49|           9|           9|
    |mul_ln700_2_fu_1204_p1                           |     *    |      0|  0|  49|           9|           9|
    |r_V_20_fu_1031_p2                                |     *    |      0|  0|  17|           5|           5|
    |add_ln1192_13_fu_543_p2                          |     +    |      0|  0|  19|           7|          13|
    |add_ln1192_15_fu_967_p2                          |     +    |      0|  0|  19|          18|          18|
    |add_ln1192_16_fu_985_p2                          |     +    |      0|  0|  19|          18|          18|
    |add_ln1192_19_fu_1101_p2                         |     +    |      0|  0|  15|           7|           7|
    |add_ln1192_20_fu_1091_p2                         |     +    |      0|  0|  15|           5|           6|
    |add_ln1192_26_fu_580_p2                          |     +    |      0|  0|  19|          12|          12|
    |add_ln1192_27_fu_574_p2                          |     +    |      0|  0|  19|           8|          12|
    |add_ln1192_28_fu_607_p2                          |     +    |      0|  0|  19|           7|          13|
    |add_ln1192_3_fu_700_p2                           |     +    |      0|  0|  19|          12|          12|
    |add_ln1192_6_fu_723_p2                           |     +    |      0|  0|  19|          12|          12|
    |add_ln1192_7_fu_476_p2                           |     +    |      0|  0|  19|           6|          12|
    |add_ln1192_fu_828_p2                             |     +    |      0|  0|  19|           5|          10|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_input_V  |     +    |      0|  0|  16|           4|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_input_V  |     +    |      0|  0|  16|           4|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_input_V  |     +    |      0|  0|  16|           9|           9|
    |r_V_15_fu_517_p2                                 |     +    |      0|  0|  19|          12|          12|
    |r_V_16_fu_523_p2                                 |     +    |      0|  0|  19|          12|          12|
    |r_V_22_fu_627_p2                                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_19_fu_1135_p2                              |     +    |      0|  0|  19|           9|          14|
    |ret_V_24_fu_1056_p2                              |     +    |      0|  0|  15|           1|           7|
    |ret_V_29_fu_706_p2                               |     +    |      0|  0|  19|           6|          12|
    |ret_V_31_fu_741_p2                               |     +    |      0|  0|  19|           8|          12|
    |ret_V_33_fu_758_p2                               |     +    |      0|  0|  19|           8|          12|
    |ret_V_34_fu_949_p2                               |     +    |      0|  0|  19|          18|          18|
    |ret_V_36_fu_991_p2                               |     +    |      0|  0|  19|          13|          18|
    |ret_V_38_fu_1013_p2                              |     +    |      0|  0|  17|          10|          10|
    |ret_V_40_fu_1130_p2                              |     +    |      0|  0|  19|          14|          14|
    |ret_V_8_fu_899_p2                                |     +    |      0|  0|  15|           5|           6|
    |r_V_14_fu_920_p2                                 |     -    |      0|  0|  18|           1|          11|
    |r_V_19_fu_1022_p2                                |     -    |      0|  0|  15|           1|           6|
    |r_V_21_fu_601_p2                                 |     -    |      0|  0|  19|          13|          13|
    |ret_V_26_fu_370_p2                               |     -    |      0|  0|  19|          12|          12|
    |ret_V_28_fu_822_p2                               |     -    |      0|  0|  19|          10|          10|
    |ret_V_35_fu_537_p2                               |     -    |      0|  0|  19|          13|          13|
    |ret_V_43_fu_842_p2                               |     -    |      0|  0|  15|           6|           6|
    |sub_ln1192_1_fu_694_p2                           |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_2_fu_735_p2                           |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_fu_670_p2                             |     -    |      0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 865|         398|         483|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_19_reg_1555                |    7|   0|    7|          0|
    |add_ln1192_reg_1489                   |   10|   0|   10|          0|
    |add_ln700_reg_1438                    |   15|   0|   15|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |mul_ln1118_reg_1388                   |   21|   0|   21|          0|
    |mul_ln1192_2_reg_1550                 |   19|   0|   19|          0|
    |mul_ln1192_6_reg_1540                 |   18|   0|   18|          0|
    |mul_ln1192_8_reg_1372                 |   12|   0|   12|          0|
    |mul_ln700_2_reg_1393                  |   15|   0|   15|          0|
    |p_0_reg_1545                          |    5|   0|    5|          0|
    |p_1_reg_1478                          |    5|   0|    5|          0|
    |p_1_reg_1478_pp0_iter5_reg            |    5|   0|    5|          0|
    |p_5_reg_1468                          |    5|   0|    5|          0|
    |p_6_reg_1524                          |    5|   0|    5|          0|
    |p_6_reg_1524_pp0_iter7_reg            |    5|   0|    5|          0|
    |p_Val2_10_reg_1325                    |    9|   0|    9|          0|
    |p_Val2_1_reg_1346                     |    9|   0|    9|          0|
    |p_Val2_2_reg_1359                     |    9|   0|    9|          0|
    |p_Val2_4_reg_1494                     |    5|   0|    5|          0|
    |p_Val2_5_reg_1499                     |    5|   0|    5|          0|
    |p_Val2_8_reg_1473                     |    5|   0|    5|          0|
    |p_Val2_8_reg_1473_pp0_iter5_reg       |    5|   0|    5|          0|
    |p_Val2_s_26_reg_1504                  |    5|   0|    5|          0|
    |p_Val2_s_reg_1333                     |    9|   0|    9|          0|
    |p_s_reg_1463                          |    5|   0|    5|          0|
    |r_V_reg_1519                          |   12|   0|   12|          0|
    |ret_V_19_reg_1560                     |   14|   0|   14|          0|
    |ret_V_38_reg_1535                     |   10|   0|   10|          0|
    |ret_V_43_reg_1509                     |    6|   0|    6|          0|
    |ret_V_reg_1483                        |   10|   0|   10|          0|
    |sext_ln1118_8_reg_1383                |   15|   0|   15|          0|
    |tmp_s_reg_1351                        |    9|   0|    9|          0|
    |trunc_ln708_12_reg_1408               |    9|   0|    9|          0|
    |trunc_ln708_13_reg_1413               |    9|   0|    9|          0|
    |trunc_ln708_14_reg_1565               |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1367                |    9|   0|    9|          0|
    |trunc_ln708_3_reg_1514                |    9|   0|    9|          0|
    |trunc_ln708_3_reg_1514_pp0_iter7_reg  |    9|   0|    9|          0|
    |trunc_ln708_8_reg_1433                |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1530                |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1530_pp0_iter7_reg  |    9|   0|    9|          0|
    |trunc_ln708_s_reg_1443                |    9|   0|    9|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  144|   0|  144|          0|
    |p_5_reg_1468                          |   64|  32|    5|          0|
    |p_Val2_10_reg_1325                    |   64|  32|    9|          0|
    |p_Val2_1_reg_1346                     |   64|  32|    9|          0|
    |p_Val2_2_reg_1359                     |   64|  32|    9|          0|
    |p_Val2_s_reg_1333                     |   64|  32|    9|          0|
    |tmp_s_reg_1351                        |   64|  32|    9|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  917| 192|  583|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

