<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="f7106db04af05692aee736fe03886974"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="fir_output_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="13"/>
      </probeOptions>
      <nets>
        <net name="fir_out[12]"/>
        <net name="fir_out[11]"/>
        <net name="fir_out[10]"/>
        <net name="fir_out[9]"/>
        <net name="fir_out[8]"/>
        <net name="fir_out[7]"/>
        <net name="fir_out[6]"/>
        <net name="fir_out[5]"/>
        <net name="fir_out[4]"/>
        <net name="fir_out[3]"/>
        <net name="fir_out[2]"/>
        <net name="fir_out[1]"/>
        <net name="fir_out[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
