/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_6z[3] ? celloutsig_1_3z[1] : celloutsig_1_0z);
  assign celloutsig_0_16z = !(celloutsig_0_4z[0] ? celloutsig_0_4z[2] : celloutsig_0_6z);
  assign celloutsig_0_29z = ~(celloutsig_0_25z | celloutsig_0_27z);
  assign celloutsig_0_35z = ~((celloutsig_0_12z | celloutsig_0_20z) & celloutsig_0_32z);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[3] | celloutsig_0_6z) & celloutsig_0_3z[0]);
  assign celloutsig_0_17z = ~((celloutsig_0_13z[1] | celloutsig_0_4z[0]) & celloutsig_0_15z);
  assign celloutsig_0_18z = ~((celloutsig_0_0z[3] | celloutsig_0_15z) & celloutsig_0_2z);
  assign celloutsig_0_27z = celloutsig_0_25z | celloutsig_0_7z;
  assign celloutsig_0_38z = { celloutsig_0_28z[10], celloutsig_0_33z, celloutsig_0_35z } + celloutsig_0_11z[7:1];
  assign celloutsig_1_10z = in_data[123:115] & { celloutsig_1_1z[7:0], celloutsig_1_7z };
  assign celloutsig_1_16z = { in_data[172], celloutsig_1_5z, celloutsig_1_4z } & { in_data[115:110], celloutsig_1_2z };
  assign celloutsig_0_28z = { celloutsig_0_11z[9:7], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_7z } / { 1'h1, celloutsig_0_26z[5:0], celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_10z[7:4] == { celloutsig_1_18z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } == { celloutsig_0_0z[5:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_6z } == celloutsig_0_3z[5:3];
  assign celloutsig_0_39z = celloutsig_0_21z[5:0] >= { celloutsig_0_33z[2:0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_2z = celloutsig_0_0z >= celloutsig_0_0z;
  assign celloutsig_0_6z = { celloutsig_0_0z[5:1], celloutsig_0_2z } && celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_19z[4:0] && celloutsig_0_4z[4:0];
  assign celloutsig_1_18z = ! { celloutsig_1_16z[5:0], celloutsig_1_2z };
  assign celloutsig_0_15z = ! { celloutsig_0_11z[7:6], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_25z = ! in_data[54:28];
  assign celloutsig_1_0z = in_data[191:179] || in_data[172:160];
  assign celloutsig_1_1z = in_data[161:153] % { 1'h1, in_data[128:123], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:6], celloutsig_0_8z } % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_0_11z = in_data[34:25] % { 1'h1, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_6z = celloutsig_1_1z[7] ? { celloutsig_1_0z, celloutsig_1_5z } : { in_data[107:104], celloutsig_1_0z };
  assign celloutsig_0_32z = { celloutsig_0_31z[9:7], celloutsig_0_18z } !== { celloutsig_0_19z[5:3], celloutsig_0_23z };
  assign celloutsig_0_10z = celloutsig_0_7z !== celloutsig_0_5z[1];
  assign celloutsig_0_12z = { celloutsig_0_11z[2:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z } !== { celloutsig_0_5z[2:1], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_26z = celloutsig_0_19z[7:1] | celloutsig_0_11z[8:2];
  assign celloutsig_0_1z = ^ celloutsig_0_0z[4:0];
  assign celloutsig_0_23z = ^ { celloutsig_0_13z[3:1], celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[53:50], celloutsig_0_0z } << { in_data[44:36], celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_3z[6:3], celloutsig_0_29z } << { celloutsig_0_11z[4:1], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z } << { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_0z } >> celloutsig_1_1z[2:0];
  assign celloutsig_0_19z = in_data[54:41] >>> { celloutsig_0_3z[8:5], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_1_2z = { in_data[163:162], celloutsig_1_0z } - { celloutsig_1_1z[3:2], celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_4z[3:2], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z } - { in_data[13:0], celloutsig_0_2z };
  assign celloutsig_0_31z = celloutsig_0_21z[14:5] - { celloutsig_0_5z[0], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:1], celloutsig_0_2z } ~^ in_data[39:34];
  assign celloutsig_0_5z = celloutsig_0_3z[9:5] ~^ celloutsig_0_0z[4:0];
  assign celloutsig_1_4z = { celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[161], celloutsig_1_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[62:57];
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_13z = celloutsig_0_4z[4:1];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
