0.6
2018.3
Dec  7 2018
00:33:28
F:/FPGAassignment/signedmul4x4/signedmul4x4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/FPGAassignment/signedmul4x4/signedmul4x4.srcs/sim_1/new/sim_signedmul4x4.v,1606388371,verilog,,,,sim_signedmul4x4,,,,,,,,
F:/FPGAassignment/signedmul4x4/signedmul4x4.srcs/sources_1/new/signedmul4x4.v,1606388374,verilog,,F:/FPGAassignment/signedmul4x4/signedmul4x4.srcs/sim_1/new/sim_signedmul4x4.v,,signedmul4x4,,,,,,,,
