vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_8_write_read_test_all_lanes_8_16.sv -sverilog +v2k +define+DATA_WIDTH_IS_1 -gui
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_8_write_read_test_all_lanes_8_32.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_REGISTERS_IS_32
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_8_write_read_test_all_lanes_8_64.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_REGISTERS_IS_64
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_8_write_read_test_all_lanes_16_16.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUM_LANES_IS_16
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_8_write_read_test_all_lanes_16_32.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUM_LANES_IS_16+NUMBER_OF_REGISTERS_IS_32
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_8_write_read_test_all_lanes_16_64.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUM_LANES_IS_16+NUMBER_OF_REGISTERS_IS_64
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_16_write_read_test_all_lanes_8_16.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_WARPS_IS_16
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_16_write_read_test_all_lanes_8_32.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_REGISTERS_IS_32+NUMBER_OF_WARPS_IS_16
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_16_write_read_test_all_lanes_8_64.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_REGISTERS_IS_64+NUMBER_OF_WARPS_IS_16
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_16_write_read_test_all_lanes_16_16.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_WARPS_IS_16+NUM_LANES_IS_16
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_16_write_read_test_all_lanes_16_32.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_WARPS_IS_16+NUM_LANES_IS_16+NUMBER_OF_REGISTERS_IS_32
rm -rf simv*
vcs +incdir+$INCLUDE_DIR ../rtl/predicate_register_block.v ../../register_block/rtl/register_block.v ../../register_block/rtl/register_bank.v ../../register_file/rtl/register_file.v warp_16_write_read_test_all_lanes_16_64.sv -sverilog +v2k +define+DATA_WIDTH_IS_1+NUMBER_OF_WARPS_IS_16+NUM_LANES_IS_16+NUMBER_OF_REGISTERS_IS_64
rm -rf simv*

