/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2023 RnD Center "ELVEES", JSC
 *
 */

#ifndef DT_BINDINGS_MCOM03_CLOCK_H
#define DT_BINDINGS_MCOM03_CLOCK_H

/* Fixed input clocks */
#define CLK_CLK125 0x1
#define CLK_I2S0_SCLK_IN 0x2

/* UCGs */
#define CLK_CPU_UCG0 0x3
#define CLK_SERVICE_UCG0 0x4
#define CLK_SDR_UCG0 0x5
#define CLK_SDR_UCG_PCIE0 0x6
#define CLK_SDR_UCG_PCIE1 0x7
#define CLK_SDR_UCG_JESD0_TX 0x8
#define CLK_SDR_UCG_JESD0_RX 0x9
#define CLK_SDR_UCG_JESD1_TX 0xa
#define CLK_SDR_UCG_JESD1_RX 0xb
#define CLK_SDR_UCG_N_DFE 0xc
#define CLK_MEDIA_UCG0 0xd
#define CLK_MEDIA_UCG1 0xe
#define CLK_MEDIA_UCG2 0xf
#define CLK_MEDIA_UCG3 0x10
#define CLK_DDR_UCG0 0x11
#define CLK_DDR_UCG1 0x12
#define CLK_HSP_UCG0 0x13
#define CLK_HSP_UCG1 0x14
#define CLK_HSP_UCG2 0x15
#define CLK_HSP_UCG3 0x16
#define CLK_LSP0_UCG0 0x17
#define CLK_LSP1_UCG0 0x18
#define CLK_LSP1_UCG_I2S 0x19

/* PLLs */
#define CLK_FIRST_PLL CLK_CPU_PLL0

#define CLK_CPU_PLL0 0x1a
#define CLK_SERVICE_PLL0 0x1b
#define CLK_SDR_PLL0 0x1c
#define CLK_SDR_PLL1 0x1d
#define CLK_SDR_PLL2 0x1e
#define CLK_MEDIA_PLL0 0x1f
#define CLK_MEDIA_PLL1 0x20
#define CLK_MEDIA_PLL2 0x21
#define CLK_MEDIA_PLL3 0x22
#define CLK_DDR_PLL0 0x23
#define CLK_DDR_PLL1 0x24
#define CLK_HSP_PLL0 0x25
#define CLK_LSP0_PLL0 0x26
#define CLK_LSP1_PLL0 0x27

#define CLK_LAST_PLL CLK_LSP1_PLL0

/* REFMUX */
#define CLK_FIRST_REFMUX CLK_HSP_REFMUX0

#define CLK_HSP_REFMUX0 0x28
#define CLK_HSP_REFMUX1 0x29
#define CLK_HSP_REFMUX2 0x2a
#define CLK_HSP_REFMUX3 0x2b
#define CLK_LSP1_REFMUX_I2S 0x2c

#define CLK_LAST_REFMUX CLK_LSP1_REFMUX_I2S

/* CPU UCG */
#define CLK_CPU_UCG0_SYS 0x30
#define CLK_CPU_UCG0_CORE 0x31
#define CLK_CPU_UCG0_DBUS 0x32

/* SERVICE UCG */
#define CLK_SERVICE_UCG0_APB 0x40
#define CLK_SERVICE_UCG0_CORE 0x41
#define CLK_SERVICE_UCG0_QSPI0 0x42
#define CLK_SERVICE_UCG0_BPAM 0x43
#define CLK_SERVICE_UCG0_RISC0 0x44
#define CLK_SERVICE_UCG0_MFBSP0 0x45
#define CLK_SERVICE_UCG0_MFBSP1 0x46
#define CLK_SERVICE_UCG0_MAILBOX0 0x47
#define CLK_SERVICE_UCG0_PVTCTR 0x48
#define CLK_SERVICE_UCG0_I2C4 0x49
#define CLK_SERVICE_UCG0_TRNG 0x4a
#define CLK_SERVICE_UCG0_SPIOTP 0x4b
#define CLK_SERVICE_UCG0_I2C4_EXT 0x4c
#define CLK_SERVICE_UCG0_QSPI0_EXT 0x4d
#define CLK_SERVICE_UCG0_CLKOUT_EXT 0x4e
#define CLK_SERVICE_UCG0_RISC0_TCK 0x4f

/* SDR UCG0 */
#define CLK_SDR_UCG0_CFG 0x50
#define CLK_SDR_UCG0_EXT 0x51
#define CLK_SDR_UCG0_BBD 0x52
#define CLK_SDR_UCG0_PCI 0x53
#define CLK_SDR_UCG0_VCUA 0x54
#define CLK_SDR_UCG0_ACC0 0x55
#define CLK_SDR_UCG0_ACC1 0x56
#define CLK_SDR_UCG0_ACC2 0x57
#define CLK_SDR_UCG0_AUX_PCI 0x58
#define CLK_SDR_UCG0_GNSS 0x59
#define CLK_SDR_UCG0_DFE_ALT 0x5a
#define CLK_SDR_UCG0_VCU 0x5b
#define CLK_SDR_UCG0_LVDS 0x5c

/* SDR UCG_PCIE0, UCG_PCIE1 */
#define CLK_SDR_UCG_PCIE0_REF 0x60
#define CLK_SDR_UCG_PCIE1_REF 0x70

/* SDR UCG_JESD*_TX, UCG_JESD*_RX */
#define CLK_SDR_UCG_JESD0_TX_SAMPLE 0x81
#define CLK_SDR_UCG_JESD0_TX_CHARACTER 0x82
#define CLK_SDR_UCG_JESD0_RX_SAMPLE 0x91
#define CLK_SDR_UCG_JESD0_RX_CHARACTER 0x92
#define CLK_SDR_UCG_JESD1_TX_SAMPLE 0xa1
#define CLK_SDR_UCG_JESD1_TX_CHARACTER 0xa2
#define CLK_SDR_UCG_JESD1_RX_SAMPLE 0xb1
#define CLK_SDR_UCG_JESD1_RX_CHARACTER 0xb2

/* SDR N_DFE */
#define CLK_SDR_UCG_N_DFE_DFE_N 0xc0

/* MEDIA UCG0 */
#define CLK_MEDIA_UCG0_SYSA 0xd0
#define CLK_MEDIA_UCG0_ISP_SYS 0xd1

/* MEDIA UCG1 */
#define CLK_MEDIA_UCG1_DISP_A 0xe0
#define CLK_MEDIA_UCG1_DISP_M 0xe1
#define CLK_MEDIA_UCG1_DISP_PXL 0xe2

/* MEDIA UCG2 */
#define CLK_MEDIA_UCG2_GPU_SYS 0xf0
#define CLK_MEDIA_UCG2_GPU_MEM 0xf1
#define CLK_MEDIA_UCG2_GPU_CORE 0xf2

/* MEDIA UCG3 */
#define CLK_MEDIA_UCG3_MIPI_RX_REF 0x100
#define CLK_MEDIA_UCG3_MIPI_RX0_CFG 0x101
#define CLK_MEDIA_UCG3_MIPI_RX1_CFG 0x102
#define CLK_MEDIA_UCG3_MIPI_TX_REF 0x103
#define CLK_MEDIA_UCG3_MIPI_TX_CFG 0x104
#define CLK_MEDIA_UCG3_CMOS0 0x105
#define CLK_MEDIA_UCG3_CMOS1 0x106
#define CLK_MEDIA_UCG3_MIPI_TXCLKESC 0x107
#define CLK_MEDIA_UCG3_VPU 0x108

/* DDR UCG0 */
#define CLK_DDR_UCG0_DDR0 0x110
#define CLK_DDR_UCG0_DDR0_X4 0x111
#define CLK_DDR_UCG0_DDR1 0x112
#define CLK_DDR_UCG0_DDR1_X4 0x113

/* DDR UCG1 */
#define CLK_DDR_UCG1_P 0x120
#define CLK_DDR_UCG1_A0 0x121
#define CLK_DDR_UCG1_A1 0x122
#define CLK_DDR_UCG1_A2 0x123
#define CLK_DDR_UCG1_A3 0x124
#define CLK_DDR_UCG1_A4 0x125
#define CLK_DDR_UCG1_A5 0x126
#define CLK_DDR_UCG1_A6 0x127
#define CLK_DDR_UCG1_A7 0x128
#define CLK_DDR_UCG1_A8 0x129
#define CLK_DDR_UCG1_A9 0x12a
#define CLK_DDR_UCG1_A10 0x12b

/* HSP UCG0 */
#define CLK_HSP_UCG0_SYS 0x130
#define CLK_HSP_UCG0_DMA 0x131
#define CLK_HSP_UCG0_CTR 0x132
#define CLK_HSP_UCG0_SPRAM 0x133
#define CLK_HSP_UCG0_EMAC0 0x134
#define CLK_HSP_UCG0_EMAC1 0x135
#define CLK_HSP_UCG0_USB0 0x136
#define CLK_HSP_UCG0_USB1 0x137
#define CLK_HSP_UCG0_NFC 0x138
#define CLK_HSP_UCG0_PDMA2 0x139
#define CLK_HSP_UCG0_SDMMC0 0x13a
#define CLK_HSP_UCG0_SDMMC1 0x13b
#define CLK_HSP_UCG0_QSPI 0x13c

/* HSP UCG1 */
#define CLK_HSP_UCG1_SDMMC0_XIN 0x140
#define CLK_HSP_UCG1_SDMMC1_XIN 0x141
#define CLK_HSP_UCG1_NFC_FLASH 0x142
#define CLK_HSP_UCG1_QSPI_EXT 0x143
#define CLK_HSP_UCG1_UST 0x144

/* HSP UCG2 */
#define CLK_HSP_UCG2_EMAC0_1588 0x150
#define CLK_HSP_UCG2_EMAC0_RGMII_TXC 0x151
#define CLK_HSP_UCG2_EMAC1_1588 0x152
#define CLK_HSP_UCG2_EMAC1_RGMII_TXC 0x153

/* HSP UCG3 */
#define CLK_HSP_UCG3_USB0_REF_ALT 0x160
#define CLK_HSP_UCG3_USB0_SUSPEND 0x161
#define CLK_HSP_UCG3_USB1_REF_ALT 0x162
#define CLK_HSP_UCG3_USB1_SUSPEND 0x163

/* LSP0 UCG */
#define CLK_LSP0_UCG0_SYS 0x170
#define CLK_LSP0_UCG0_UART3 0x171
#define CLK_LSP0_UCG0_UART1 0x172
#define CLK_LSP0_UCG0_UART2 0x173
#define CLK_LSP0_UCG0_SPI0 0x174
#define CLK_LSP0_UCG0_I2C0 0x175
#define CLK_LSP0_UCG0_GPIO0_DB 0x176

/* LSP1 UCG */
#define CLK_LSP1_UCG0_SYS 0x180
#define CLK_LSP1_UCG0_I2C1 0x181
#define CLK_LSP1_UCG0_I2C2 0x182
#define CLK_LSP1_UCG0_I2C3 0x183
#define CLK_LSP1_UCG0_GPIO1_DB 0x184
#define CLK_LSP1_UCG0_SSI1 0x185
#define CLK_LSP1_UCG0_UART0 0x186
#define CLK_LSP1_UCG0_TIMERS0 0x187
#define CLK_LSP1_UCG0_PWM0 0x188
#define CLK_LSP1_UCG0_WDT1 0x189

/* LSP1 I2S_UCG */
#define CLK_LSP1_UCG_I2S_I2S0 0x190

#endif
