0.7
2020.2
Oct 14 2022
05:07:14
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/AESL_axi_s_inStream.v,1672574789,systemVerilog,,,,AESL_axi_s_inStream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/AESL_axi_s_outStream.v,1672574789,systemVerilog,,,,AESL_axi_s_outStream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v,1672574789,systemVerilog,,,,AESL_axi_slave_CRTL_BUS,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1672574789,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1672574789,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/AESL_fifo.v,1672574789,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/csv_file_dump.svh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/dataflow_monitor.sv,1672574789,systemVerilog,/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/nodf_module_interface.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/pp_loop_interface.svh,,/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/dump_file_agent.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/csv_file_dump.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/sample_agent.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/loop_sample_agent.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/sample_manager.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/nodf_module_interface.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/nodf_module_monitor.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/pp_loop_interface.svh;/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/pp_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/doGain.autotb.v,1672574789,systemVerilog,,,/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/fifo_para.vh,apatb_doGain_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/doGain.v,1672574653,systemVerilog,,,,doGain,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/doGain_CRTL_BUS_s_axi.v,1672574654,systemVerilog,,,,doGain_CRTL_BUS_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/doGain_mul_32s_32s_32_2_1.v,1672574653,systemVerilog,,,,doGain_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/doGain_regslice_both.v,1672574654,systemVerilog,,,,doGain_regslice_both;doGain_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/dump_file_agent.svh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/fifo_para.vh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/loop_sample_agent.svh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/nodf_module_interface.svh,1672574789,verilog,,,,nodf_module_intf,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/nodf_module_monitor.svh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/pp_loop_interface.svh,1672574789,verilog,,,,pp_loop_intf,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/pp_loop_monitor.svh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/sample_agent.svh,1672574789,verilog,,,,,,,,,,,,
/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/sample_manager.svh,1672574789,verilog,,,,,,,,,,,,
