NDSummary.OnToolTipsLoaded("File18:uvm_reg_mem_built_in_seq.svh",{13:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype13\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_built_in_seq</div></div></div><div class=\"TTSummary\">Sequence that executes a user-defined selection of pre-defined register and memory test sequences.</div></div>",15:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",16:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype16\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">bit</span> [<span class=\"SHNumber\">63</span>:<span class=\"SHNumber\">0</span>] tests = UVM_DO_ALL_REG_MEM_TESTS</div></div><div class=\"TTSummary\">The pre-defined test sequences to be executed.</div></div>"});