//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34097967
// Cuda compilation tools, release 12.4, V12.4.131
// Based on NVVM 7.0.1
//

.version 8.4
.target sm_52
.address_size 64

	// .globl	_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE
.visible .global .align 1 .b8 global0[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 23, 0, 0, 0, 16};
.visible .global .align 1 .b8 global1[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 23, 0, 0, 0, 23};

.visible .func _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE(
	.param .b64 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE_param_0,
	.param .b64 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE_param_1,
	.param .b32 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE_param_0];
	ld.param.u64 	%rd2, [_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE_param_1];
	ld.param.u32 	%r1, [_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE_param_2];
	ld.u64 	%rd3, [%rd1+8];
	setp.ge.u64 	%p1, %rd2, %rd3;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;

$L__BB0_1:
	bra.uni 	$L__BB0_3;

$L__BB0_2:
	trap;

$L__BB0_3:
	ld.u64 	%rd4, [%rd1];
	shl.b64 	%rd5, %rd2, 2;
	add.s64 	%rd6, %rd4, %rd5;
	st.u32 	[%rd6], %r1;
	ret;

}
	// .globl	_ZN12rust_kernels4add217h79ec309f8bd39ab2E
.visible .entry _ZN12rust_kernels4add217h79ec309f8bd39ab2E(
	.param .u64 _ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_0,
	.param .u64 _ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_1,
	.param .u64 _ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_2,
	.param .u64 _ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_3,
	.param .u64 _ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_4,
	.param .u64 _ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_5
)
{
	.local .align 1 .b8 	__local_depot1[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<13>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [_ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_0];
	ld.param.u64 	%rd3, [_ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_1];
	ld.param.u64 	%rd4, [_ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_2];
	ld.param.u64 	%rd5, [_ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_3];
	ld.param.u64 	%rd6, [_ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_4];
	ld.param.u64 	%rd7, [_ZN12rust_kernels4add217h79ec309f8bd39ab2E_param_5];
	st.u64 	[%SP+0], %rd6;
	st.u64 	[%SP+8], %rd7;
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mul.lo.s32 	%r5, %r3, %r4;
	add.s32 	%r6, %r2, %r5;
	cvt.s64.s32 	%rd1, %r6;
	setp.lt.u64 	%p1, %rd1, %rd3;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_1;

$L__BB1_1:
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd2, %rd8;
	ld.u32 	%r1, [%rd9];
	setp.lt.u64 	%p3, %rd1, %rd5;
	@%p3 bra 	$L__BB1_3;
	bra.uni 	$L__BB1_2;

$L__BB1_2:
	trap;

$L__BB1_3:
	shl.b64 	%rd10, %rd1, 2;
	add.s64 	%rd11, %rd4, %rd10;
	ld.u32 	%r7, [%rd11];
	add.s32 	%r8, %r1, %r7;
	add.u64 	%rd12, %SP, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd1;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r8;
	call.uni 
	_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h3ba2e01e3743fcccE, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 0
	ret;

}

