
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4251 (git sha1 e6f3d1c2, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== fifo_async ===

   Number of wires:                449
   Number of wire bits:            725
   Number of public wires:          53
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                500
     $add                            5
     $and                            2
     $anyconst                       5
     $anyseq                        52
     $assert                        42
     $assume                        13
     $cover                          7
     $eq                            33
     $eqx                            2
     $ff                           103
     $ge                             2
     $gt                             2
     $initstate                      1
     $le                             5
     $logic_and                     40
     $logic_not                     28
     $logic_or                      16
     $lt                             4
     $mem                            1
     $mux                          119
     $ne                             1
     $not                            4
     $reduce_bool                    2
     $sub                            3
     $xor                            8

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module fifo_async.

End of script. Logfile hash: c20349b3d6, CPU: user 0.02s system 0.02s, MEM: 6.35 MB peak
Yosys 0.9+4251 (git sha1 e6f3d1c2, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 99% 2x write_smt2 (0 sec), 0% 2x read_ilang (0 sec), ...
