{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725975825105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725975825106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 14:43:45 2024 " "Processing started: Tue Sep 10 14:43:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725975825106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975825106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975825106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725975825353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725975825354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831491 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory.sv(48) " "Verilog HDL warning at memory.sv(48): extended using \"x\" or \"z\"" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831492 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(26) " "Verilog HDL warning at lsu.sv(26): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(30) " "Verilog HDL warning at lsu.sv(30): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(33) " "Verilog HDL warning at lsu.sv(33): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(36) " "Verilog HDL warning at lsu.sv(36): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(39) " "Verilog HDL warning at lsu.sv(39): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(42) " "Verilog HDL warning at lsu.sv(42): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(43) " "Verilog HDL warning at lsu.sv(43): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(44) " "Verilog HDL warning at lsu.sv(44): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(45) " "Verilog HDL warning at lsu.sv(45): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_store_unit " "Found entity 1: load_store_unit" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831494 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(40) " "Verilog HDL warning at cpu.sv(40): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(44) " "Verilog HDL warning at cpu.sv(44): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.sv(47) " "Verilog HDL warning at cpu.sv(47): extended using \"x\" or \"z\"" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(28) " "Verilog HDL warning at alu.sv(28): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(31) " "Verilog HDL warning at alu.sv(31): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(76) " "Verilog HDL warning at alu.sv(76): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(77) " "Verilog HDL warning at alu.sv(77): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(78) " "Verilog HDL warning at alu.sv(78): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(79) " "Verilog HDL warning at alu.sv(79): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_logic_unit " "Found entity 1: arithmetic_logic_unit" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "regs.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/regs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831498 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pfcu.sv(16) " "Verilog HDL warning at pfcu.sv(16): extended using \"x\" or \"z\"" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pfcu.sv(19) " "Verilog HDL warning at pfcu.sv(19): extended using \"x\" or \"z\"" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1725975831499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pfcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file pfcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_flow_control_unit " "Found entity 1: program_flow_control_unit" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725975831499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725975831517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr system.sv(10) " "Verilog HDL or VHDL warning at system.sv(10): object \"instr\" assigned a value but never read" {  } { { "system.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725975831518 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "system.sv" "mem" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975831518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.sv(48) " "Verilog HDL assignment warning at memory.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "memory.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/memory.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831518 "|system|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:cpu " "Elaborating entity \"core\" for hierarchy \"core:cpu\"" {  } { { "system.sv" "cpu" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975831519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.sv(40) " "Verilog HDL assignment warning at cpu.sv(40): truncated value with size 32 to match size of target (16)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831520 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(44) " "Verilog HDL assignment warning at cpu.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831520 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cpu.sv(47) " "Verilog HDL assignment warning at cpu.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831520 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(68) " "Verilog HDL assignment warning at cpu.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831520 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(75) " "Verilog HDL assignment warning at cpu.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831520 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu.sv(82) " "Verilog HDL assignment warning at cpu.sv(82): truncated value with size 32 to match size of target (12)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831521 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(83) " "Verilog HDL assignment warning at cpu.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831521 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(90) " "Verilog HDL assignment warning at cpu.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831521 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cpu.sv(97) " "Verilog HDL assignment warning at cpu.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831521 "|system|core:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cpu.sv(103) " "Verilog HDL assignment warning at cpu.sv(103): truncated value with size 32 to match size of target (12)" {  } { { "cpu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831521 "|system|core:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:cpu\|registers:regs " "Elaborating entity \"registers\" for hierarchy \"core:cpu\|registers:regs\"" {  } { { "cpu.sv" "regs" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975831558 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regs.sv(28) " "Verilog HDL Case Statement information at regs.sv(28): all case item expressions in this case statement are onehot" {  } { { "regs.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/regs.sv" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725975831558 "|system|core:cpu|registers:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_unit core:cpu\|load_store_unit:lsu " "Elaborating entity \"load_store_unit\" for hierarchy \"core:cpu\|load_store_unit:lsu\"" {  } { { "cpu.sv" "lsu" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975831559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_data lsu.sv(18) " "Verilog HDL or VHDL warning at lsu.sv(18): object \"memory_data\" assigned a value but never read" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu.sv(26) " "Verilog HDL assignment warning at lsu.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lsu.sv(30) " "Verilog HDL assignment warning at lsu.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lsu.sv(33) " "Verilog HDL assignment warning at lsu.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(36) " "Verilog HDL assignment warning at lsu.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(39) " "Verilog HDL assignment warning at lsu.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lsu.sv(42) " "Verilog HDL assignment warning at lsu.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lsu.sv(43) " "Verilog HDL assignment warning at lsu.sv(43): truncated value with size 32 to match size of target (8)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lsu.sv(44) " "Verilog HDL assignment warning at lsu.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lsu.sv(45) " "Verilog HDL assignment warning at lsu.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_addr lsu.sv(52) " "Verilog HDL Always Construct warning at lsu.sv(52): inferring latch(es) for variable \"memory_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write_en_reg lsu.sv(52) " "Verilog HDL Always Construct warning at lsu.sv(52): inferring latch(es) for variable \"reg_write_en_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_reg\[0\] lsu.sv(52) " "Inferred latch for \"reg_write_en_reg\[0\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_reg\[1\] lsu.sv(52) " "Inferred latch for \"reg_write_en_reg\[1\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_reg\[2\] lsu.sv(52) " "Inferred latch for \"reg_write_en_reg\[2\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_reg\[3\] lsu.sv(52) " "Inferred latch for \"reg_write_en_reg\[3\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[0\] lsu.sv(52) " "Inferred latch for \"memory_addr\[0\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[1\] lsu.sv(52) " "Inferred latch for \"memory_addr\[1\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[2\] lsu.sv(52) " "Inferred latch for \"memory_addr\[2\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[3\] lsu.sv(52) " "Inferred latch for \"memory_addr\[3\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[4\] lsu.sv(52) " "Inferred latch for \"memory_addr\[4\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[5\] lsu.sv(52) " "Inferred latch for \"memory_addr\[5\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[6\] lsu.sv(52) " "Inferred latch for \"memory_addr\[6\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[7\] lsu.sv(52) " "Inferred latch for \"memory_addr\[7\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[8\] lsu.sv(52) " "Inferred latch for \"memory_addr\[8\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[9\] lsu.sv(52) " "Inferred latch for \"memory_addr\[9\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[10\] lsu.sv(52) " "Inferred latch for \"memory_addr\[10\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[11\] lsu.sv(52) " "Inferred latch for \"memory_addr\[11\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[12\] lsu.sv(52) " "Inferred latch for \"memory_addr\[12\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[13\] lsu.sv(52) " "Inferred latch for \"memory_addr\[13\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[14\] lsu.sv(52) " "Inferred latch for \"memory_addr\[14\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_addr\[15\] lsu.sv(52) " "Inferred latch for \"memory_addr\[15\]\" at lsu.sv(52)" {  } { { "lsu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/lsu.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831560 "|system|core:cpu|load_store_unit:lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_logic_unit core:cpu\|arithmetic_logic_unit:alu " "Elaborating entity \"arithmetic_logic_unit\" for hierarchy \"core:cpu\|arithmetic_logic_unit:alu\"" {  } { { "cpu.sv" "alu" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975831561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.sv(28) " "Verilog HDL assignment warning at alu.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831561 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(31) " "Verilog HDL assignment warning at alu.sv(31): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831561 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(70) " "Verilog HDL Case Statement warning at alu.sv(70): case item expression covers a value already covered by a previous case item" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 70 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1725975831561 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(37) " "Verilog HDL Case Statement warning at alu.sv(37): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725975831561 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "op_b_assign_function op_b_assign_function alu.sv(36) " "Verilog HDL warning at alu.sv(36): variable op_b_assign_function in static task or function op_b_assign_function may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 36 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "op_b_assign_function alu.sv(36) " "Verilog HDL Function Declaration warning at alu.sv(36): function \"op_b_assign_function\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 36 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(115) " "Verilog HDL Case Statement warning at alu.sv(115): case item expression covers a value already covered by a previous case item" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 115 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "get_oup_reg get_oup_reg alu.sv(81) " "Verilog HDL warning at alu.sv(81): variable get_oup_reg in static task or function get_oup_reg may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 81 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "get_oup_reg alu.sv(81) " "Verilog HDL Function Declaration warning at alu.sv(81): function \"get_oup_reg\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 81 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(76) " "Verilog HDL assignment warning at alu.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(77) " "Verilog HDL assignment warning at alu.sv(77): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(78) " "Verilog HDL assignment warning at alu.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(79) " "Verilog HDL assignment warning at alu.sv(79): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(127) " "Verilog HDL Case Statement warning at alu.sv(127): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(138) " "Verilog HDL Always Construct warning at alu.sv(138): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(138) " "Verilog HDL Always Construct warning at alu.sv(138): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(140) " "Verilog HDL Always Construct warning at alu.sv(140): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(140) " "Verilog HDL Always Construct warning at alu.sv(140): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(142) " "Verilog HDL Always Construct warning at alu.sv(142): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(142) " "Verilog HDL Always Construct warning at alu.sv(142): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(144) " "Verilog HDL Always Construct warning at alu.sv(144): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(144) " "Verilog HDL Always Construct warning at alu.sv(144): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(149) " "Verilog HDL Always Construct warning at alu.sv(149): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(149) " "Verilog HDL Always Construct warning at alu.sv(149): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(160) " "Verilog HDL Always Construct warning at alu.sv(160): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(160) " "Verilog HDL Always Construct warning at alu.sv(160): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(170) " "Verilog HDL Always Construct warning at alu.sv(170): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(172) " "Verilog HDL Always Construct warning at alu.sv(172): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(174) " "Verilog HDL Always Construct warning at alu.sv(174): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(174) " "Verilog HDL Always Construct warning at alu.sv(174): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(176) " "Verilog HDL Always Construct warning at alu.sv(176): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(176) " "Verilog HDL Always Construct warning at alu.sv(176): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(178) " "Verilog HDL Always Construct warning at alu.sv(178): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(178) " "Verilog HDL Always Construct warning at alu.sv(178): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(180) " "Verilog HDL Always Construct warning at alu.sv(180): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(180) " "Verilog HDL Always Construct warning at alu.sv(180): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(182) " "Verilog HDL Always Construct warning at alu.sv(182): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(182) " "Verilog HDL Always Construct warning at alu.sv(182): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(184) " "Verilog HDL Always Construct warning at alu.sv(184): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b alu.sv(184) " "Verilog HDL Always Construct warning at alu.sv(184): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(186) " "Verilog HDL Always Construct warning at alu.sv(186): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a alu.sv(188) " "Verilog HDL Always Construct warning at alu.sv(188): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regs_we_reg alu.sv(121) " "Verilog HDL Always Construct warning at alu.sv(121): inferring latch(es) for variable \"regs_we_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(121) " "Verilog HDL Always Construct warning at alu.sv(121): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_status_reg alu.sv(121) " "Verilog HDL Always Construct warning at alu.sv(121): inferring latch(es) for variable \"alu_status_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "op_b_assign_function 0 alu.sv(36) " "Net \"op_b_assign_function\" at alu.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "get_oup_reg\[2\] 0 alu.sv(81) " "Net \"get_oup_reg\[2\]\" at alu.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "alu_status_reg\[7..1\] 0 alu.sv(19) " "Net \"alu_status_reg\[7..1\]\" at alu.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_status_reg\[0\] alu.sv(121) " "Inferred latch for \"alu_status_reg\[0\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(121) " "Inferred latch for \"result\[0\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(121) " "Inferred latch for \"result\[1\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(121) " "Inferred latch for \"result\[2\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(121) " "Inferred latch for \"result\[3\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(121) " "Inferred latch for \"result\[4\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(121) " "Inferred latch for \"result\[5\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(121) " "Inferred latch for \"result\[6\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(121) " "Inferred latch for \"result\[7\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_we_reg\[0\] alu.sv(121) " "Inferred latch for \"regs_we_reg\[0\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_we_reg\[1\] alu.sv(121) " "Inferred latch for \"regs_we_reg\[1\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_we_reg\[2\] alu.sv(121) " "Inferred latch for \"regs_we_reg\[2\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs_we_reg\[3\] alu.sv(121) " "Inferred latch for \"regs_we_reg\[3\]\" at alu.sv(121)" {  } { { "alu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/alu.sv" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831562 "|system|core:cpu|arithmetic_logic_unit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_flow_control_unit core:cpu\|program_flow_control_unit:pfcu " "Elaborating entity \"program_flow_control_unit\" for hierarchy \"core:cpu\|program_flow_control_unit:pfcu\"" {  } { { "cpu.sv" "pfcu" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/cpu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975831563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pfcu.sv(16) " "Verilog HDL assignment warning at pfcu.sv(16): truncated value with size 32 to match size of target (12)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831563 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pfcu.sv(19) " "Verilog HDL assignment warning at pfcu.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725975831563 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pfcu.sv(34) " "Verilog HDL Case Statement warning at pfcu.sv(34): incomplete case statement has no default case item" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725975831563 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_we_reg pfcu.sv(28) " "Verilog HDL Always Construct warning at pfcu.sv(28): inferring latch(es) for variable \"pc_we_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831563 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_counter_new_val pfcu.sv(28) " "Verilog HDL Always Construct warning at pfcu.sv(28): inferring latch(es) for variable \"program_counter_new_val\", which holds its previous value in one or more paths through the always construct" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725975831563 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[0\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[0\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[1\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[1\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[2\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[2\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[3\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[3\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[4\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[4\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[5\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[5\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[6\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[6\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[7\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[7\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[8\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[8\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[9\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[9\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[10\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[10\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter_new_val\[11\] pfcu.sv(28) " "Inferred latch for \"program_counter_new_val\[11\]\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_we_reg pfcu.sv(28) " "Inferred latch for \"pc_we_reg\" at pfcu.sv(28)" {  } { { "pfcu.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/pfcu.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831564 "|system|core:cpu|program_flow_control_unit:pfcu"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/output_files/Basic_CPU.map.smsg " "Generated suppressed messages file C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/output_files/Basic_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975831970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725975832035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725975832035 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "system.sv" "" { Text "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/system.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725975832057 "|system|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725975832057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725975832058 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725975832058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725975832058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725975832072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 14:43:52 2024 " "Processing ended: Tue Sep 10 14:43:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725975832072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725975832072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725975832072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725975832072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725975833040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725975833041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 14:43:52 2024 " "Processing started: Tue Sep 10 14:43:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725975833041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725975833041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725975833041 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725975833115 ""}
{ "Info" "0" "" "Project  = Basic_CPU" {  } {  } 0 0 "Project  = Basic_CPU" 0 0 "Fitter" 0 0 1725975833116 ""}
{ "Info" "0" "" "Revision = Basic_CPU" {  } {  } 0 0 "Revision = Basic_CPU" 0 0 "Fitter" 0 0 1725975833116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725975833164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725975833164 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_CPU 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"Basic_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725975833170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725975833191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725975833191 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725975833250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725975833254 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725975833323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725975833323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725975833323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725975833323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725975833323 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725975833323 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725975833323 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725975833324 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725975833324 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725975833324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725975833324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725975833324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1725975833324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725975833325 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725975833390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Basic_CPU.sdc " "Synopsys Design Constraints File file not found: 'Basic_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725975833502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725975833502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1725975833502 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1725975833502 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725975833502 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1725975833503 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725975833503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725975833503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725975833503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725975833503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725975833504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725975833504 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725975833504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725975833504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725975833504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725975833504 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725975833504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725975833504 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1725975833505 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1725975833505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1725975833505 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1725975833505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1725975833505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1725975833505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725975833508 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1725975833510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725975833811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725975833831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725975833839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725975833909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725975833909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725975834152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725975834312 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725975834312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725975834335 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1725975834335 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725975834335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725975834337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725975834445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725975834452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725975834569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725975834569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725975834724 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725975834995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/output_files/Basic_CPU.fit.smsg " "Generated suppressed messages file C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/output_files/Basic_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725975835079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5526 " "Peak virtual memory: 5526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725975835339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 14:43:55 2024 " "Processing ended: Tue Sep 10 14:43:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725975835339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725975835339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725975835339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725975835339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725975836228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725975836228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 14:43:56 2024 " "Processing started: Tue Sep 10 14:43:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725975836228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725975836228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725975836228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725975836417 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725975836611 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725975836628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725975836820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 14:43:56 2024 " "Processing ended: Tue Sep 10 14:43:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725975836820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725975836820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725975836820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725975836820 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725975837411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725975837765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725975837765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 14:43:57 2024 " "Processing started: Tue Sep 10 14:43:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725975837765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725975837765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_CPU -c Basic_CPU " "Command: quartus_sta Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725975837765 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725975837836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725975837925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725975837926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725975837947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725975837947 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Basic_CPU.sdc " "Synopsys Design Constraints File file not found: 'Basic_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725975838020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725975838020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725975838020 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725975838020 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725975838021 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725975838021 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725975838021 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1725975838027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725975838028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838031 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1725975838034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838045 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725975838047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725975838060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725975838235 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725975838267 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725975838267 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725975838267 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725975838267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838286 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725975838289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725975838385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725975838385 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725975838385 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725975838385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725975838399 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725975838834 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725975838834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725975838870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 14:43:58 2024 " "Processing ended: Tue Sep 10 14:43:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725975838870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725975838870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725975838870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725975838870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1725975839699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725975839700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 14:43:59 2024 " "Processing started: Tue Sep 10 14:43:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725975839700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725975839700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Basic_CPU -c Basic_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725975839700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725975839946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Basic_CPU.vo C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/simulation/questa/ simulation " "Generated file Basic_CPU.vo in folder \"C:/Users/harve/Documents/Basic_CPU_Stuff/Basic_CPU/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725975839971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725975839985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 14:43:59 2024 " "Processing ended: Tue Sep 10 14:43:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725975839985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725975839985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725975839985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725975839985 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725975840550 ""}
