(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h51):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire3;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire27;
  wire signed [(3'h6):(1'h0)] wire13;
  wire [(4'ha):(1'h0)] wire12;
  wire signed [(4'h9):(1'h0)] wire11;
  wire [(4'h8):(1'h0)] wire10;
  wire [(4'h8):(1'h0)] wire9;
  wire signed [(2'h3):(1'h0)] wire8;
  wire [(3'h7):(1'h0)] wire7;
  wire [(3'h4):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  assign y = {wire27,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = wire0[(2'h2):(1'h1)];
  assign wire5 = ($signed($signed({wire2})) * (8'hae));
  assign wire6 = {wire5[(1'h1):(1'h0)]};
  assign wire7 = (-wire6[(2'h2):(1'h0)]);
  assign wire8 = wire4[(1'h0):(1'h0)];
  assign wire9 = $signed($signed((&$unsigned(wire0))));
  assign wire10 = ((+($signed(wire4) ? wire1 : $signed(wire0))) >= (~^wire7));
  assign wire11 = $unsigned({wire2});
  assign wire12 = $signed((((wire4 ? wire9 : (8'h9d)) != (-wire7)) ?
                      wire0[(1'h0):(1'h0)] : wire6));
  assign wire13 = (~^wire4);
  module14 #() modinst28 (wire27, clk, wire4, wire3, wire9, wire0);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module14
#(parameter param26 = ((8'ha6) << ((!(~&(8'ha1))) ? {((8'ha8) ? (8'ha6) : (8'ha0))} : (&((8'ha2) | (8'ha0))))))
(y, clk, wire18, wire17, wire16, wire15);
  output wire [(32'h29):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire18;
  input wire signed [(4'h8):(1'h0)] wire17;
  input wire signed [(3'h5):(1'h0)] wire16;
  input wire [(4'h9):(1'h0)] wire15;
  wire [(2'h2):(1'h0)] wire25;
  wire signed [(4'h9):(1'h0)] wire24;
  wire [(2'h3):(1'h0)] wire23;
  wire signed [(3'h7):(1'h0)] wire22;
  wire [(3'h5):(1'h0)] wire21;
  wire signed [(4'h8):(1'h0)] wire20;
  wire [(3'h6):(1'h0)] wire19;
  assign y = {wire25, wire24, wire23, wire22, wire21, wire20, wire19, (1'h0)};
  assign wire19 = (~&((^~$unsigned(wire16)) && $signed({wire16})));
  assign wire20 = wire18;
  assign wire21 = ($unsigned(wire15) ?
                      (~&{(wire15 ?
                              wire20 : (8'ha6))}) : $signed($unsigned({wire19})));
  assign wire22 = wire17[(4'h8):(3'h7)];
  assign wire23 = ($signed($unsigned(wire21[(1'h1):(1'h0)])) ?
                      (wire22[(2'h3):(1'h0)] - (~$unsigned(wire19))) : wire19[(3'h4):(2'h3)]);
  assign wire24 = ($signed($signed(wire23)) > (~|(wire17[(3'h7):(2'h2)] > (wire22 || wire21))));
  assign wire25 = (wire18 ? $signed(wire17[(1'h1):(1'h0)]) : {wire21});
endmodule