vlib work
vlog -timescale 1ns/1ns registerALU.v
vsim registerALU

log {/*}
add wave {/*}
