Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.022473    0.046884    0.211608    0.241709 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.046884    0.000041    0.241750 v _214_/A (sg13g2_xnor2_1)
     1    0.001594    0.026988    0.061458    0.303209 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026988    0.000000    0.303210 v _300_/D (sg13g2_dfrbpq_2)
                                              0.303210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.280101   clock uncertainty
                                  0.000000    0.280101   clock reconvergence pessimism
                                 -0.030169    0.249932   library hold time
                                              0.249932   data required time
---------------------------------------------------------------------------------------------
                                              0.249932   data required time
                                             -0.303210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.053278   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003622    0.022049    0.176346    0.206488 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022049    0.000001    0.206489 v fanout77/A (sg13g2_buf_4)
     7    0.034017    0.039320    0.086906    0.293396 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.039320    0.000116    0.293512 v _192_/A (sg13g2_xnor2_1)
     1    0.001726    0.027544    0.059231    0.352743 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027544    0.000002    0.352744 v _294_/D (sg13g2_dfrbpq_1)
                                              0.352744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280157   clock uncertainty
                                  0.000000    0.280157   clock reconvergence pessimism
                                 -0.030306    0.249851   library hold time
                                              0.249851   data required time
---------------------------------------------------------------------------------------------
                                              0.249851   data required time
                                             -0.352744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.102893   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000105    0.238670 v _210_/B (sg13g2_xnor2_1)
     1    0.005177    0.045901    0.068330    0.307000 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045901    0.000002    0.307002 v _211_/B (sg13g2_xnor2_1)
     1    0.001744    0.026785    0.054044    0.361045 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026785    0.000002    0.361047 v _299_/D (sg13g2_dfrbpq_2)
                                              0.361047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.280197   clock uncertainty
                                  0.000000    0.280197   clock reconvergence pessimism
                                 -0.030104    0.250094   library hold time
                                              0.250094   data required time
---------------------------------------------------------------------------------------------
                                              0.250094   data required time
                                             -0.361047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.110953   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003936    0.028429    0.180516    0.210658 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028429    0.000001    0.210659 ^ fanout77/A (sg13g2_buf_4)
     7    0.035223    0.050221    0.104020    0.314679 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.050221    0.000124    0.314803 ^ _128_/A (sg13g2_inv_2)
     5    0.019922    0.041016    0.051343    0.366146 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041016    0.000007    0.366153 v _293_/D (sg13g2_dfrbpq_1)
                                              0.366153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280143   clock uncertainty
                                  0.000000    0.280143   clock reconvergence pessimism
                                 -0.034586    0.245557   library hold time
                                              0.245557   data required time
---------------------------------------------------------------------------------------------
                                              0.245557   data required time
                                             -0.366153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.120596   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000140    0.238705 v _182_/B (sg13g2_nand2_1)
     1    0.003165    0.026774    0.041363    0.280068 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.026774    0.000002    0.280070 ^ _217_/A (sg13g2_nor3_1)
     1    0.004730    0.026123    0.039818    0.319889 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.026123    0.000023    0.319911 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003445    0.045220    0.078621    0.398533 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.045220    0.000006    0.398539 ^ _219_/A (sg13g2_inv_1)
     1    0.001869    0.017893    0.029011    0.427550 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017893    0.000003    0.427552 v _301_/D (sg13g2_dfrbpq_1)
                                              0.427552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280168   clock uncertainty
                                  0.000000    0.280168   clock reconvergence pessimism
                                 -0.027241    0.252927   library hold time
                                              0.252927   data required time
---------------------------------------------------------------------------------------------
                                              0.252927   data required time
                                             -0.427552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174625   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007739    0.032709    0.186425    0.216594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032709    0.000012    0.216605 v fanout55/A (sg13g2_buf_4)
     8    0.034881    0.040242    0.092621    0.309226 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.040244    0.000308    0.309534 v _195_/B (sg13g2_xor2_1)
     2    0.008439    0.043485    0.079939    0.389473 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043485    0.000006    0.389479 v _196_/B (sg13g2_xor2_1)
     1    0.001578    0.024112    0.050973    0.440453 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024112    0.000000    0.440453 v _295_/D (sg13g2_dfrbpq_1)
                                              0.440453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030164    0.030164 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030164 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280164   clock uncertainty
                                  0.000000    0.280164   clock reconvergence pessimism
                                 -0.029216    0.250948   library hold time
                                              0.250948   data required time
---------------------------------------------------------------------------------------------
                                              0.250948   data required time
                                             -0.440453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189506   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007739    0.032709    0.186425    0.216594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032709    0.000015    0.216608 v fanout56/A (sg13g2_buf_4)
     5    0.024534    0.032722    0.085497    0.302105 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.032722    0.000195    0.302300 v _199_/B (sg13g2_xnor2_1)
     2    0.008800    0.064829    0.080263    0.382564 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.064829    0.000013    0.382576 v _200_/B (sg13g2_xor2_1)
     1    0.001805    0.024475    0.060136    0.442713 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024475    0.000002    0.442715 v _296_/D (sg13g2_dfrbpq_1)
                                              0.442715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030173    0.030173 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030173 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280173   clock uncertainty
                                  0.000000    0.280173   clock reconvergence pessimism
                                 -0.029331    0.250841   library hold time
                                              0.250841   data required time
---------------------------------------------------------------------------------------------
                                              0.250841   data required time
                                             -0.442715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.191874   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007739    0.032709    0.186425    0.216594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032709    0.000015    0.216608 v fanout56/A (sg13g2_buf_4)
     5    0.024534    0.032722    0.085497    0.302105 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.032722    0.000145    0.302250 v _206_/B (sg13g2_xnor2_1)
     2    0.009304    0.067571    0.082450    0.384700 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067571    0.000010    0.384709 v _208_/A (sg13g2_xor2_1)
     1    0.001654    0.024129    0.065411    0.450120 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024129    0.000001    0.450121 v _298_/D (sg13g2_dfrbpq_1)
                                              0.450121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280220   clock uncertainty
                                  0.000000    0.280220   clock reconvergence pessimism
                                 -0.029221    0.250999   library hold time
                                              0.250999   data required time
---------------------------------------------------------------------------------------------
                                              0.250999   data required time
                                             -0.450121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.199122   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.007739    0.032709    0.186425    0.216594 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032709    0.000012    0.216605 v fanout55/A (sg13g2_buf_4)
     8    0.034881    0.040242    0.092621    0.309226 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.040242    0.000176    0.309402 v _202_/B (sg13g2_xor2_1)
     2    0.009142    0.045512    0.083032    0.392434 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045512    0.000007    0.392442 v _204_/A (sg13g2_xor2_1)
     1    0.001907    0.024816    0.058227    0.450669 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024816    0.000003    0.450671 v _297_/D (sg13g2_dfrbpq_1)
                                              0.450671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280232   clock uncertainty
                                  0.000000    0.280232   clock reconvergence pessimism
                                 -0.029440    0.250793   library hold time
                                              0.250793   data required time
---------------------------------------------------------------------------------------------
                                              0.250793   data required time
                                             -0.450671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.199879   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005690    5.005690 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005690 v _292_/A (sg13g2_inv_1)
     1    0.005233    0.029729    0.033377    5.039067 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.029729    0.000003    5.039070 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.039070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280168   clock uncertainty
                                  0.000000    0.280168   clock reconvergence pessimism
                                 -0.099497    0.180671   library removal time
                                              0.180671   data required time
---------------------------------------------------------------------------------------------
                                              0.180671   data required time
                                             -5.039070   data arrival time
---------------------------------------------------------------------------------------------
                                              4.858399   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000055    5.088756 v _289_/A (sg13g2_inv_1)
     1    0.005162    0.032404    0.037698    5.126454 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032404    0.000001    5.126456 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126456   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280220   clock uncertainty
                                  0.000000    0.280220   clock reconvergence pessimism
                                 -0.100295    0.179925   library removal time
                                              0.179925   data required time
---------------------------------------------------------------------------------------------
                                              0.179925   data required time
                                             -5.126456   data arrival time
---------------------------------------------------------------------------------------------
                                              4.946531   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000074    5.088776 v _287_/A (sg13g2_inv_1)
     1    0.005154    0.032376    0.037676    5.126451 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032376    0.000000    5.126452 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126452   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030173    0.030173 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030173 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280173   clock uncertainty
                                  0.000000    0.280173   clock reconvergence pessimism
                                 -0.100287    0.179886   library removal time
                                              0.179886   data required time
---------------------------------------------------------------------------------------------
                                              0.179886   data required time
                                             -5.126452   data arrival time
---------------------------------------------------------------------------------------------
                                              4.946567   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000025    5.088727 v _291_/A (sg13g2_inv_1)
     1    0.005190    0.032512    0.037784    5.126512 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032512    0.000000    5.126512 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.126512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.280101   clock uncertainty
                                  0.000000    0.280101   clock reconvergence pessimism
                                 -0.100263    0.179839   library removal time
                                              0.179839   data required time
---------------------------------------------------------------------------------------------
                                              0.179839   data required time
                                             -5.126512   data arrival time
---------------------------------------------------------------------------------------------
                                              4.946673   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000139    5.088840 v _129_/A (sg13g2_inv_1)
     1    0.005172    0.032444    0.037730    5.126570 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032444    0.000001    5.126571 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280143   clock uncertainty
                                  0.000000    0.280143   clock reconvergence pessimism
                                 -0.100307    0.179835   library removal time
                                              0.179835   data required time
---------------------------------------------------------------------------------------------
                                              0.179835   data required time
                                             -5.126571   data arrival time
---------------------------------------------------------------------------------------------
                                              4.946736   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000033    5.088735 v _290_/A (sg13g2_inv_1)
     1    0.005261    0.032788    0.038006    5.126740 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.032788    0.000002    5.126743 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.126743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.280197   clock uncertainty
                                  0.000000    0.280197   clock reconvergence pessimism
                                 -0.100344    0.179854   library removal time
                                              0.179854   data required time
---------------------------------------------------------------------------------------------
                                              0.179854   data required time
                                             -5.126743   data arrival time
---------------------------------------------------------------------------------------------
                                              4.946889   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000123    5.088825 v _286_/A (sg13g2_inv_1)
     1    0.005314    0.032992    0.038169    5.126995 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032992    0.000004    5.126999 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030164    0.030164 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030164 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280164   clock uncertainty
                                  0.000000    0.280164   clock reconvergence pessimism
                                 -0.100471    0.179693   library removal time
                                              0.179693   data required time
---------------------------------------------------------------------------------------------
                                              0.179693   data required time
                                             -5.126999   data arrival time
---------------------------------------------------------------------------------------------
                                              4.947306   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000135    5.088837 v _285_/A (sg13g2_inv_1)
     1    0.005325    0.033036    0.038205    5.127042 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.033036    0.000004    5.127047 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280157   clock uncertainty
                                  0.000000    0.280157   clock reconvergence pessimism
                                 -0.100484    0.179673   library removal time
                                              0.179673   data required time
---------------------------------------------------------------------------------------------
                                              0.179673   data required time
                                             -5.127047   data arrival time
---------------------------------------------------------------------------------------------
                                              4.947373   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000060    5.088762 v _288_/A (sg13g2_inv_1)
     1    0.005502    0.033718    0.038752    5.127514 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033718    0.000008    5.127521 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.280232   clock uncertainty
                                  0.000000    0.280232   clock reconvergence pessimism
                                 -0.100687    0.179545   library removal time
                                              0.179545   data required time
---------------------------------------------------------------------------------------------
                                              0.179545   data required time
                                             -5.127521   data arrival time
---------------------------------------------------------------------------------------------
                                              4.947977   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.022473    0.046884    0.211608    0.241709 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.046884    0.000118    0.241827 v sign (out)
                                              0.241827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.241827   data arrival time
---------------------------------------------------------------------------------------------
                                              4.991827   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.022473    0.046884    0.211608    0.241709 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.046884    0.000017    0.241726 v _127_/A (sg13g2_inv_2)
     1    0.012378    0.036130    0.042419    0.284145 ^ _127_/Y (sg13g2_inv_2)
                                                         signB (net)
                      0.036132    0.000209    0.284354 ^ signB (out)
                                              0.284354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.284354   data arrival time
---------------------------------------------------------------------------------------------
                                              5.034354   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006950    0.039995    0.189326    0.219547 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039995    0.000008    0.219555 ^ fanout61/A (sg13g2_buf_4)
     6    0.030669    0.046294    0.106492    0.326047 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.046295    0.000257    0.326304 ^ _212_/A (sg13g2_nor2_2)
     2    0.017409    0.041569    0.056559    0.382863 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.041572    0.000257    0.383120 v sine_out[2] (out)
                                              0.383120   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.383120   data arrival time
---------------------------------------------------------------------------------------------
                                              5.133120   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000165    0.332232 v _165_/B1 (sg13g2_a21oi_1)
     1    0.008294    0.065264    0.066924    0.399157 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.065264    0.000058    0.399214 ^ sine_out[22] (out)
                                              0.399214   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.399214   data arrival time
---------------------------------------------------------------------------------------------
                                              5.149215   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000163    0.332229 v _162_/B1 (sg13g2_a21oi_1)
     1    0.008618    0.067155    0.068393    0.400622 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.067155    0.000068    0.400691 ^ sine_out[20] (out)
                                              0.400691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.400691   data arrival time
---------------------------------------------------------------------------------------------
                                              5.150691   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000149    0.238713 v fanout59/A (sg13g2_buf_4)
     8    0.028337    0.035719    0.093303    0.332016 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.035719    0.000197    0.332213 v _148_/B1 (sg13g2_a21oi_1)
     1    0.010266    0.076804    0.075810    0.408023 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.076804    0.000126    0.408149 ^ sine_out[16] (out)
                                              0.408149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.408149   data arrival time
---------------------------------------------------------------------------------------------
                                              5.158150   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000170    0.298638 v _283_/A1 (sg13g2_a21oi_1)
     1    0.009458    0.077683    0.112994    0.411633 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.077684    0.000097    0.411730 ^ sine_out[11] (out)
                                              0.411730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.411730   data arrival time
---------------------------------------------------------------------------------------------
                                              5.161730   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000064    0.244652 ^ fanout58/A (sg13g2_buf_4)
     8    0.029377    0.045597    0.113450    0.358102 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.045597    0.000177    0.358279 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.009482    0.042944    0.055586    0.413865 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.042944    0.000097    0.413962 v sine_out[17] (out)
                                              0.413962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.413962   data arrival time
---------------------------------------------------------------------------------------------
                                              5.163962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000064    0.244652 ^ fanout58/A (sg13g2_buf_4)
     8    0.029377    0.045597    0.113450    0.358102 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.045597    0.000032    0.358134 ^ _160_/A (sg13g2_nor2_1)
     1    0.009565    0.040360    0.056584    0.414718 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.040360    0.000098    0.414816 v sine_out[19] (out)
                                              0.414816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.414816   data arrival time
---------------------------------------------------------------------------------------------
                                              5.164816   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000064    0.244652 ^ fanout58/A (sg13g2_buf_4)
     8    0.029377    0.045597    0.113450    0.358102 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.045597    0.000115    0.358217 ^ _281_/A (sg13g2_nor2_1)
     1    0.011858    0.046582    0.062530    0.420748 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.046582    0.000194    0.420942 v sine_out[8] (out)
                                              0.420942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.420942   data arrival time
---------------------------------------------------------------------------------------------
                                              5.170942   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000149    0.238713 v fanout59/A (sg13g2_buf_4)
     8    0.028337    0.035719    0.093303    0.332016 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.035719    0.000204    0.332220 v _274_/B2 (sg13g2_a22oi_1)
     1    0.009425    0.099845    0.096048    0.428268 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.099845    0.000095    0.428363 ^ sine_out[1] (out)
                                              0.428363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.428363   data arrival time
---------------------------------------------------------------------------------------------
                                              5.178363   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030164    0.030164 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030164 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.009370    0.047661    0.196379    0.226543 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047661    0.000043    0.226586 ^ fanout72/A (sg13g2_buf_4)
     7    0.031299    0.047145    0.111165    0.337752 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.047146    0.000243    0.337995 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.012379    0.084745    0.105903    0.443898 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.084746    0.000217    0.444115 v sine_out[31] (out)
                                              0.444115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.444115   data arrival time
---------------------------------------------------------------------------------------------
                                              5.194116   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006950    0.039995    0.189326    0.219547 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039995    0.000009    0.219555 ^ fanout63/A (sg13g2_buf_2)
     5    0.022344    0.055544    0.099125    0.318680 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.055544    0.000074    0.318754 ^ _135_/A (sg13g2_nor2_1)
     1    0.002978    0.021635    0.042996    0.361750 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.021635    0.000001    0.361751 v _174_/A (sg13g2_nand2_1)
     1    0.003448    0.024672    0.030636    0.392387 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024672    0.000004    0.392391 ^ _175_/B (sg13g2_nand2_1)
     1    0.008956    0.060500    0.070347    0.462738 v _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.060500    0.000079    0.462817 v sine_out[26] (out)
                                              0.462817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.462817   data arrival time
---------------------------------------------------------------------------------------------
                                              5.212817   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000024    0.420732 v _180_/A (sg13g2_nand2_1)
     1    0.008454    0.045218    0.049719    0.470452 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.045233    0.000063    0.470514 ^ sine_out[28] (out)
                                              0.470514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.470514   data arrival time
---------------------------------------------------------------------------------------------
                                              5.220514   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000135    0.420844 v _170_/A (sg13g2_nand2_1)
     1    0.010194    0.051954    0.055013    0.475857 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.051954    0.000124    0.475981 ^ sine_out[24] (out)
                                              0.475981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.475981   data arrival time
---------------------------------------------------------------------------------------------
                                              5.225981   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030173    0.030173 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030173 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.007531    0.032121    0.185905    0.216078 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.032121    0.000040    0.216118 v fanout69/A (sg13g2_buf_4)
     8    0.034531    0.039983    0.092064    0.308181 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.039983    0.000131    0.308312 v _215_/B (sg13g2_nand3_1)
     2    0.006452    0.043005    0.053603    0.361915 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.043005    0.000010    0.361926 ^ _284_/B (sg13g2_and2_2)
     1    0.011093    0.040223    0.114048    0.475973 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.040223    0.000156    0.476129 ^ sine_out[12] (out)
                                              0.476129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476129   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226129   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000136    0.420844 v _172_/A (sg13g2_nand2_1)
     1    0.010317    0.052431    0.055386    0.476230 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.052431    0.000129    0.476360 ^ sine_out[25] (out)
                                              0.476360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.476360   data arrival time
---------------------------------------------------------------------------------------------
                                              5.226359   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000007    0.420716 v _176_/B1 (sg13g2_o21ai_1)
     1    0.008731    0.054257    0.059136    0.479852 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.054257    0.000072    0.479924 ^ sine_out[27] (out)
                                              0.479924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.479924   data arrival time
---------------------------------------------------------------------------------------------
                                              5.229924   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000080    0.420788 v _164_/B1 (sg13g2_a21oi_1)
     1    0.008488    0.066157    0.067263    0.488052 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.066157    0.000064    0.488116 ^ sine_out[21] (out)
                                              0.488116   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.488116   data arrival time
---------------------------------------------------------------------------------------------
                                              5.238116   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006548    0.030431    0.183516    0.213737 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030431    0.000008    0.213745 v fanout61/A (sg13g2_buf_4)
     6    0.030218    0.036761    0.088273    0.302018 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.036764    0.000354    0.302372 v fanout60/A (sg13g2_buf_4)
     8    0.029398    0.036287    0.090879    0.393251 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.036287    0.000060    0.393312 v _275_/A (sg13g2_nor2_1)
     1    0.009473    0.093786    0.097449    0.490761 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.093786    0.000098    0.490858 ^ sine_out[3] (out)
                                              0.490858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.490858   data arrival time
---------------------------------------------------------------------------------------------
                                              5.240859   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006950    0.039995    0.189326    0.219547 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.039995    0.000008    0.219555 ^ fanout61/A (sg13g2_buf_4)
     6    0.030669    0.046294    0.106492    0.326047 ^ fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.046295    0.000286    0.326333 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003181    0.023187    0.035260    0.361593 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.023187    0.000000    0.361594 v _232_/B1 (sg13g2_o21ai_1)
     1    0.003650    0.030071    0.036932    0.398526 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.030071    0.000007    0.398532 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.011048    0.075754    0.092458    0.490990 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.075755    0.000154    0.491144 v sine_out[0] (out)
                                              0.491144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.491144   data arrival time
---------------------------------------------------------------------------------------------
                                              5.241145   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003622    0.022049    0.176346    0.206488 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022049    0.000001    0.206489 v fanout77/A (sg13g2_buf_4)
     7    0.034017    0.039320    0.086906    0.293396 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.039320    0.000121    0.293516 v _128_/A (sg13g2_inv_2)
     5    0.020158    0.050018    0.052748    0.346264 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050019    0.000174    0.346439 ^ _138_/A (sg13g2_nor2_1)
     2    0.006393    0.036356    0.050107    0.396546 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036356    0.000010    0.396556 v _279_/B (sg13g2_nor2_1)
     1    0.010323    0.101735    0.096889    0.493445 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.101735    0.000129    0.493574 ^ sine_out[7] (out)
                                              0.493574   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.493574   data arrival time
---------------------------------------------------------------------------------------------
                                              5.243574   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000016    0.420724 v _157_/B1 (sg13g2_a21oi_1)
     1    0.010165    0.076007    0.074838    0.495562 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.076007    0.000123    0.495686 ^ sine_out[18] (out)
                                              0.495686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.495686   data arrival time
---------------------------------------------------------------------------------------------
                                              5.245686   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000143    0.332209 v _181_/B (sg13g2_and2_2)
     4    0.015217    0.037509    0.103376    0.435585 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.037509    0.000022    0.435607 v _189_/B1 (sg13g2_o21ai_1)
     1    0.009713    0.059347    0.063980    0.499587 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.059347    0.000106    0.499693 ^ sine_out[32] (out)
                                              0.499693   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.499693   data arrival time
---------------------------------------------------------------------------------------------
                                              5.249693   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000091    0.403431 v _280_/A1 (sg13g2_a21oi_1)
     1    0.008845    0.074192    0.099919    0.503350 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.074216    0.000076    0.503426 ^ sine_out[9] (out)
                                              0.503426   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.503426   data arrival time
---------------------------------------------------------------------------------------------
                                              5.253426   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000138    0.403478 v _139_/A1 (sg13g2_a21oi_1)
     1    0.009071    0.075493    0.101265    0.504742 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.075493    0.000083    0.504825 ^ sine_out[13] (out)
                                              0.504825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.504825   data arrival time
---------------------------------------------------------------------------------------------
                                              5.254826   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000128    0.403468 v _282_/A1 (sg13g2_a21oi_1)
     1    0.009335    0.076990    0.102836    0.506304 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.076990    0.000093    0.506396 ^ sine_out[10] (out)
                                              0.506396   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.506396   data arrival time
---------------------------------------------------------------------------------------------
                                              5.256396   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000143    0.332209 v _181_/B (sg13g2_and2_2)
     4    0.015217    0.037509    0.103376    0.435585 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.037509    0.000024    0.435609 v _184_/B1 (sg13g2_a21oi_1)
     1    0.009170    0.070642    0.071501    0.507110 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.070642    0.000087    0.507197 ^ sine_out[29] (out)
                                              0.507197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.507197   data arrival time
---------------------------------------------------------------------------------------------
                                              5.257196   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000143    0.332209 v _181_/B (sg13g2_and2_2)
     4    0.015217    0.037509    0.103376    0.435585 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.037509    0.000022    0.435607 v _186_/B1 (sg13g2_a21oi_1)
     1    0.009309    0.071453    0.072130    0.507738 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.071453    0.000092    0.507829 ^ sine_out[30] (out)
                                              0.507829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.507829   data arrival time
---------------------------------------------------------------------------------------------
                                              5.257830   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000157    0.244745 ^ fanout59/A (sg13g2_buf_4)
     8    0.028635    0.044906    0.112831    0.357576 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.044906    0.000081    0.357657 ^ _130_/B (sg13g2_nor2_1)
     2    0.010230    0.042240    0.053884    0.411541 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042240    0.000027    0.411568 v _136_/B (sg13g2_nand2b_2)
     4    0.012402    0.039067    0.044158    0.455726 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039067    0.000009    0.455736 ^ _278_/A (sg13g2_nor2_1)
     1    0.010401    0.044502    0.055838    0.511574 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.044502    0.000132    0.511706 v sine_out[6] (out)
                                              0.511706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.511706   data arrival time
---------------------------------------------------------------------------------------------
                                              5.261706   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000157    0.244745 ^ fanout59/A (sg13g2_buf_4)
     8    0.028635    0.044906    0.112831    0.357576 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.044906    0.000081    0.357657 ^ _130_/B (sg13g2_nor2_1)
     2    0.010230    0.042240    0.053884    0.411541 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042240    0.000027    0.411568 v _136_/B (sg13g2_nand2b_2)
     4    0.012402    0.039067    0.044158    0.455726 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039067    0.000010    0.455737 ^ _277_/A (sg13g2_nor2_1)
     1    0.010645    0.045218    0.056453    0.512189 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.045218    0.000142    0.512331 v sine_out[5] (out)
                                              0.512331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.512331   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262331   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000157    0.244745 ^ fanout59/A (sg13g2_buf_4)
     8    0.028635    0.044906    0.112831    0.357576 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.044906    0.000081    0.357657 ^ _130_/B (sg13g2_nor2_1)
     2    0.010230    0.042240    0.053884    0.411541 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.042240    0.000027    0.411568 v _136_/B (sg13g2_nand2b_2)
     4    0.012402    0.039067    0.044158    0.455726 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039067    0.000010    0.455736 ^ _276_/A (sg13g2_nor2_1)
     1    0.010761    0.045559    0.056744    0.512480 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.045559    0.000147    0.512627 v sine_out[4] (out)
                                              0.512627   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.512627   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262628   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.020112    0.043385    0.208367    0.238564 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.043385    0.000061    0.238625 v fanout58/A (sg13g2_buf_4)
     8    0.028517    0.035842    0.093442    0.332067 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.035842    0.000091    0.332157 v fanout57/A (sg13g2_buf_4)
     8    0.026693    0.034331    0.088551    0.420709 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.034331    0.000126    0.420834 v _167_/A (sg13g2_nor2_1)
     1    0.009403    0.092671    0.096371    0.517205 ^ _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.092671    0.000095    0.517301 ^ sine_out[23] (out)
                                              0.517301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.517301   data arrival time
---------------------------------------------------------------------------------------------
                                              5.267301   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030197    0.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.021019    0.054717    0.214391    0.244589 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054717    0.000157    0.244745 ^ fanout59/A (sg13g2_buf_4)
     8    0.028635    0.044906    0.112831    0.357576 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.044906    0.000190    0.357766 ^ _143_/A (sg13g2_nor2_1)
     2    0.007044    0.035950    0.049753    0.407519 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035950    0.000015    0.407534 v _147_/A (sg13g2_nand2_1)
     2    0.006455    0.039336    0.044181    0.451715 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039336    0.000007    0.451722 ^ _149_/B (sg13g2_nand2_1)
     1    0.008707    0.060561    0.074731    0.526452 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.060561    0.000071    0.526524 v sine_out[15] (out)
                                              0.526524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.526524   data arrival time
---------------------------------------------------------------------------------------------
                                              5.276524   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030164    0.030164 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030164 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.009370    0.047661    0.196379    0.226543 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047661    0.000043    0.226586 ^ fanout72/A (sg13g2_buf_4)
     7    0.031299    0.047145    0.111165    0.337752 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.047146    0.000259    0.338011 ^ _140_/B (sg13g2_nor2_2)
     5    0.020140    0.043466    0.056863    0.394873 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043466    0.000054    0.394927 v _144_/A (sg13g2_nand2_1)
     2    0.011495    0.058591    0.062669    0.457596 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.058591    0.000012    0.457608 ^ _145_/B (sg13g2_nand2_1)
     1    0.008933    0.063627    0.082849    0.540457 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.063627    0.000078    0.540535 v sine_out[14] (out)
                                              0.540535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.540535   data arrival time
---------------------------------------------------------------------------------------------
                                              5.290535   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000236    0.309252 ^ fanout65/A (sg13g2_buf_4)
     8    0.031241    0.048128    0.129670    0.438922 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.048128    0.000011    0.438932 ^ fanout64/A (sg13g2_buf_4)
     8    0.033118    0.048834    0.112924    0.551856 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.048834    0.000124    0.551980 ^ _142_/A (sg13g2_or2_1)
     7    0.022532    0.100109    0.134385    0.686365 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100109    0.000000    0.686365 ^ _259_/B (sg13g2_or2_1)
     1    0.003405    0.027482    0.094461    0.780827 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.027482    0.000001    0.780828 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.003177    0.054084    0.042330    0.823158 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.054084    0.000004    0.823162 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003220    0.059489    0.070244    0.893406 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.059489    0.000003    0.893408 ^ _262_/B (sg13g2_nor2_1)
     1    0.003481    0.027026    0.040259    0.933668 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.027026    0.000005    0.933673 v _265_/B (sg13g2_nor3_1)
     1    0.003203    0.082783    0.093643    1.027316 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.082783    0.000000    1.027316 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.009425    0.081578    0.111116    1.138432 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.081578    0.000095    1.138527 v sine_out[1] (out)
                                              1.138527   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.138527   data arrival time
---------------------------------------------------------------------------------------------
                                             18.611473   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000007    0.655779 v _247_/A1 (sg13g2_o21ai_1)
     1    0.003615    0.081653    0.108267    0.764046 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.081653    0.000008    0.764054 ^ _248_/C (sg13g2_nor3_1)
     1    0.003279    0.037935    0.049795    0.813848 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.037935    0.000003    0.813851 v _255_/B (sg13g2_nor4_1)
     1    0.003708    0.126398    0.149477    0.963329 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.126398    0.000008    0.963337 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.011048    0.101061    0.118658    1.081995 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.101061    0.000154    1.082149 v sine_out[0] (out)
                                              1.082149   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.082149   data arrival time
---------------------------------------------------------------------------------------------
                                             18.667850   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _143_/B (sg13g2_nor2_1)
     2    0.007364    0.088507    0.094149    0.749941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.088507    0.000019    0.749960 ^ _144_/B (sg13g2_nand2_1)
     2    0.010965    0.084102    0.103419    0.853379 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.084102    0.000062    0.853441 v _212_/B (sg13g2_nor2_2)
     2    0.017651    0.095915    0.107300    0.960742 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.095916    0.000257    0.960999 ^ sine_out[2] (out)
                                              0.960999   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.960999   data arrival time
---------------------------------------------------------------------------------------------
                                             18.789001   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _143_/B (sg13g2_nor2_1)
     2    0.007364    0.088507    0.094149    0.749941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.088507    0.000019    0.749960 ^ _144_/B (sg13g2_nand2_1)
     2    0.010965    0.084102    0.103419    0.853379 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.084102    0.000012    0.853391 v _145_/B (sg13g2_nand2_1)
     1    0.008933    0.058651    0.075854    0.929245 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.058651    0.000078    0.929323 ^ sine_out[14] (out)
                                              0.929323   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.929323   data arrival time
---------------------------------------------------------------------------------------------
                                             18.820677   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _143_/B (sg13g2_nor2_1)
     2    0.007364    0.088507    0.094149    0.749941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.088507    0.000015    0.749956 ^ _147_/A (sg13g2_nand2_1)
     2    0.006072    0.068407    0.075640    0.825596 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.068407    0.000005    0.825600 v _275_/B (sg13g2_nor2_1)
     1    0.009473    0.099488    0.103104    0.928705 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.099488    0.000098    0.928802 ^ sine_out[3] (out)
                                              0.928802   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.928802   data arrival time
---------------------------------------------------------------------------------------------
                                             18.821198   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _143_/B (sg13g2_nor2_1)
     2    0.007364    0.088507    0.094149    0.749941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.088507    0.000015    0.749956 ^ _147_/A (sg13g2_nand2_1)
     2    0.006072    0.068407    0.075640    0.825596 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.068407    0.000006    0.825602 v _149_/B (sg13g2_nand2_1)
     1    0.008707    0.055148    0.068675    0.894276 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.055148    0.000071    0.894348 ^ sine_out[15] (out)
                                              0.894348   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.894348   data arrival time
---------------------------------------------------------------------------------------------
                                             18.855652   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _168_/B (sg13g2_nor2_1)
     2    0.007196    0.087245    0.093081    0.748873 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087245    0.000015    0.748888 ^ _171_/B (sg13g2_nand2_1)
     1    0.003229    0.062414    0.067079    0.815967 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062414    0.000004    0.815971 v _172_/B (sg13g2_nand2_1)
     1    0.010317    0.060093    0.071495    0.887466 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.060093    0.000129    0.887595 ^ sine_out[25] (out)
                                              0.887595   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.887595   data arrival time
---------------------------------------------------------------------------------------------
                                             18.862404   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _168_/B (sg13g2_nor2_1)
     2    0.007196    0.087245    0.093081    0.748873 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087245    0.000015    0.748888 ^ _169_/B (sg13g2_nand2_1)
     1    0.003220    0.046502    0.067037    0.815926 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046502    0.000004    0.815930 v _170_/B (sg13g2_nand2_1)
     1    0.010194    0.056986    0.064376    0.880306 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.056986    0.000124    0.880430 ^ sine_out[24] (out)
                                              0.880430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.880430   data arrival time
---------------------------------------------------------------------------------------------
                                             18.869570   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046760    0.000314    0.312405 ^ fanout74/A (sg13g2_buf_1)
     4    0.017753    0.080079    0.110927    0.423332 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080079    0.000010    0.423342 ^ _137_/B (sg13g2_nand3_1)
     5    0.020814    0.192427    0.199313    0.622655 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.192427    0.000093    0.622748 v _138_/B (sg13g2_nor2_1)
     2    0.006633    0.100628    0.115601    0.738348 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.100628    0.000010    0.738359 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.009071    0.076053    0.110858    0.849217 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.076053    0.000083    0.849300 v sine_out[13] (out)
                                              0.849300   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.849300   data arrival time
---------------------------------------------------------------------------------------------
                                             18.900700   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046760    0.000314    0.312405 ^ fanout74/A (sg13g2_buf_1)
     4    0.017753    0.080079    0.110927    0.423332 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080079    0.000010    0.423342 ^ _137_/B (sg13g2_nand3_1)
     5    0.020814    0.192427    0.199313    0.622655 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.192427    0.000135    0.622790 v _156_/B (sg13g2_nand2b_1)
     2    0.006909    0.074222    0.096474    0.719264 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074222    0.000006    0.719271 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.010165    0.079398    0.105372    0.824643 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.079398    0.000123    0.824766 v sine_out[18] (out)
                                              0.824766   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.824766   data arrival time
---------------------------------------------------------------------------------------------
                                             18.925234   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003718    0.022323    0.176580    0.206738 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022323    0.000002    0.206740 v fanout75/A (sg13g2_buf_4)
     6    0.030656    0.036866    0.084668    0.291408 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.036867    0.000269    0.291677 v fanout73/A (sg13g2_buf_4)
     8    0.032272    0.038385    0.092905    0.384582 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038385    0.000113    0.384695 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017320    0.204436    0.189024    0.573719 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.204436    0.000055    0.573774 ^ _185_/B (sg13g2_nor2_2)
     5    0.018850    0.076068    0.106065    0.679839 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.076068    0.000105    0.679944 v _189_/A2 (sg13g2_o21ai_1)
     1    0.009713    0.131489    0.143307    0.823250 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.131489    0.000106    0.823357 ^ sine_out[32] (out)
                                              0.823357   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.823357   data arrival time
---------------------------------------------------------------------------------------------
                                             18.926641   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000021    0.655794 v _187_/A2 (sg13g2_o21ai_1)
     1    0.012379    0.156001    0.164598    0.820392 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.156001    0.000217    0.820609 ^ sine_out[31] (out)
                                              0.820609   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.820609   data arrival time
---------------------------------------------------------------------------------------------
                                             18.929390   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046760    0.000314    0.312405 ^ fanout74/A (sg13g2_buf_1)
     4    0.017753    0.080079    0.110927    0.423332 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080079    0.000010    0.423342 ^ _137_/B (sg13g2_nand3_1)
     5    0.020814    0.192427    0.199313    0.622655 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.192427    0.000093    0.622748 v _138_/B (sg13g2_nor2_1)
     2    0.006633    0.100628    0.115601    0.738348 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.100628    0.000010    0.738359 ^ _279_/B (sg13g2_nor2_1)
     1    0.010323    0.053039    0.076087    0.814446 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.053039    0.000129    0.814575 v sine_out[7] (out)
                                              0.814575   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.814575   data arrival time
---------------------------------------------------------------------------------------------
                                             18.935425   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046760    0.000314    0.312405 ^ fanout74/A (sg13g2_buf_1)
     4    0.017753    0.080079    0.110927    0.423332 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080079    0.000010    0.423342 ^ _137_/B (sg13g2_nand3_1)
     5    0.020814    0.192427    0.199313    0.622655 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.192427    0.000135    0.622790 v _156_/B (sg13g2_nand2b_1)
     2    0.006909    0.074222    0.096474    0.719264 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074222    0.000006    0.719270 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.008731    0.069742    0.091331    0.810601 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.069742    0.000072    0.810673 v sine_out[27] (out)
                                              0.810673   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.810673   data arrival time
---------------------------------------------------------------------------------------------
                                             18.939327   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003718    0.022323    0.176580    0.206738 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022323    0.000002    0.206740 v fanout75/A (sg13g2_buf_4)
     6    0.030656    0.036866    0.084668    0.291408 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.036867    0.000269    0.291677 v fanout73/A (sg13g2_buf_4)
     8    0.032272    0.038385    0.092905    0.384582 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038385    0.000113    0.384695 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017320    0.204436    0.189024    0.573719 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.204436    0.000055    0.573774 ^ _185_/B (sg13g2_nor2_2)
     5    0.018850    0.076068    0.106065    0.679839 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.076068    0.000107    0.679946 v _186_/A2 (sg13g2_a21oi_1)
     1    0.009309    0.102899    0.125815    0.805761 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.102899    0.000092    0.805853 ^ sine_out[30] (out)
                                              0.805853   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.805853   data arrival time
---------------------------------------------------------------------------------------------
                                             18.944147   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046759    0.000278    0.312369 ^ fanout73/A (sg13g2_buf_4)
     8    0.033183    0.048840    0.112286    0.424654 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048840    0.000095    0.424749 ^ _132_/A (sg13g2_nand2_2)
     4    0.015888    0.061370    0.071137    0.495885 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061389    0.000097    0.495983 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014671    0.175637    0.173010    0.668992 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.175637    0.000060    0.669052 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.009335    0.086883    0.135138    0.804190 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.086883    0.000093    0.804283 v sine_out[10] (out)
                                              0.804283   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.804283   data arrival time
---------------------------------------------------------------------------------------------
                                             18.945717   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000236    0.309252 ^ fanout65/A (sg13g2_buf_4)
     8    0.031241    0.048128    0.129670    0.438922 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.048128    0.000011    0.438932 ^ fanout64/A (sg13g2_buf_4)
     8    0.033118    0.048834    0.112924    0.551856 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.048834    0.000124    0.551980 ^ _142_/A (sg13g2_or2_1)
     7    0.022532    0.100109    0.134385    0.686365 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100109    0.000013    0.686377 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.010266    0.082203    0.116207    0.802584 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.082203    0.000126    0.802711 v sine_out[16] (out)
                                              0.802711   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.802711   data arrival time
---------------------------------------------------------------------------------------------
                                             18.947289   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046759    0.000278    0.312369 ^ fanout73/A (sg13g2_buf_4)
     8    0.033183    0.048840    0.112286    0.424654 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048840    0.000095    0.424749 ^ _132_/A (sg13g2_nand2_2)
     4    0.015888    0.061370    0.071137    0.495885 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061389    0.000097    0.495983 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014671    0.175637    0.173010    0.668992 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.175637    0.000092    0.669085 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.009170    0.094125    0.133315    0.802400 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.094125    0.000087    0.802487 v sine_out[29] (out)
                                              0.802487   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.802487   data arrival time
---------------------------------------------------------------------------------------------
                                             18.947512   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046759    0.000278    0.312369 ^ fanout73/A (sg13g2_buf_4)
     8    0.033183    0.048840    0.112286    0.424654 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048840    0.000095    0.424749 ^ _132_/A (sg13g2_nand2_2)
     4    0.015888    0.061370    0.071137    0.495885 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061389    0.000097    0.495983 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014671    0.175637    0.173010    0.668992 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.175637    0.000091    0.669084 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.008488    0.082498    0.130733    0.799817 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.082498    0.000064    0.799881 v sine_out[21] (out)
                                              0.799881   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.799881   data arrival time
---------------------------------------------------------------------------------------------
                                             18.950119   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003718    0.022323    0.176580    0.206738 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022323    0.000002    0.206740 v fanout75/A (sg13g2_buf_4)
     6    0.030656    0.036866    0.084668    0.291408 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.036867    0.000269    0.291677 v fanout73/A (sg13g2_buf_4)
     8    0.032272    0.038385    0.092905    0.384582 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038385    0.000113    0.384695 v _146_/A1 (sg13g2_o21ai_1)
     4    0.017320    0.204436    0.189024    0.573719 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.204436    0.000055    0.573774 ^ _185_/B (sg13g2_nor2_2)
     5    0.018850    0.076068    0.106065    0.679839 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.076068    0.000070    0.679909 v _278_/B (sg13g2_nor2_1)
     1    0.010401    0.107615    0.111659    0.791568 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.107615    0.000132    0.791701 ^ sine_out[6] (out)
                                              0.791701   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.791701   data arrival time
---------------------------------------------------------------------------------------------
                                             18.958298   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003718    0.022323    0.176580    0.206738 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022323    0.000002    0.206740 v fanout75/A (sg13g2_buf_4)
     6    0.030656    0.036866    0.084668    0.291408 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.036867    0.000269    0.291677 v fanout73/A (sg13g2_buf_4)
     8    0.032272    0.038385    0.092905    0.384582 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.038385    0.000062    0.384644 v _141_/A (sg13g2_or2_1)
     3    0.013052    0.056422    0.135035    0.519678 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.056422    0.000031    0.519710 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009311    0.126011    0.132417    0.652127 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.126011    0.000067    0.652194 ^ _174_/B (sg13g2_nand2_1)
     1    0.003212    0.043298    0.076162    0.728356 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043298    0.000004    0.728360 v _175_/B (sg13g2_nand2_1)
     1    0.008956    0.051766    0.059212    0.787572 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.051766    0.000079    0.787651 ^ sine_out[26] (out)
                                              0.787651   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.787651   data arrival time
---------------------------------------------------------------------------------------------
                                             18.962349   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046760    0.000314    0.312405 ^ fanout74/A (sg13g2_buf_1)
     4    0.017753    0.080079    0.110927    0.423332 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.080079    0.000010    0.423342 ^ _137_/B (sg13g2_nand3_1)
     5    0.020814    0.192427    0.199313    0.622655 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.192427    0.000106    0.622761 v _166_/A (sg13g2_nor2_1)
     1    0.003210    0.065381    0.095779    0.718541 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065381    0.000002    0.718543 ^ _167_/B (sg13g2_nor2_1)
     1    0.009403    0.043555    0.059645    0.778188 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.043555    0.000095    0.778284 v sine_out[23] (out)
                                              0.778284   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.778284   data arrival time
---------------------------------------------------------------------------------------------
                                             18.971716   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004032    0.028796    0.180795    0.210953 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028796    0.000002    0.210955 ^ fanout75/A (sg13g2_buf_4)
     6    0.031501    0.046759    0.101136    0.312091 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.046759    0.000278    0.312369 ^ fanout73/A (sg13g2_buf_4)
     8    0.033183    0.048840    0.112286    0.424654 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048840    0.000095    0.424749 ^ _132_/A (sg13g2_nand2_2)
     4    0.015888    0.061370    0.071137    0.495885 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.061389    0.000097    0.495983 v _163_/A2 (sg13g2_o21ai_1)
     4    0.014671    0.175637    0.173010    0.668992 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.175637    0.000069    0.669062 ^ _276_/B (sg13g2_nor2_1)
     1    0.010761    0.069215    0.098182    0.767244 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.069215    0.000147    0.767391 v sine_out[4] (out)
                                              0.767391   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.767391   data arrival time
---------------------------------------------------------------------------------------------
                                             18.982609   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000236    0.309252 ^ fanout65/A (sg13g2_buf_4)
     8    0.031241    0.048128    0.129670    0.438922 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.048128    0.000011    0.438932 ^ fanout64/A (sg13g2_buf_4)
     8    0.033118    0.048834    0.112924    0.551856 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.048835    0.000284    0.552140 ^ _215_/A (sg13g2_nand3_1)
     2    0.006355    0.080735    0.087447    0.639587 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.080735    0.000010    0.639597 v _284_/B (sg13g2_and2_2)
     1    0.011093    0.033121    0.120435    0.760033 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.033124    0.000156    0.760188 v sine_out[12] (out)
                                              0.760188   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.760188   data arrival time
---------------------------------------------------------------------------------------------
                                             18.989811   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003718    0.022323    0.176580    0.206738 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022323    0.000002    0.206740 v fanout75/A (sg13g2_buf_4)
     6    0.030656    0.036866    0.084668    0.291408 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.036868    0.000305    0.291713 v fanout74/A (sg13g2_buf_1)
     4    0.017330    0.061960    0.100827    0.392540 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.061960    0.000046    0.392586 v _140_/A (sg13g2_nor2_2)
     5    0.020929    0.102934    0.115418    0.508005 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.102934    0.000042    0.508047 ^ _152_/B (sg13g2_nor2_2)
     4    0.013578    0.044153    0.067333    0.575380 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044153    0.000052    0.575432 v _155_/B1 (sg13g2_a221oi_1)
     1    0.009482    0.180610    0.180550    0.755982 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.180610    0.000097    0.756079 ^ sine_out[17] (out)
                                              0.756079   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.756079   data arrival time
---------------------------------------------------------------------------------------------
                                             18.993921   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000036    0.309052 ^ fanout67/A (sg13g2_buf_2)
     5    0.021136    0.054323    0.117628    0.426679 ^ fanout67/X (sg13g2_buf_2)
                                                         net67 (net)
                      0.054323    0.000005    0.426685 ^ fanout66/A (sg13g2_buf_4)
     8    0.025276    0.041897    0.109882    0.536567 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.041897    0.000124    0.536690 ^ _177_/A (sg13g2_nand2_1)
     3    0.009611    0.069033    0.075229    0.611919 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.069033    0.000004    0.611923 v _179_/A (sg13g2_nand2_1)
     2    0.007191    0.046851    0.057877    0.669800 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.046851    0.000026    0.669825 ^ _180_/B (sg13g2_nand2_1)
     1    0.008454    0.061454    0.076411    0.746236 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.061473    0.000063    0.746299 v sine_out[28] (out)
                                              0.746299   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.746299   data arrival time
---------------------------------------------------------------------------------------------
                                             19.003700   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000036    0.298505 v fanout67/A (sg13g2_buf_2)
     5    0.020666    0.044250    0.108736    0.407241 v fanout67/X (sg13g2_buf_2)
                                                         net67 (net)
                      0.044250    0.000005    0.407246 v fanout66/A (sg13g2_buf_4)
     8    0.024650    0.033129    0.091181    0.498427 v fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.033129    0.000121    0.498548 v _177_/A (sg13g2_nand2_1)
     3    0.009988    0.059965    0.053985    0.552533 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.059965    0.000004    0.552537 ^ _179_/A (sg13g2_nand2_1)
     2    0.006808    0.055361    0.069158    0.621695 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055361    0.000024    0.621719 v _281_/B (sg13g2_nor2_1)
     1    0.011858    0.116231    0.113169    0.734888 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.116232    0.000194    0.735082 ^ sine_out[8] (out)
                                              0.735082   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.735082   data arrival time
---------------------------------------------------------------------------------------------
                                             19.014917   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000036    0.309052 ^ fanout67/A (sg13g2_buf_2)
     5    0.021136    0.054323    0.117628    0.426679 ^ fanout67/X (sg13g2_buf_2)
                                                         net67 (net)
                      0.054323    0.000005    0.426685 ^ fanout66/A (sg13g2_buf_4)
     8    0.025276    0.041897    0.109882    0.536567 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.041897    0.000102    0.536668 ^ _150_/B (sg13g2_and2_1)
     3    0.009619    0.052879    0.106677    0.643345 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.052879    0.000018    0.643363 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.008618    0.071408    0.086426    0.729789 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.071408    0.000068    0.729858 v sine_out[20] (out)
                                              0.729858   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.729858   data arrival time
---------------------------------------------------------------------------------------------
                                             19.020142   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000036    0.309052 ^ fanout67/A (sg13g2_buf_2)
     5    0.021136    0.054323    0.117628    0.426679 ^ fanout67/X (sg13g2_buf_2)
                                                         net67 (net)
                      0.054323    0.000005    0.426685 ^ fanout66/A (sg13g2_buf_4)
     8    0.025276    0.041897    0.109882    0.536567 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.041897    0.000102    0.536668 ^ _150_/B (sg13g2_and2_1)
     3    0.009619    0.052879    0.106677    0.643345 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.052879    0.000019    0.643364 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.008294    0.069860    0.084978    0.728342 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.069860    0.000058    0.728400 v sine_out[22] (out)
                                              0.728400   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.728400   data arrival time
---------------------------------------------------------------------------------------------
                                             19.021599   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006548    0.030431    0.183516    0.213737 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030431    0.000008    0.213745 v fanout61/A (sg13g2_buf_4)
     6    0.030218    0.036761    0.088273    0.302018 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.036764    0.000354    0.302372 v fanout60/A (sg13g2_buf_4)
     8    0.029398    0.036287    0.090879    0.393251 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.036287    0.000098    0.393349 v _130_/A (sg13g2_nor2_1)
     2    0.010424    0.105312    0.103125    0.496475 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.105312    0.000028    0.496503 ^ _136_/B (sg13g2_nand2b_2)
     4    0.012630    0.063791    0.081492    0.577995 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.063791    0.000011    0.578006 v _277_/A (sg13g2_nor2_1)
     1    0.010645    0.105301    0.113842    0.691848 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.105301    0.000142    0.691990 ^ sine_out[5] (out)
                                              0.691990   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.691990   data arrival time
---------------------------------------------------------------------------------------------
                                             19.058008   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030157    0.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003718    0.022323    0.176580    0.206738 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022323    0.000002    0.206740 v fanout75/A (sg13g2_buf_4)
     6    0.030656    0.036866    0.084668    0.291408 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.036868    0.000305    0.291713 v fanout74/A (sg13g2_buf_1)
     4    0.017330    0.061960    0.100827    0.392540 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.061960    0.000046    0.392586 v _140_/A (sg13g2_nor2_2)
     5    0.020929    0.102934    0.115418    0.508005 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.102934    0.000042    0.508047 ^ _152_/B (sg13g2_nor2_2)
     4    0.013578    0.044153    0.067333    0.575380 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044153    0.000033    0.575412 v _283_/A2 (sg13g2_a21oi_1)
     1    0.009458    0.106967    0.114409    0.689821 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.106967    0.000097    0.689918 ^ sine_out[11] (out)
                                              0.689918   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.689918   data arrival time
---------------------------------------------------------------------------------------------
                                             19.060081   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003622    0.022049    0.176346    0.206488 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022049    0.000001    0.206489 v fanout77/A (sg13g2_buf_4)
     7    0.034017    0.039320    0.086906    0.293396 v fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.039320    0.000209    0.293605 v fanout76/A (sg13g2_buf_4)
     8    0.032175    0.038380    0.094013    0.387618 v fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.038380    0.000043    0.387661 v _153_/B (sg13g2_nor2_1)
     3    0.011682    0.115566    0.105906    0.493567 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.115566    0.000006    0.493572 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003403    0.057107    0.085143    0.578715 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057107    0.000007    0.578722 v _160_/B (sg13g2_nor2_1)
     1    0.009565    0.098631    0.099676    0.678397 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.098631    0.000098    0.678495 ^ sine_out[19] (out)
                                              0.678495   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.678495   data arrival time
---------------------------------------------------------------------------------------------
                                             19.071505   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030220    0.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.006548    0.030431    0.183516    0.213737 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.030431    0.000008    0.213745 v fanout61/A (sg13g2_buf_4)
     6    0.030218    0.036761    0.088273    0.302018 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.036764    0.000354    0.302372 v fanout60/A (sg13g2_buf_4)
     8    0.029398    0.036287    0.090879    0.393251 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.036287    0.000085    0.393336 v _131_/A (sg13g2_or2_1)
     6    0.018553    0.072835    0.150191    0.543527 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.072835    0.000012    0.543539 v _280_/B1 (sg13g2_a21oi_1)
     1    0.008845    0.102332    0.111897    0.655436 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.102332    0.000076    0.655512 ^ sine_out[9] (out)
                                              0.655512   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.655512   data arrival time
---------------------------------------------------------------------------------------------
                                             19.094486   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.022742    0.057946    0.217121    0.247223 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.057946    0.000017    0.247240 ^ _127_/A (sg13g2_inv_2)
     1    0.012378    0.030660    0.042839    0.290079 v _127_/Y (sg13g2_inv_2)
                                                         signB (net)
                      0.030674    0.000209    0.290288 v signB (out)
                                              0.290288   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.290288   data arrival time
---------------------------------------------------------------------------------------------
                                             19.459711   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030101    0.030101 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030101 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.022742    0.057946    0.217121    0.247223 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.057946    0.000118    0.247340 ^ sign (out)
                                              0.247340   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.247340   data arrival time
---------------------------------------------------------------------------------------------
                                             19.502659   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000060    5.088762 v _288_/A (sg13g2_inv_1)
     1    0.005502    0.033718    0.038752    5.127514 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033718    0.000008    5.127521 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127521   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030232   25.030231 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000   25.030231 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780231   clock uncertainty
                                  0.000000   24.780231   clock reconvergence pessimism
                                 -0.119870   24.660362   library recovery time
                                             24.660362   data required time
---------------------------------------------------------------------------------------------
                                             24.660362   data required time
                                             -5.127521   data arrival time
---------------------------------------------------------------------------------------------
                                             19.532841   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000135    5.088837 v _285_/A (sg13g2_inv_1)
     1    0.005325    0.033036    0.038205    5.127042 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.033036    0.000004    5.127047 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127047   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030157   25.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780157   clock uncertainty
                                  0.000000   24.780157   clock reconvergence pessimism
                                 -0.119663   24.660494   library recovery time
                                             24.660494   data required time
---------------------------------------------------------------------------------------------
                                             24.660494   data required time
                                             -5.127047   data arrival time
---------------------------------------------------------------------------------------------
                                             19.533449   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000123    5.088825 v _286_/A (sg13g2_inv_1)
     1    0.005314    0.032992    0.038169    5.126995 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032992    0.000004    5.126999 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126999   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030164   25.030163 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030163 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780165   clock uncertainty
                                  0.000000   24.780165   clock reconvergence pessimism
                                 -0.119649   24.660515   library recovery time
                                             24.660515   data required time
---------------------------------------------------------------------------------------------
                                             24.660515   data required time
                                             -5.126999   data arrival time
---------------------------------------------------------------------------------------------
                                             19.533514   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000033    5.088735 v _290_/A (sg13g2_inv_1)
     1    0.005261    0.032788    0.038006    5.126740 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.032788    0.000002    5.126743 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.126743   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030198   25.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.780199   clock uncertainty
                                  0.000000   24.780199   clock reconvergence pessimism
                                 -0.119429   24.660769   library recovery time
                                             24.660769   data required time
---------------------------------------------------------------------------------------------
                                             24.660769   data required time
                                             -5.126743   data arrival time
---------------------------------------------------------------------------------------------
                                             19.534025   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000139    5.088840 v _129_/A (sg13g2_inv_1)
     1    0.005172    0.032444    0.037730    5.126570 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.032444    0.000001    5.126571 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126571   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030143   25.030142 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000   25.030142 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780144   clock uncertainty
                                  0.000000   24.780144   clock reconvergence pessimism
                                 -0.119483   24.660660   library recovery time
                                             24.660660   data required time
---------------------------------------------------------------------------------------------
                                             24.660660   data required time
                                             -5.126571   data arrival time
---------------------------------------------------------------------------------------------
                                             19.534088   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000074    5.088776 v _287_/A (sg13g2_inv_1)
     1    0.005154    0.032376    0.037676    5.126451 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032376    0.000000    5.126452 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126452   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030173   25.030172 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030172 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780172   clock uncertainty
                                  0.000000   24.780172   clock reconvergence pessimism
                                 -0.119462   24.660711   library recovery time
                                             24.660711   data required time
---------------------------------------------------------------------------------------------
                                             24.660711   data required time
                                             -5.126452   data arrival time
---------------------------------------------------------------------------------------------
                                             19.534260   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000025    5.088727 v _291_/A (sg13g2_inv_1)
     1    0.005190    0.032512    0.037784    5.126512 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032512    0.000000    5.126512 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.126512   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030102   25.030102 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000   25.030102 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.780102   clock uncertainty
                                  0.000000   24.780102   clock reconvergence pessimism
                                 -0.119346   24.660755   library recovery time
                                             24.660755   data required time
---------------------------------------------------------------------------------------------
                                             24.660755   data required time
                                             -5.126512   data arrival time
---------------------------------------------------------------------------------------------
                                             19.534243   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000055    5.088756 v _289_/A (sg13g2_inv_1)
     1    0.005162    0.032404    0.037698    5.126454 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032404    0.000001    5.126456 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.126456   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030221   25.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000   25.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780222   clock uncertainty
                                  0.000000   24.780222   clock reconvergence pessimism
                                 -0.119471   24.660751   library recovery time
                                             24.660751   data required time
---------------------------------------------------------------------------------------------
                                             24.660751   data required time
                                             -5.126456   data arrival time
---------------------------------------------------------------------------------------------
                                             19.534294   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005690    5.005690 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005690 v _292_/A (sg13g2_inv_1)
     1    0.005233    0.029729    0.033377    5.039067 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.029729    0.000003    5.039070 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.039070   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030168   25.030167 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030167 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780169   clock uncertainty
                                  0.000000   24.780169   clock reconvergence pessimism
                                 -0.118658   24.661510   library recovery time
                                             24.661510   data required time
---------------------------------------------------------------------------------------------
                                             24.661510   data required time
                                             -5.039070   data arrival time
---------------------------------------------------------------------------------------------
                                             19.622440   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008367    0.045434    0.193468    0.223637 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045434    0.000013    0.223649 ^ fanout55/A (sg13g2_buf_4)
     8    0.035954    0.051407    0.113763    0.337412 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051408    0.000330    0.337742 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008728    0.072489    0.087019    0.424761 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072489    0.000001    0.424763 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009366    0.132753    0.139375    0.564137 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132753    0.000008    0.564146 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.096484    0.129498    0.693644 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096484    0.000067    0.693711 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010186    0.135593    0.161168    0.854879 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135593    0.000055    0.854934 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008897    0.083318    0.120778    0.975712 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083318    0.000016    0.975728 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005966    0.102705    0.119036    1.094765 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102705    0.000006    1.094771 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001724    0.054930    0.107813    1.202584 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.054930    0.000002    1.202586 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.202586   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030198   25.030197 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030197 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.780199   clock uncertainty
                                  0.000000   24.780199   clock reconvergence pessimism
                                 -0.119332   24.660866   library setup time
                                             24.660866   data required time
---------------------------------------------------------------------------------------------
                                             24.660866   data required time
                                             -1.202586   data arrival time
---------------------------------------------------------------------------------------------
                                             23.458279   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _143_/B (sg13g2_nor2_1)
     2    0.007364    0.088507    0.094149    0.749941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.088507    0.000019    0.749960 ^ _144_/B (sg13g2_nand2_1)
     2    0.010965    0.084102    0.103419    0.853379 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.084102    0.000062    0.853441 v _212_/B (sg13g2_nor2_2)
     2    0.017651    0.095915    0.107300    0.960742 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.095915    0.000016    0.960758 ^ _213_/C (sg13g2_nand3_1)
     2    0.009886    0.104931    0.138514    1.099272 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104931    0.000040    1.099312 v _214_/B (sg13g2_xnor2_1)
     1    0.001594    0.034265    0.108681    1.207993 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034265    0.000000    1.207994 v _300_/D (sg13g2_dfrbpq_2)
                                              1.207994   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030102   25.030102 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000   25.030102 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.780102   clock uncertainty
                                  0.000000   24.780102   clock reconvergence pessimism
                                 -0.109841   24.670261   library setup time
                                             24.670261   data required time
---------------------------------------------------------------------------------------------
                                             24.670261   data required time
                                             -1.207994   data arrival time
---------------------------------------------------------------------------------------------
                                             23.462267   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002522    0.018897    0.173651    0.203883 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018897    0.000003    0.203886 v fanout68/A (sg13g2_buf_1)
     4    0.017998    0.063753    0.094583    0.298469 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.063753    0.000232    0.298701 v fanout65/A (sg13g2_buf_4)
     8    0.030429    0.037736    0.104639    0.403340 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037736    0.000010    0.403350 v fanout64/A (sg13g2_buf_4)
     8    0.032212    0.038385    0.093233    0.496583 v fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.038385    0.000120    0.496703 v _142_/A (sg13g2_or2_1)
     7    0.021341    0.080868    0.159069    0.655772 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.080868    0.000020    0.655792 v _143_/B (sg13g2_nor2_1)
     2    0.007364    0.088507    0.094149    0.749941 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.088507    0.000019    0.749960 ^ _144_/B (sg13g2_nand2_1)
     2    0.010965    0.084102    0.103419    0.853379 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.084102    0.000062    0.853441 v _212_/B (sg13g2_nor2_2)
     2    0.017651    0.095915    0.107300    0.960742 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.095915    0.000016    0.960758 ^ _213_/C (sg13g2_nand3_1)
     2    0.009886    0.104931    0.138514    1.099272 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.104931    0.000013    1.099285 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003445    0.072617    0.062236    1.161520 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.072617    0.000006    1.161527 ^ _219_/A (sg13g2_inv_1)
     1    0.001869    0.023057    0.036318    1.197845 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023057    0.000003    1.197848 v _301_/D (sg13g2_dfrbpq_1)
                                              1.197848   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030168   25.030167 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030167 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780169   clock uncertainty
                                  0.000000   24.780169   clock reconvergence pessimism
                                 -0.105799   24.674370   library setup time
                                             24.674370   data required time
---------------------------------------------------------------------------------------------
                                             24.674370   data required time
                                             -1.197848   data arrival time
---------------------------------------------------------------------------------------------
                                             23.476522   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008367    0.045434    0.193468    0.223637 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045434    0.000013    0.223649 ^ fanout55/A (sg13g2_buf_4)
     8    0.035954    0.051407    0.113763    0.337412 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051408    0.000330    0.337742 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008728    0.072489    0.087019    0.424761 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072489    0.000001    0.424763 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009366    0.132753    0.139375    0.564137 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132753    0.000008    0.564146 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.096484    0.129498    0.693644 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096484    0.000067    0.693711 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010186    0.135593    0.161168    0.854879 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135593    0.000055    0.854934 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008897    0.083318    0.120778    0.975712 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083318    0.000016    0.975728 v _208_/B (sg13g2_xor2_1)
     1    0.001654    0.047713    0.108677    1.084405 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047713    0.000001    1.084406 v _298_/D (sg13g2_dfrbpq_1)
                                              1.084406   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030221   25.030220 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000   25.030220 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780222   clock uncertainty
                                  0.000000   24.780222   clock reconvergence pessimism
                                 -0.114690   24.665531   library setup time
                                             24.665531   data required time
---------------------------------------------------------------------------------------------
                                             24.665531   data required time
                                             -1.084406   data arrival time
---------------------------------------------------------------------------------------------
                                             23.581125   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008367    0.045434    0.193468    0.223637 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045434    0.000013    0.223649 ^ fanout55/A (sg13g2_buf_4)
     8    0.035954    0.051407    0.113763    0.337412 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051408    0.000330    0.337742 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008728    0.072489    0.087019    0.424761 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072489    0.000001    0.424763 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009366    0.132753    0.139375    0.564137 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132753    0.000008    0.564146 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.096484    0.129498    0.693644 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096484    0.000067    0.693711 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010186    0.135593    0.161168    0.854879 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135593    0.000059    0.854937 ^ _204_/B (sg13g2_xor2_1)
     1    0.001887    0.050478    0.122077    0.977014 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050478    0.000003    0.977017 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.977017   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030232   25.030231 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000   25.030231 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780231   clock uncertainty
                                  0.000000   24.780231   clock reconvergence pessimism
                                 -0.118064   24.662169   library setup time
                                             24.662169   data required time
---------------------------------------------------------------------------------------------
                                             24.662169   data required time
                                             -0.977017   data arrival time
---------------------------------------------------------------------------------------------
                                             23.685150   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008367    0.045434    0.193468    0.223637 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045434    0.000013    0.223649 ^ fanout55/A (sg13g2_buf_4)
     8    0.035954    0.051407    0.113763    0.337412 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051408    0.000330    0.337742 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008728    0.072489    0.087019    0.424761 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072489    0.000001    0.424763 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009366    0.132753    0.139375    0.564137 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132753    0.000008    0.564146 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011081    0.096484    0.129498    0.693644 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.096484    0.000059    0.693703 v _200_/A (sg13g2_xor2_1)
     1    0.001805    0.048759    0.118786    0.812489 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048759    0.000002    0.812492 v _296_/D (sg13g2_dfrbpq_1)
                                              0.812492   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030173   25.030172 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030172 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780172   clock uncertainty
                                  0.000000   24.780172   clock reconvergence pessimism
                                 -0.115068   24.665106   library setup time
                                             24.665106   data required time
---------------------------------------------------------------------------------------------
                                             24.665106   data required time
                                             -0.812492   data arrival time
---------------------------------------------------------------------------------------------
                                             23.852615   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008367    0.045434    0.193468    0.223637 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045434    0.000013    0.223649 ^ fanout55/A (sg13g2_buf_4)
     8    0.035954    0.051407    0.113763    0.337412 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051408    0.000330    0.337742 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008728    0.072489    0.087019    0.424761 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072489    0.000001    0.424763 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009366    0.132753    0.139375    0.564137 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.132753    0.000009    0.564146 ^ _196_/A (sg13g2_xor2_1)
     1    0.001558    0.050812    0.123647    0.687793 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.050812    0.000000    0.687794 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.687794   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030164   25.030163 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030163 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780165   clock uncertainty
                                  0.000000   24.780165   clock reconvergence pessimism
                                 -0.118172   24.661993   library setup time
                                             24.661993   data required time
---------------------------------------------------------------------------------------------
                                             24.661993   data required time
                                             -0.687794   data arrival time
---------------------------------------------------------------------------------------------
                                             23.974197   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030168    0.030168 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000    0.030168 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008367    0.045434    0.193468    0.223637 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045434    0.000013    0.223649 ^ fanout55/A (sg13g2_buf_4)
     8    0.035954    0.051407    0.113763    0.337412 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.051408    0.000330    0.337742 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009145    0.108579    0.108607    0.446350 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.108579    0.000007    0.446357 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001706    0.060030    0.105794    0.552151 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.060030    0.000002    0.552152 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.552152   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030157   25.030157 ^ clk (in)
                                                         clk (net)
                      0.051030    0.000000   25.030157 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780157   clock uncertainty
                                  0.000000   24.780157   clock reconvergence pessimism
                                 -0.121149   24.659008   library setup time
                                             24.659008   data required time
---------------------------------------------------------------------------------------------
                                             24.659008   data required time
                                             -0.552152   data arrival time
---------------------------------------------------------------------------------------------
                                             24.106855   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030143    0.030143 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000    0.030143 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003936    0.028429    0.180516    0.210658 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028429    0.000001    0.210659 ^ fanout77/A (sg13g2_buf_4)
     7    0.035223    0.050221    0.104020    0.314679 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.050221    0.000124    0.314803 ^ _128_/A (sg13g2_inv_2)
     5    0.019922    0.041016    0.051343    0.366146 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041016    0.000007    0.366153 v _293_/D (sg13g2_dfrbpq_1)
                                              0.366153   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030143   25.030142 ^ clk (in)
                                                         clk (net)
                      0.051029    0.000000   25.030142 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780144   clock uncertainty
                                  0.000000   24.780144   clock reconvergence pessimism
                                 -0.112276   24.667866   library setup time
                                             24.667866   data required time
---------------------------------------------------------------------------------------------
                                             24.667866   data required time
                                             -0.366153   data arrival time
---------------------------------------------------------------------------------------------
                                             24.301714   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     2    0.008181    0.020761    0.005689    5.005689 v rst (in)
                                                         rst (net)
                      0.020761    0.000000    5.005689 v fanout78/A (sg13g2_buf_4)
     8    0.029219    0.035738    0.083012    5.088702 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035738    0.000060    5.088762 v _288_/A (sg13g2_inv_1)
     1    0.005502    0.033718    0.038752    5.127514 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.033718    0.000008    5.127521 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.127521   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     9    0.036876    0.051028    0.030232   25.030231 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000   25.030231 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.780231   clock uncertainty
                                  0.000000   24.780231   clock reconvergence pessimism
                                 -0.119870   24.660362   library recovery time
                                             24.660362   data required time
---------------------------------------------------------------------------------------------
                                             24.660362   data required time
                                             -5.127521   data arrival time
---------------------------------------------------------------------------------------------
                                             19.532841   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036876    0.051028    0.030232    0.030232 ^ clk (in)
                                                         clk (net)
                      0.051031    0.000000    0.030232 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002580    0.023226    0.176553    0.206786 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023226    0.000003    0.206788 ^ fanout68/A (sg13g2_buf_1)
     4    0.018288    0.081907    0.102227    0.309016 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081907    0.000236    0.309252 ^ fanout65/A (sg13g2_buf_4)
     8    0.031241    0.048128    0.129670    0.438922 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.048128    0.000011    0.438932 ^ fanout64/A (sg13g2_buf_4)
     8    0.033118    0.048834    0.112924    0.551856 ^ fanout64/X (sg13g2_buf_4)
                                                         net64 (net)
                      0.048834    0.000124    0.551980 ^ _142_/A (sg13g2_or2_1)
     7    0.022532    0.100109    0.134385    0.686365 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100109    0.000000    0.686365 ^ _259_/B (sg13g2_or2_1)
     1    0.003405    0.027482    0.094461    0.780827 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.027482    0.000001    0.780828 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.003177    0.054084    0.042330    0.823158 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.054084    0.000004    0.823162 v _261_/B1 (sg13g2_a21oi_1)
     1    0.003220    0.059489    0.070244    0.893406 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.059489    0.000003    0.893408 ^ _262_/B (sg13g2_nor2_1)
     1    0.003481    0.027026    0.040259    0.933668 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.027026    0.000005    0.933673 v _265_/B (sg13g2_nor3_1)
     1    0.003203    0.082783    0.093643    1.027316 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.082783    0.000000    1.027316 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.009425    0.081578    0.111116    1.138432 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.081578    0.000095    1.138527 v sine_out[1] (out)
                                              1.138527   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.138527   data arrival time
---------------------------------------------------------------------------------------------
                                             18.611473   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                       8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 1
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 1
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.873424e-05 0.000000e+00 4.538740e-09 1.873878e-05  98.0%
Combinational        1.313819e-07 2.227952e-07 2.759065e-08 3.817678e-07   2.0%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.886562e-05 2.227952e-07 3.212940e-08 1.912055e-05 100.0%
                            98.7%         1.2%         0.2%
Writing metric power__internal__total: 1.8865624952013604e-5
Writing metric power__switching__total: 2.2279522227108828e-7
Writing metric power__leakage__total: 3.2129396032587465e-8
Writing metric power__total: 1.9120549040962942e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.2500899003119616
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.030143 source latency _293_/CLK ^
-0.030232 target latency _297_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250090 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.2501310895873401
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.030232 source latency _297_/CLK ^
-0.030101 target latency _300_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250131 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.05327755054595774
nom_typ_1p20V_25C: 0.05327755054595774
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 18.611473777808172
nom_typ_1p20V_25C: 18.611473777808172
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.053278
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 23.458279
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.030101         network latency _300_/CLK
        0.030232 network latency _297_/CLK
---------------
0.030101 0.030232 latency
        0.000131 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.022869         network latency _300_/CLK
        0.022985 network latency _297_/CLK
---------------
0.022869 0.022985 latency
        0.000116 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.54 fmax = 648.63
%OL_END_REPORT
