Project Information                    e:\vhdldesigns\ee231\14up3\system01.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/27/2002 16:13:58

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

system01  EPF10K70RC240-4  2      32     0    4096      22 %    209      5  %

User Pins:                 2      32     0  



Project Information                    e:\vhdldesigns\ee231\14up3\system01.rpt

** STATE MACHINE ASSIGNMENTS **


|UP3:44|state: MACHINE
        OF BITS (
           |UP3:44|state~17,
           |UP3:44|state~16,
           |UP3:44|state~15,
           |UP3:44|state~14,
           |UP3:44|state~13,
           |UP3:44|state~12,
           |UP3:44|state~11,
           |UP3:44|state~10,
           |UP3:44|state~9,
           |UP3:44|state~8,
           |UP3:44|state~7,
           |UP3:44|state~6,
           |UP3:44|state~5,
           |UP3:44|state~4,
           |UP3:44|state~3,
           |UP3:44|state~2,
           |UP3:44|state~1
        )
        WITH STATES (
                          reset1 = B"00000000000000000", 
                          reset2 = B"11000000000000000", 
                           fetch = B"10100000000000000", 
                        exec_nop = B"10010000000000000", 
                       exec_load = B"10001000000000000", 
                      exec_loadi = B"10000100000000000", 
                      exec_store = B"10000010000000000", 
                     exec_store2 = B"10000001000000000", 
                     exec_store3 = B"10000000100000000", 
                        exec_add = B"10000000010000000", 
                     exec_addimm = B"10000000001000000", 
                      exec_clear = B"10000000000100000", 
                       exec_decr = B"10000000000010000", 
                       exec_jump = B"10000000000001000", 
                         exec_jz = B"10000000000000100", 
                        exec_out = B"10000000000000010", 
                       exec_out2 = B"10000000000000001"
);



Project Information                    e:\vhdldesigns\ee231\14up3\system01.rpt

** EMBEDDED ARRAYS **


|LPM_RAM_DQ:31|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "e:\vhdldesigns\ee231\14up3\up2asm.mif";
         )
         OF SEGMENTS (
               |LPM_RAM_DQ:31|altram:sram|segment0_15,
               |LPM_RAM_DQ:31|altram:sram|segment0_14,
               |LPM_RAM_DQ:31|altram:sram|segment0_13,
               |LPM_RAM_DQ:31|altram:sram|segment0_12,
               |LPM_RAM_DQ:31|altram:sram|segment0_11,
               |LPM_RAM_DQ:31|altram:sram|segment0_10,
               |LPM_RAM_DQ:31|altram:sram|segment0_9,
               |LPM_RAM_DQ:31|altram:sram|segment0_8,
               |LPM_RAM_DQ:31|altram:sram|segment0_7,
               |LPM_RAM_DQ:31|altram:sram|segment0_6,
               |LPM_RAM_DQ:31|altram:sram|segment0_5,
               |LPM_RAM_DQ:31|altram:sram|segment0_4,
               |LPM_RAM_DQ:31|altram:sram|segment0_3,
               |LPM_RAM_DQ:31|altram:sram|segment0_2,
               |LPM_RAM_DQ:31|altram:sram|segment0_1,
               |LPM_RAM_DQ:31|altram:sram|segment0_0
);




Project Information                    e:\vhdldesigns\ee231\14up3\system01.rpt

** FILE HIERARCHY **



|lpm_ram_dq:31|
|lpm_ram_dq:31|altram:sram|
|up3:44|
|up3:44|lpm_compare:1118|
|up3:44|lpm_compare:1118|comptree:comparator|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up3:44|lpm_compare:1118|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up3:44|lpm_compare:1118|altshift:aeb_ext_lat_ffs|
|up3:44|lpm_compare:1118|altshift:agb_ext_lat_ffs|
|up3:44|lpm_compare:1119|
|up3:44|lpm_compare:1119|comptree:comparator|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up3:44|lpm_compare:1119|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up3:44|lpm_compare:1119|altshift:aeb_ext_lat_ffs|
|up3:44|lpm_compare:1119|altshift:agb_ext_lat_ffs|
|up3:44|lpm_add_sub:3649|
|up3:44|lpm_add_sub:3649|addcore:adder|
|up3:44|lpm_add_sub:3649|altshift:result_ext_latency_ffs|
|up3:44|lpm_add_sub:3649|altshift:carry_ext_latency_ffs|
|up3:44|lpm_add_sub:3649|altshift:oflow_ext_latency_ffs|
|up3:44|lpm_add_sub:3883|
|up3:44|lpm_add_sub:3883|addcore:adder|
|up3:44|lpm_add_sub:3883|altshift:result_ext_latency_ffs|
|up3:44|lpm_add_sub:3883|altshift:carry_ext_latency_ffs|
|up3:44|lpm_add_sub:3883|altshift:oflow_ext_latency_ffs|


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

***** Logic for device 'system01' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R       R R R R   R o o   R R R   R R R R R R R   R R R R R R R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       E E E E   E u u o E E E   E E E E E E E   E E E E E E E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S G G G S S S S V S t t u S S S G S S S S S S S V S S S S S S S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E N N N E E E E C E b b t E E E N E E E E E E E C E E E E E E E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R D D D R R R R C R u u b R R R D R R R R R R R C R R R R R R R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V I I I V V V V I V s s u V V V I V V V V V V V I V V V V V V V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E N N N E E E E N E 1 1 s E E E N E E E E E E E N E E E E E E E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D T T T D D D D T D 2 4 6 D D D T D D D D D D D T D D D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | outbus1 
  memout10 |  7                                                                                                                         174 | memout11 
   outbus7 |  8                                                                                                                         173 | memout12 
   memout0 |  9                                                                                                                         172 | outbus2 
    GNDINT | 10                                                                                                                         171 | memout15 
   memout1 | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | outbus4 
   memout5 | 13                                                                                                                         168 | memout7 
  RESERVED | 14                                                                                                                         167 | memout14 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
   memout6 | 17                                                                                                                         164 | outbus5 
   memout4 | 18                                                                                                                         163 | RESERVED 
  RESERVED | 19                                                                                                                         162 | outbus10 
  RESERVED | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
  RESERVED | 23                                                                                                                         158 | RESERVED 
  RESERVED | 24                                                                                                                         157 | RESERVED 
  RESERVED | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
  RESERVED | 28                                                                                                                         153 | RESERVED 
  RESERVED | 29                                                                                                                         152 | RESERVED 
  RESERVED | 30                                                                                                                         151 | RESERVED 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | outbus0 
  RESERVED | 33                                                                                                                         148 | outbus11 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  memout13 | 38                                                                                                                         143 | outbus15 
  RESERVED | 39                                                                                                                         142 | outbus8 
  RESERVED | 40                                                                                                                         141 | RESERVED 
   memout3 | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | memout8 
  RESERVED | 44                                                                                                                         137 | RESERVED 
   memout2 | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
   memout9 | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V r c G G R R V R o R R R R R G R R R R R R R V R R R R R R o o  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C e l N N E E C E u E E E E E N E E E E E E E C E E E E E E u u  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C s k D D S S C S t S S S S S D S S S S S S S C S S S S S S t t  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I e   I I E E I E b E E E E E I E E E E E E E I E E E E E E b b  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N t   N N R R N R u R R R R R N R R R R R R R N R R R R R R u u  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T     T T V V T V s V V V V V T V V V V V V V T V V V V V V s s  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E           E E   E 9 E E E E E   E E E E E E E   E E E E E E 3 1  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D           D D   D   D D D D D   D D D D D D D   D D D D D D   3  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
A4       7/ 8( 87%)   1/ 8( 12%)   4/ 8( 50%)    1/2    1/2       7/26( 26%)   
A5       5/ 8( 62%)   2/ 8( 25%)   4/ 8( 50%)    1/2    1/2       4/26( 15%)   
A7       8/ 8(100%)   4/ 8( 50%)   6/ 8( 75%)    0/2    0/2      13/26( 50%)   
A8       8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    1/2       9/26( 34%)   
A10      2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       5/26( 19%)   
A11      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       6/26( 23%)   
A12      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
A13      8/ 8(100%)   2/ 8( 25%)   5/ 8( 62%)    1/2    0/2       8/26( 30%)   
A14      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2       8/26( 30%)   
A15      8/ 8(100%)   0/ 8(  0%)   7/ 8( 87%)    0/2    0/2      10/26( 38%)   
A16      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
A17      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      11/26( 42%)   
A18      3/ 8( 37%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       4/26( 15%)   
A19      8/ 8(100%)   3/ 8( 37%)   6/ 8( 75%)    1/2    1/2       8/26( 30%)   
A20      8/ 8(100%)   4/ 8( 50%)   6/ 8( 75%)    1/2    1/2       9/26( 34%)   
A21      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2      13/26( 50%)   
A22      8/ 8(100%)   8/ 8(100%)   0/ 8(  0%)    1/2    0/2       9/26( 34%)   
A23      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    1/2    1/2       4/26( 15%)   
A24      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
A25      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    0/2    0/2      11/26( 42%)   
A26      8/ 8(100%)   1/ 8( 12%)   6/ 8( 75%)    1/2    0/2      12/26( 46%)   
B2       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
B3       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
B8       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
B10      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    0/2    0/2      10/26( 38%)   
B11      3/ 8( 37%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2       5/26( 19%)   
B13      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       2/26(  7%)   
B18      8/ 8(100%)   4/ 8( 50%)   6/ 8( 75%)    1/2    0/2       8/26( 30%)   
B22      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
F11      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       2/26(  7%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A53      8/8 (100%)   2/8 ( 25%)   8/8 (100%)    1/2    2/2      17/26( 65%)   
B53      8/8 (100%)   4/8 ( 50%)   4/8 ( 50%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            32/183    ( 17%)
Total logic cells used:                        209/3744   (  5%)
Total embedded cells used:                      16/72     ( 22%)
Total EABs used:                                 2/9      ( 22%)
Average fan-in:                                 3.53/4    ( 88%)
Total fan-in:                                 738/14976   (  4%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     32
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    209
Total flipflops required:                       73
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        25/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      8   0   0   7   5   0   8   8   0   2   3   8   8   8   8   8   8   3   8   8   8   8   8   8   8   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    156/8  
 B:      0   8   8   0   0   0   0   8   0   8   3   0   1   0   0   0   0   8   0   0   0   8   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     52/8  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8   8   8   7   5   0   8  16   0  10   7   8   9   8   8   8   8  11   8   8   8  16   8   8   8   8  16   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    209/16 



Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  90      -     -    -    --      INPUT  G             0    0    0    1  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   9      -     -    A    --     OUTPUT                0    1    0    0  memout0
  11      -     -    A    --     OUTPUT                0    1    0    0  memout1
  45      -     -    G    --     OUTPUT                0    1    0    0  memout2
  41      -     -    F    --     OUTPUT                0    1    0    0  memout3
  18      -     -    B    --     OUTPUT                0    1    0    0  memout4
  13      -     -    B    --     OUTPUT                0    1    0    0  memout5
  17      -     -    B    --     OUTPUT                0    1    0    0  memout6
 168      -     -    B    --     OUTPUT                0    1    0    0  memout7
 138      -     -    G    --     OUTPUT                0    1    0    0  memout8
  50      -     -    H    --     OUTPUT                0    1    0    0  memout9
   7      -     -    A    --     OUTPUT                0    1    0    0  memout10
 174      -     -    A    --     OUTPUT                0    1    0    0  memout11
 173      -     -    A    --     OUTPUT                0    1    0    0  memout12
  38      -     -    F    --     OUTPUT                0    1    0    0  memout13
 167      -     -    B    --     OUTPUT                0    1    0    0  memout14
 171      -     -    A    --     OUTPUT                0    1    0    0  memout15
 149      -     -    E    --     OUTPUT                0    1    0    0  outbus0
 175      -     -    A    --     OUTPUT                0    1    0    0  outbus1
 172      -     -    A    --     OUTPUT                0    1    0    0  outbus2
 119      -     -    -    02     OUTPUT                0    1    0    0  outbus3
 169      -     -    B    --     OUTPUT                0    1    0    0  outbus4
 164      -     -    C    --     OUTPUT                0    1    0    0  outbus5
 201      -     -    -    21     OUTPUT                0    1    0    0  outbus6
   8      -     -    A    --     OUTPUT                0    1    0    0  outbus7
 142      -     -    G    --     OUTPUT                0    1    0    0  outbus8
  98      -     -    -    21     OUTPUT                0    1    0    0  outbus9
 162      -     -    C    --     OUTPUT                0    1    0    0  outbus10
 148      -     -    F    --     OUTPUT                0    1    0    0  outbus11
 203      -     -    -    22     OUTPUT                0    1    0    0  outbus12
 120      -     -    -    01     OUTPUT                0    1    0    0  outbus13
 202      -     -    -    22     OUTPUT                0    1    0    0  outbus14
 143      -     -    G    --     OUTPUT                0    1    0    0  outbus15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      -     5    A    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_0
   -      -     6    A    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_1
   -      -     5    B    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_2
   -      -     2    B    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_3
   -      -     8    B    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_4
   -      -     6    B    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_5
   -      -     4    B    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_6
   -      -     1    B    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_7
   -      -     7    B    --   MEM_SGMT                0   10    1   10  |LPM_RAM_DQ:31|altram:sram|segment0_8
   -      -     3    B    --   MEM_SGMT                0   10    1   12  |LPM_RAM_DQ:31|altram:sram|segment0_9
   -      -     2    A    --   MEM_SGMT                0   10    1   10  |LPM_RAM_DQ:31|altram:sram|segment0_10
   -      -     3    A    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_11
   -      -     1    A    --   MEM_SGMT                0   10    1    2  |LPM_RAM_DQ:31|altram:sram|segment0_12
   -      -     7    A    --   MEM_SGMT                0   10    1    2  |LPM_RAM_DQ:31|altram:sram|segment0_13
   -      -     8    A    --   MEM_SGMT                0   10    1    2  |LPM_RAM_DQ:31|altram:sram|segment0_14
   -      -     4    A    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:31|altram:sram|segment0_15
   -      1     -    A    18       SOFT    s   !       1    0    0    8  reset~1
   -      8     -    A    14        OR2    s           0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry1~1
   -      6     -    A    25        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry2
   -      1     -    A    25        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry3
   -      6     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry4
   -      7     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry5
   -      8     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry6
   -      1     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry7
   -      5     -    A    13        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry8
   -      8     -    A    13        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry9
   -      2     -    A    13        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry10
   -      7     -    A    21        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry11
   -      4     -    A    17        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry12
   -      7     -    A    17        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry13
   -      8     -    A    17        OR2                0    4    0    1  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry14
   -      6     -    A    14       AND2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:96
   -      7     -    A    14       AND2                0    4    0    1  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:101
   -      5     -    A    14        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:161
   -      3     -    A    14        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:178
   -      7     -    A    25        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:179
   -      5     -    A    25        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:180
   -      5     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:181
   -      3     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:182
   -      2     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:183
   -      4     -    B    10        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:184
   -      7     -    A    13        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:185
   -      4     -    A    13        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:186
   -      3     -    A    13        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:187
   -      3     -    A    21        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:188
   -      6     -    A    17        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:189
   -      5     -    A    17        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:190
   -      1     -    A    17        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:191
   -      2     -    A    17        OR2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3649|addcore:adder|:192
   -      6     -    A    05       AND2                0    2    0    1  |UP3:44|LPM_ADD_SUB:3883|addcore:adder|:75
   -      1     -    A    16       AND2                0    3    0    1  |UP3:44|LPM_ADD_SUB:3883|addcore:adder|:79
   -      6     -    A    16       AND2                0    4    0    2  |UP3:44|LPM_ADD_SUB:3883|addcore:adder|:83
   -      3     -    B    11       AND2                0    2    0    2  |UP3:44|LPM_ADD_SUB:3883|addcore:adder|:87
   -      8     -    B    11       AND2                0    2    0    2  |UP3:44|LPM_ADD_SUB:3883|addcore:adder|:91
   -      1     -    B    11        OR2                0    3    0    1  |UP3:44|LPM_ADD_SUB:3883|addcore:adder|:113
   -      5     -    A    04       DFFE   +            0    1    0    1  |UP3:44|state~1
   -      4     -    A    04       DFFE   +            0    3    0    2  |UP3:44|state~2
   -      3     -    A    04       DFFE   +            0    3    0    2  |UP3:44|state~3
   -      7     -    A    04       DFFE   +            0    3    0    2  |UP3:44|state~4
   -      8     -    A    23       DFFE   +            0    3    0    3  |UP3:44|state~5
   -      1     -    A    23       DFFE   +            0    4    0    3  |UP3:44|state~6
   -      1     -    A    08       DFFE   +            0    3    0    2  |UP3:44|state~7
   -      6     -    A    23       DFFE   +            0    4    0    3  |UP3:44|state~8
   -      6     -    A    19       DFFE   +            0    1    0    3  |UP3:44|state~9
   -      1     -    A    19       DFFE   +            0    1    0    5  |UP3:44|state~10
   -      3     -    A    23       DFFE   +            0    4    0    6  |UP3:44|state~11
   -      7     -    A    23       DFFE   +            0    4    0    7  |UP3:44|state~12
   -      5     -    A    23       DFFE   +            0    4    0    3  |UP3:44|state~13
   -      4     -    A    23       DFFE   +            0    4    0    3  |UP3:44|state~14
   -      1     -    A    04       DFFE   +            0    4    0   14  |UP3:44|state~15
   -      3     -    A    20       DFFE   +            0    1    0    6  |UP3:44|state~16
   -      1     -    A    05       DFFE   +            0    0    0   26  |UP3:44|state~17
   -      8     -    A    26       DFFE   +            0    3    0    3  |UP3:44|AC15 (|UP3:44|:80)
   -      3     -    A    17       DFFE   +            0    3    0    4  |UP3:44|AC14 (|UP3:44|:81)
   -      7     -    A    01       DFFE   +            0    3    0    4  |UP3:44|AC13 (|UP3:44|:82)
   -      2     -    A    21       DFFE   +            0    3    0    4  |UP3:44|AC12 (|UP3:44|:83)
   -      6     -    A    21       DFFE   +            0    3    0    4  |UP3:44|AC11 (|UP3:44|:84)
   -      1     -    A    13       DFFE   +            0    3    0    4  |UP3:44|AC10 (|UP3:44|:85)
   -      6     -    A    13       DFFE   +            0    3    0    4  |UP3:44|AC9 (|UP3:44|:86)
   -      1     -    A    21       DFFE   +            0    3    0    4  |UP3:44|AC8 (|UP3:44|:87)
   -      7     -    B    18       DFFE   +            0    3    0    4  |UP3:44|AC7 (|UP3:44|:88)
   -      5     -    B    18       DFFE   +            0    3    0    4  |UP3:44|AC6 (|UP3:44|:89)
   -      6     -    B    18       DFFE   +            0    3    0    4  |UP3:44|AC5 (|UP3:44|:90)
   -      3     -    B    18       DFFE   +            0    3    0    4  |UP3:44|AC4 (|UP3:44|:91)
   -      2     -    A    01       DFFE   +            0    3    0    4  |UP3:44|AC3 (|UP3:44|:92)
   -      3     -    A    26       DFFE   +            0    3    0    4  |UP3:44|AC2 (|UP3:44|:93)
   -      2     -    A    14       DFFE   +            0    3    0    6  |UP3:44|AC1 (|UP3:44|:94)
   -      2     -    A    26       DFFE   +            0    3    0    5  |UP3:44|AC0 (|UP3:44|:95)
   -      4     -    B    03       DFFE   +            0    3    0   16  |UP3:44|MAR7 (|UP3:44|:105)
   -      1     -    B    02       DFFE   +            0    3    0   16  |UP3:44|MAR6 (|UP3:44|:106)
   -      4     -    B    08       DFFE   +            0    3    0   16  |UP3:44|MAR5 (|UP3:44|:107)
   -      5     -    B    22       DFFE   +            0    3    0   16  |UP3:44|MAR4 (|UP3:44|:108)
   -      4     -    A    01       DFFE   +            0    3    0   16  |UP3:44|MAR3 (|UP3:44|:109)
   -      4     -    A    16       DFFE   +            0    3    0   16  |UP3:44|MAR2 (|UP3:44|:110)
   -      2     -    A    24       DFFE   +            0    3    0   16  |UP3:44|MAR1 (|UP3:44|:111)
   -      1     -    A    12       DFFE   +            0    3    0   16  |UP3:44|MAR0 (|UP3:44|:112)
   -      1     -    A    26       DFFE   +            0    2    1    0  |UP3:44|ODR15 (|UP3:44|:114)
   -      1     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR14 (|UP3:44|:115)
   -      1     -    A    01       DFFE   +            0    2    1    0  |UP3:44|ODR13 (|UP3:44|:116)
   -      3     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR12 (|UP3:44|:117)
   -      2     -    F    11       DFFE   +            0    2    1    0  |UP3:44|ODR11 (|UP3:44|:118)
   -      4     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR10 (|UP3:44|:119)
   -      6     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR9 (|UP3:44|:120)
   -      2     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR8 (|UP3:44|:121)
   -      8     -    B    18       DFFE   +            0    2    1    0  |UP3:44|ODR7 (|UP3:44|:122)
   -      7     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR6 (|UP3:44|:123)
   -      1     -    A    24       DFFE   +            0    2    1    0  |UP3:44|ODR5 (|UP3:44|:124)
   -      1     -    B    18       DFFE   +            0    2    1    0  |UP3:44|ODR4 (|UP3:44|:125)
   -      6     -    A    01       DFFE   +            0    2    1    0  |UP3:44|ODR3 (|UP3:44|:126)
   -      6     -    A    26       DFFE   +            0    2    1    0  |UP3:44|ODR2 (|UP3:44|:127)
   -      1     -    A    14       DFFE   +            0    2    1    0  |UP3:44|ODR1 (|UP3:44|:128)
   -      8     -    A    22       DFFE   +            0    2    1    0  |UP3:44|ODR0 (|UP3:44|:129)
   -      2     -    B    03       DFFE   +            0    3    0    2  |UP3:44|PC7 (|UP3:44|:139)
   -      3     -    B    02       DFFE   +            0    3    0    3  |UP3:44|PC6 (|UP3:44|:140)
   -      7     -    B    08       DFFE   +            0    3    0    3  |UP3:44|PC5 (|UP3:44|:141)
   -      1     -    B    22       DFFE   +            0    3    0    3  |UP3:44|PC4 (|UP3:44|:142)
   -      8     -    A    16       DFFE   +            0    3    0    3  |UP3:44|PC3 (|UP3:44|:143)
   -      5     -    A    16       DFFE   +            0    3    0    4  |UP3:44|PC2 (|UP3:44|:144)
   -      7     -    A    05       DFFE   +            0    3    0    5  |UP3:44|PC1 (|UP3:44|:145)
   -      7     -    A    12       DFFE   +            0    3    0    6  |UP3:44|PC0 (|UP3:44|:146)
   -      3     -    B    03       DFFE   +            0    3    0    3  |UP3:44|IR7 (|UP3:44|:155)
   -      4     -    B    02       DFFE   +            0    3    0    3  |UP3:44|IR6 (|UP3:44|:156)
   -      1     -    B    08       DFFE   +            0    3    0    3  |UP3:44|IR5 (|UP3:44|:157)
   -      3     -    B    22       DFFE   +            0    3    0    3  |UP3:44|IR4 (|UP3:44|:158)
   -      3     -    A    18       DFFE   +            0    3    0    3  |UP3:44|IR3 (|UP3:44|:159)
   -      8     -    A    18       DFFE   +            0    3    0    3  |UP3:44|IR2 (|UP3:44|:160)
   -      4     -    A    24       DFFE   +            0    3    0    3  |UP3:44|IR1 (|UP3:44|:161)
   -      3     -    A    12       DFFE   +            0    3    0    3  |UP3:44|IR0 (|UP3:44|:162)
   -      4     -    A    05       AND2    s           0    2    0    8  |UP3:44|~758~1
   -      4     -    A    20        OR2    s           0    3    0    8  |UP3:44|~1967~1
   -      2     -    A    04        OR2    s           0    4    0    2  |UP3:44|~2060~1
   -      2     -    A    23       AND2    s           0    2    0    3  |UP3:44|~2113~1
   -      3     -    A    15       AND2    s           0    3    0    6  |UP3:44|~2125~1
   -      1     -    A    15       AND2    s           0    4    0    2  |UP3:44|~2131~1
   -      7     -    A    15       AND2    s           0    4    0    3  |UP3:44|~2131~2
   -      6     -    A    04        OR2    s   !       0    4    0    1  |UP3:44|~2526~1
   -      3     -    A    19        OR2        !       0    4    0   16  |UP3:44|:2530
   -      5     -    A    20        OR2        !       0    4    0   24  |UP3:44|:2581
   -      1     -    A    07        OR2        !       0    4    0   16  |UP3:44|:2632
   -      4     -    A    19        OR2        !       0    2    0    1  |UP3:44|:2668
   -      6     -    A    07       AND2    s   !       0    2    0    4  |UP3:44|~2681~1
   -      8     -    A    19        OR2        !       0    4    0    8  |UP3:44|:2681
   -      4     -    A    07        OR2                0    4    0    1  |UP3:44|:2713
   -      2     -    A    08        OR2    s   !       0    2    0    6  |UP3:44|~2734~1
   -      5     -    A    07        OR2                0    4    0   25  |UP3:44|:2734
   -      3     -    A    07       AND2    s   !       0    4    0    2  |UP3:44|~2785~1
   -      7     -    A    19        OR2    s           0    3    0    1  |UP3:44|~2785~2
   -      8     -    A    08       AND2    s   !       0    2    0    3  |UP3:44|~2836~1
   -      5     -    A    08        OR2    s           0    2    0    1  |UP3:44|~2836~2
   -      3     -    A    08        OR2        !       0    4    0   18  |UP3:44|:2836
   -      7     -    A    08        OR2        !       0    3    0    1  |UP3:44|:2873
   -      6     -    A    08        OR2        !       0    4    0    2  |UP3:44|:2887
   -      4     -    A    08        OR2    s           0    2    0    3  |UP3:44|~2909~1
   -      8     -    A    07        OR2                0    3    0    4  |UP3:44|:2909
   -      1     -    A    20        OR2    s   !       0    2    0    5  |UP3:44|~2938~1
   -      2     -    A    10        OR2    s   !       0    2    0    1  |UP3:44|~2938~2
   -      1     -    A    10        OR2        !       0    4    0   16  |UP3:44|:2938
   -      4     -    B    18        OR2    s   !       0    4    0    1  |UP3:44|~2945~1
   -      4     -    A    21        OR2    s   !       0    3    0    1  |UP3:44|~2945~2
   -      8     -    A    21        OR2    s   !       0    4    0    1  |UP3:44|~2945~3
   -      5     -    A    21        OR2    s   !       0    4    0    1  |UP3:44|~2945~4
   -      5     -    A    26        OR2    s   !       0    4    0    1  |UP3:44|~2945~5
   -      6     -    A    20        OR2                0    4    0    2  |UP3:44|:2953
   -      5     -    A    19        OR2    s   !       0    4    0    5  |UP3:44|~3085~1
   -      7     -    A    20        OR2        !       0    4    0    3  |UP3:44|:3085
   -      8     -    A    20        OR2        !       0    4    0    9  |UP3:44|:3089
   -      2     -    A    19       AND2                0    4    0   16  |UP3:44|:3193
   -      2     -    B    18       AND2                0    2    0    2  |UP3:44|:3283
   -      5     -    A    22       AND2                0    2    0    2  |UP3:44|:3289
   -      7     -    A    24       AND2                0    2    0    2  |UP3:44|:3295
   -      1     -    B    13       AND2                0    2    0    2  |UP3:44|:3301
   -      8     -    A    25       AND2                0    2    0    2  |UP3:44|:3307
   -      3     -    A    25       AND2                0    2    0    2  |UP3:44|:3313
   -      4     -    A    14       AND2                0    2    0    1  |UP3:44|:3319
   -      7     -    A    07        OR2        !       0    4    0   24  |UP3:44|:3330
   -      2     -    A    07        OR2        !       0    4    0   16  |UP3:44|:3334
   -      6     -    A    15        OR2                0    4    0    1  |UP3:44|:3423
   -      8     -    A    15        OR2                0    4    0    2  |UP3:44|:3438
   -      5     -    A    15        OR2                0    4    0    2  |UP3:44|:3453
   -      4     -    A    15        OR2                0    4    0    2  |UP3:44|:3468
   -      2     -    A    15        OR2                0    4    0    2  |UP3:44|:3483
   -      6     -    A    11        OR2                0    4    0    2  |UP3:44|:3498
   -      4     -    A    11        OR2                0    4    0    2  |UP3:44|:3513
   -      1     -    A    11        OR2                0    4    0    2  |UP3:44|:3528
   -      1     -    B    03        OR2                0    4    0    2  |UP3:44|:3538
   -      2     -    B    02        OR2                0    4    0    2  |UP3:44|:3553
   -      8     -    B    08        OR2                0    4    0    2  |UP3:44|:3568
   -      2     -    B    22        OR2                0    4    0    2  |UP3:44|:3583
   -      4     -    A    25        OR2                0    4    0    2  |UP3:44|:3598
   -      2     -    A    25        OR2                0    4    0    2  |UP3:44|:3613
   -      8     -    A    24        OR2                0    4    0    3  |UP3:44|:3628
   -      2     -    A    12        OR2                0    4    0    2  |UP3:44|:3643
   -      6     -    B    03        OR2                0    4    0    1  |UP3:44|:3751
   -      8     -    B    03       AND2                0    3    0    1  |UP3:44|:3764
   -      7     -    B    03        OR2                0    4    0    1  |UP3:44|:3765
   -      6     -    B    02        OR2                0    4    0    1  |UP3:44|:3769
   -      8     -    B    02       AND2                0    3    0    1  |UP3:44|:3776
   -      7     -    B    02        OR2                0    4    0    1  |UP3:44|:3777
   -      3     -    B    08        OR2                0    4    0    1  |UP3:44|:3781
   -      6     -    B    08       AND2                0    3    0    1  |UP3:44|:3788
   -      5     -    B    08        OR2                0    4    0    1  |UP3:44|:3789
   -      6     -    B    22        OR2                0    4    0    1  |UP3:44|:3793
   -      8     -    B    22       AND2                0    3    0    1  |UP3:44|:3800
   -      7     -    B    22        OR2                0    4    0    1  |UP3:44|:3801
   -      3     -    A    01        OR2                0    4    0    1  |UP3:44|:3805
   -      8     -    A    01       AND2                0    3    0    1  |UP3:44|:3812
   -      5     -    A    01        OR2                0    4    0    1  |UP3:44|:3813
   -      7     -    A    26        OR2                0    4    0    1  |UP3:44|:3817
   -      7     -    A    16       AND2                0    3    0    1  |UP3:44|:3824
   -      4     -    A    26        OR2                0    4    0    1  |UP3:44|:3825
   -      3     -    A    24        OR2                0    4    0    1  |UP3:44|:3829
   -      6     -    A    24       AND2                0    3    0    1  |UP3:44|:3836
   -      5     -    A    24        OR2                0    4    0    1  |UP3:44|:3837
   -      5     -    A    12        OR2                0    4    0    1  |UP3:44|:3841
   -      8     -    A    12       AND2                0    3    0    1  |UP3:44|:3848
   -      6     -    A    12        OR2                0    4    0    1  |UP3:44|:3849
   -      2     -    A    20        OR2        !       0    4    0    8  |UP3:44|:3855
   -      5     -    B    03        OR2                0    3    0    1  |UP3:44|:3893
   -      5     -    B    02        OR2                0    4    0    1  |UP3:44|:3905
   -      2     -    B    08        OR2                0    4    0    1  |UP3:44|:3914
   -      4     -    B    22        OR2                0    4    0    1  |UP3:44|:3923
   -      2     -    A    16        OR2                0    4    0    1  |UP3:44|:3932
   -      3     -    A    16        OR2                0    4    0    1  |UP3:44|:3941
   -      2     -    A    05        OR2                0    4    0    1  |UP3:44|:3950
   -      4     -    A    12        OR2                0    3    0    1  |UP3:44|:3959


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      29/208( 13%)    87/104( 83%)     0/104(  0%)    0/16(  0%)      9/16( 56%)     0/16(  0%)
B:       8/208(  3%)    52/104( 50%)     0/104(  0%)    0/16(  0%)      6/16( 37%)     0/16(  0%)
C:       0/208(  0%)     2/104(  1%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
D:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
F:       1/208(  0%)     3/104(  2%)     1/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
G:       2/208(  0%)     2/104(  1%)     0/104(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)
H:       1/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      4/24( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
22:      6/24( 25%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      4/24( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       89         clk


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       18         reset


Device-Specific Information:           e:\vhdldesigns\ee231\14up3\system01.rpt
system01

** EQUATIONS **

clk      : INPUT;
reset    : INPUT;

-- Node name is 'memout0' 
-- Equation name is 'memout0', type is output 
memout0  =  _EC5_A;

-- Node name is 'memout1' 
-- Equation name is 'memout1', type is output 
memout1  =  _EC6_A;

-- Node name is 'memout2' 
-- Equation name is 'memout2', type is output 
memout2  =  _EC5_B;

-- Node name is 'memout3' 
-- Equation name is 'memout3', type is output 
memout3  =  _EC2_B;

-- Node name is 'memout4' 
-- Equation name is 'memout4', type is output 
memout4  =  _EC8_B;

-- Node name is 'memout5' 
-- Equation name is 'memout5', type is output 
memout5  =  _EC6_B;

-- Node name is 'memout6' 
-- Equation name is 'memout6', type is output 
memout6  =  _EC4_B;

-- Node name is 'memout7' 
-- Equation name is 'memout7', type is output 
memout7  =  _EC1_B;

-- Node name is 'memout8' 
-- Equation name is 'memout8', type is output 
memout8  =  _EC7_B;

-- Node name is 'memout9' 
-- Equation name is 'memout9', type is output 
memout9  =  _EC3_B;

-- Node name is 'memout10' 
-- Equation name is 'memout10', type is output 
memout10 =  _EC2_A;

-- Node name is 'memout11' 
-- Equation name is 'memout11', type is output 
memout11 =  _EC3_A;

-- Node name is 'memout12' 
-- Equation name is 'memout12', type is output 
memout12 =  _EC1_A;

-- Node name is 'memout13' 
-- Equation name is 'memout13', type is output 
memout13 =  _EC7_A;

-- Node name is 'memout14' 
-- Equation name is 'memout14', type is output 
memout14 =  _EC8_A;

-- Node name is 'memout15' 
-- Equation name is 'memout15', type is output 
memout15 =  _EC4_A;

-- Node name is 'outbus0' 
-- Equation name is 'outbus0', type is output 
outbus0  =  _LC8_A22;

-- Node name is 'outbus1' 
-- Equation name is 'outbus1', type is output 
outbus1  =  _LC1_A14;

-- Node name is 'outbus2' 
-- Equation name is 'outbus2', type is output 
outbus2  =  _LC6_A26;

-- Node name is 'outbus3' 
-- Equation name is 'outbus3', type is output 
outbus3  =  _LC6_A1;

-- Node name is 'outbus4' 
-- Equation name is 'outbus4', type is output 
outbus4  =  _LC1_B18;

-- Node name is 'outbus5' 
-- Equation name is 'outbus5', type is output 
outbus5  =  _LC1_A24;

-- Node name is 'outbus6' 
-- Equation name is 'outbus6', type is output 
outbus6  =  _LC7_A22;

-- Node name is 'outbus7' 
-- Equation name is 'outbus7', type is output 
outbus7  =  _LC8_B18;

-- Node name is 'outbus8' 
-- Equation name is 'outbus8', type is output 
outbus8  =  _LC2_A22;

-- Node name is 'outbus9' 
-- Equation name is 'outbus9', type is output 
outbus9  =  _LC6_A22;

-- Node name is 'outbus10' 
-- Equation name is 'outbus10', type is output 
outbus10 =  _LC4_A22;

-- Node name is 'outbus11' 
-- Equation name is 'outbus11', type is output 
outbus11 =  _LC2_F11;

-- Node name is 'outbus12' 
-- Equation name is 'outbus12', type is output 
outbus12 =  _LC3_A22;

-- Node name is 'outbus13' 
-- Equation name is 'outbus13', type is output 
outbus13 =  _LC1_A1;

-- Node name is 'outbus14' 
-- Equation name is 'outbus14', type is output 
outbus14 =  _LC1_A22;

-- Node name is 'outbus15' 
-- Equation name is 'outbus15', type is output 
outbus15 =  _LC1_A26;

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_A18, type is buried.
-- synthesized logic cell 
!_LC1_A18 = _LC1_A18~NOT;
_LC1_A18~NOT = LCELL(!reset);

-- Node name is '|UP3:44|:95' = '|UP3:44|AC0' 
-- Equation name is '_LC2_A26', type is buried 
_LC2_A26 = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  _LC1_A10 &  _LC5_A14
         # !_LC1_A5 &  _LC5_A14
         #  _LC1_A5 & !_LC1_A10 &  _LC2_A26;

-- Node name is '|UP3:44|:94' = '|UP3:44|AC1' 
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC1_A10 &  _LC3_A14
         # !_LC1_A5 &  _LC3_A14
         #  _LC1_A5 & !_LC1_A10 &  _LC2_A14;

-- Node name is '|UP3:44|:93' = '|UP3:44|AC2' 
-- Equation name is '_LC3_A26', type is buried 
_LC3_A26 = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC1_A10 &  _LC7_A25
         # !_LC1_A5 &  _LC7_A25
         #  _LC1_A5 & !_LC1_A10 &  _LC3_A26;

-- Node name is '|UP3:44|:92' = '|UP3:44|AC3' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  _LC1_A10 &  _LC5_A25
         # !_LC1_A5 &  _LC5_A25
         #  _LC1_A5 & !_LC1_A10 &  _LC2_A1;

-- Node name is '|UP3:44|:91' = '|UP3:44|AC4' 
-- Equation name is '_LC3_B18', type is buried 
_LC3_B18 = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  _LC1_A10 &  _LC5_B10
         # !_LC1_A5 &  _LC5_B10
         #  _LC1_A5 & !_LC1_A10 &  _LC3_B18;

-- Node name is '|UP3:44|:90' = '|UP3:44|AC5' 
-- Equation name is '_LC6_B18', type is buried 
_LC6_B18 = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 =  _LC1_A10 &  _LC3_B10
         # !_LC1_A5 &  _LC3_B10
         #  _LC1_A5 & !_LC1_A10 &  _LC6_B18;

-- Node name is '|UP3:44|:89' = '|UP3:44|AC6' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 =  _LC1_A10 &  _LC2_B10
         # !_LC1_A5 &  _LC2_B10
         #  _LC1_A5 & !_LC1_A10 &  _LC5_B18;

-- Node name is '|UP3:44|:88' = '|UP3:44|AC7' 
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = DFFE( _EQ008, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 =  _LC1_A10 &  _LC4_B10
         # !_LC1_A5 &  _LC4_B10
         #  _LC1_A5 & !_LC1_A10 &  _LC7_B18;

-- Node name is '|UP3:44|:87' = '|UP3:44|AC8' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = DFFE( _EQ009, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 =  _LC1_A10 &  _LC7_A13
         # !_LC1_A5 &  _LC7_A13
         #  _LC1_A5 & !_LC1_A10 &  _LC1_A21;

-- Node name is '|UP3:44|:86' = '|UP3:44|AC9' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = DFFE( _EQ010, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 =  _LC1_A10 &  _LC4_A13
         # !_LC1_A5 &  _LC4_A13
         #  _LC1_A5 & !_LC1_A10 &  _LC6_A13;

-- Node name is '|UP3:44|:85' = '|UP3:44|AC10' 
-- Equation name is '_LC1_A13', type is buried 
_LC1_A13 = DFFE( _EQ011, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 =  _LC1_A10 &  _LC3_A13
         # !_LC1_A5 &  _LC3_A13
         #  _LC1_A5 & !_LC1_A10 &  _LC1_A13;

-- Node name is '|UP3:44|:84' = '|UP3:44|AC11' 
-- Equation name is '_LC6_A21', type is buried 
_LC6_A21 = DFFE( _EQ012, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 =  _LC1_A10 &  _LC3_A21
         # !_LC1_A5 &  _LC3_A21
         #  _LC1_A5 & !_LC1_A10 &  _LC6_A21;

-- Node name is '|UP3:44|:83' = '|UP3:44|AC12' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 =  _LC1_A10 &  _LC6_A17
         # !_LC1_A5 &  _LC6_A17
         #  _LC1_A5 & !_LC1_A10 &  _LC2_A21;

-- Node name is '|UP3:44|:82' = '|UP3:44|AC13' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ014 =  _LC1_A10 &  _LC5_A17
         # !_LC1_A5 &  _LC5_A17
         #  _LC1_A5 & !_LC1_A10 &  _LC7_A1;

-- Node name is '|UP3:44|:81' = '|UP3:44|AC14' 
-- Equation name is '_LC3_A17', type is buried 
_LC3_A17 = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ015 =  _LC1_A10 &  _LC1_A17
         # !_LC1_A5 &  _LC1_A17
         #  _LC1_A5 & !_LC1_A10 &  _LC3_A17;

-- Node name is '|UP3:44|:80' = '|UP3:44|AC15' 
-- Equation name is '_LC8_A26', type is buried 
_LC8_A26 = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ016 =  _LC1_A10 &  _LC2_A17
         # !_LC1_A5 &  _LC2_A17
         #  _LC1_A5 & !_LC1_A10 &  _LC8_A26;

-- Node name is '|UP3:44|:162' = '|UP3:44|IR0' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = DFFE( _EQ017, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ017 =  _EC5_A & !_LC4_A20
         #  _LC3_A12 &  _LC4_A20;

-- Node name is '|UP3:44|:161' = '|UP3:44|IR1' 
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = DFFE( _EQ018, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ018 =  _EC6_A & !_LC4_A20
         #  _LC4_A20 &  _LC4_A24;

-- Node name is '|UP3:44|:160' = '|UP3:44|IR2' 
-- Equation name is '_LC8_A18', type is buried 
_LC8_A18 = DFFE( _EQ019, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ019 =  _EC5_B & !_LC4_A20
         #  _LC4_A20 &  _LC8_A18;

-- Node name is '|UP3:44|:159' = '|UP3:44|IR3' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = DFFE( _EQ020, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ020 =  _EC2_B & !_LC4_A20
         #  _LC3_A18 &  _LC4_A20;

-- Node name is '|UP3:44|:158' = '|UP3:44|IR4' 
-- Equation name is '_LC3_B22', type is buried 
_LC3_B22 = DFFE( _EQ021, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ021 =  _EC8_B & !_LC4_A20
         #  _LC3_B22 &  _LC4_A20;

-- Node name is '|UP3:44|:157' = '|UP3:44|IR5' 
-- Equation name is '_LC1_B8', type is buried 
_LC1_B8  = DFFE( _EQ022, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ022 =  _EC6_B & !_LC4_A20
         #  _LC1_B8 &  _LC4_A20;

-- Node name is '|UP3:44|:156' = '|UP3:44|IR6' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = DFFE( _EQ023, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ023 =  _EC4_B & !_LC4_A20
         #  _LC4_A20 &  _LC4_B2;

-- Node name is '|UP3:44|:155' = '|UP3:44|IR7' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = DFFE( _EQ024, GLOBAL( clk),  VCC,  VCC, !_LC1_A18);
  _EQ024 =  _EC1_B & !_LC4_A20
         #  _LC3_B3 &  _LC4_A20;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry1~1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_A14', type is buried 
-- synthesized logic cell 
_LC8_A14 = LCELL( _EQ025);
  _EQ025 =  _LC7_A14
         #  _LC2_A14 &  _LC6_A14
         #  _LC6_A14 &  _LC8_A24;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_A25', type is buried 
_LC6_A25 = LCELL( _EQ026);
  _EQ026 =  _LC2_A25 &  _LC3_A25 & !_LC7_A7
         #  _LC2_A25 & !_LC7_A7 &  _LC8_A14
         #  _LC3_A25 &  _LC8_A14;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A25', type is buried 
_LC1_A25 = LCELL( _EQ027);
  _EQ027 =  _LC4_A25 & !_LC7_A7 &  _LC8_A25
         #  _LC4_A25 &  _LC6_A25 & !_LC7_A7
         #  _LC6_A25 &  _LC8_A25;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_B10', type is buried 
_LC6_B10 = LCELL( _EQ028);
  _EQ028 =  _LC1_A25 &  _LC2_B22 & !_LC7_A7
         #  _LC1_A25 &  _LC1_B13
         #  _LC1_B13 &  _LC2_B22 & !_LC7_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_B10', type is buried 
_LC7_B10 = LCELL( _EQ029);
  _EQ029 = !_LC7_A7 &  _LC7_A24 &  _LC8_B8
         #  _LC6_B10 & !_LC7_A7 &  _LC8_B8
         #  _LC6_B10 &  _LC7_A24;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B10', type is buried 
_LC8_B10 = LCELL( _EQ030);
  _EQ030 =  _LC2_B2 &  _LC5_A22 & !_LC7_A7
         #  _LC2_B2 & !_LC7_A7 &  _LC7_B10
         #  _LC5_A22 &  _LC7_B10;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_B10', type is buried 
_LC1_B10 = LCELL( _EQ031);
  _EQ031 =  _LC1_B3 & !_LC7_A7 &  _LC8_B10
         #  _LC2_B18 &  _LC8_B10
         #  _LC1_B3 &  _LC2_B18 & !_LC7_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_A13', type is buried 
_LC5_A13 = LCELL( _EQ032);
  _EQ032 =  _LC1_A11 &  _LC1_A21 &  _LC5_A7
         #  _LC1_A21 &  _LC1_B10 &  _LC5_A7
         #  _LC1_A11 &  _LC1_B10;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_A13', type is buried 
_LC8_A13 = LCELL( _EQ033);
  _EQ033 =  _LC4_A11 &  _LC5_A7 &  _LC6_A13
         #  _LC5_A7 &  _LC5_A13 &  _LC6_A13
         #  _LC4_A11 &  _LC5_A13;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ034);
  _EQ034 =  _LC1_A13 &  _LC5_A7 &  _LC8_A13
         #  _LC6_A11 &  _LC8_A13
         #  _LC1_A13 &  _LC5_A7 &  _LC6_A11;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_A21', type is buried 
_LC7_A21 = LCELL( _EQ035);
  _EQ035 =  _LC2_A13 &  _LC5_A7 &  _LC6_A21
         #  _LC2_A13 &  _LC2_A15
         #  _LC2_A15 &  _LC5_A7 &  _LC6_A21;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A17', type is buried 
_LC4_A17 = LCELL( _EQ036);
  _EQ036 =  _LC2_A21 &  _LC5_A7 &  _LC7_A21
         #  _LC4_A15 &  _LC7_A21
         #  _LC2_A21 &  _LC4_A15 &  _LC5_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC7_A17', type is buried 
_LC7_A17 = LCELL( _EQ037);
  _EQ037 =  _LC4_A17 &  _LC5_A7 &  _LC7_A1
         #  _LC4_A17 &  _LC5_A15
         #  _LC5_A7 &  _LC5_A15 &  _LC7_A1;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_A17', type is buried 
_LC8_A17 = LCELL( _EQ038);
  _EQ038 =  _LC3_A17 &  _LC5_A7 &  _LC7_A17
         #  _LC7_A17 &  _LC8_A15
         #  _LC3_A17 &  _LC5_A7 &  _LC8_A15;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:96' from file "addcore.tdf" line 308, column 28
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ039);
  _EQ039 =  _LC2_A12 &  _LC2_A26 &  _LC5_A7 & !_LC7_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:101' from file "addcore.tdf" line 312, column 28
-- Equation name is '_LC7_A14', type is buried 
_LC7_A14 = LCELL( _EQ040);
  _EQ040 =  _LC2_A14 &  _LC5_A7 & !_LC7_A7 &  _LC8_A24;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:161' from file "addcore.tdf" line 315, column 26
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = LCELL( _EQ041);
  _EQ041 =  _LC2_A12 & !_LC2_A26 & !_LC7_A7
         #  _LC2_A12 & !_LC5_A7 & !_LC7_A7
         #  _LC2_A26 &  _LC5_A7 &  _LC7_A7
         # !_LC2_A12 &  _LC2_A26 &  _LC5_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:178' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = LCELL( _EQ042);
  _EQ042 =  _LC4_A14 &  _LC6_A14 & !_LC7_A7 &  _LC8_A24
         # !_LC4_A14 & !_LC6_A14 & !_LC7_A7 &  _LC8_A24
         # !_LC4_A14 &  _LC6_A14 & !_LC8_A24
         # !_LC4_A14 &  _LC6_A14 &  _LC7_A7
         #  _LC4_A14 & !_LC6_A14 & !_LC8_A24
         #  _LC4_A14 & !_LC6_A14 &  _LC7_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_A25', type is buried 
_LC7_A25 = LCELL( _EQ043);
  _EQ043 =  _LC2_A25 &  _LC3_A25 & !_LC7_A7 &  _LC8_A14
         # !_LC2_A25 & !_LC3_A25 &  _LC8_A14
         # !_LC3_A25 &  _LC7_A7 &  _LC8_A14
         # !_LC2_A25 &  _LC3_A25 & !_LC8_A14
         #  _LC3_A25 &  _LC7_A7 & !_LC8_A14
         #  _LC2_A25 & !_LC3_A25 & !_LC7_A7 & !_LC8_A14;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_A25', type is buried 
_LC5_A25 = LCELL( _EQ044);
  _EQ044 =  _LC4_A25 &  _LC6_A25 & !_LC7_A7 &  _LC8_A25
         #  _LC4_A25 & !_LC6_A25 & !_LC7_A7 & !_LC8_A25
         # !_LC4_A25 & !_LC6_A25 &  _LC8_A25
         # !_LC6_A25 &  _LC7_A7 &  _LC8_A25
         # !_LC4_A25 &  _LC6_A25 & !_LC8_A25
         #  _LC6_A25 &  _LC7_A7 & !_LC8_A25;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_B10', type is buried 
_LC5_B10 = LCELL( _EQ045);
  _EQ045 =  _LC1_A25 &  _LC1_B13 &  _LC2_B22 & !_LC7_A7
         # !_LC1_A25 & !_LC1_B13 &  _LC2_B22 & !_LC7_A7
         # !_LC1_A25 &  _LC1_B13 & !_LC2_B22
         # !_LC1_A25 &  _LC1_B13 &  _LC7_A7
         #  _LC1_A25 & !_LC1_B13 & !_LC2_B22
         #  _LC1_A25 & !_LC1_B13 &  _LC7_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_B10', type is buried 
_LC3_B10 = LCELL( _EQ046);
  _EQ046 =  _LC6_B10 & !_LC7_A7 &  _LC7_A24 &  _LC8_B8
         #  _LC6_B10 & !_LC7_A24 & !_LC8_B8
         #  _LC6_B10 &  _LC7_A7 & !_LC7_A24
         # !_LC6_B10 &  _LC7_A24 & !_LC8_B8
         # !_LC6_B10 &  _LC7_A7 &  _LC7_A24
         # !_LC6_B10 & !_LC7_A7 & !_LC7_A24 &  _LC8_B8;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B10', type is buried 
_LC2_B10 = LCELL( _EQ047);
  _EQ047 =  _LC2_B2 &  _LC5_A22 & !_LC7_A7 &  _LC7_B10
         #  _LC2_B2 & !_LC5_A22 & !_LC7_A7 & !_LC7_B10
         # !_LC2_B2 &  _LC5_A22 & !_LC7_B10
         #  _LC5_A22 &  _LC7_A7 & !_LC7_B10
         # !_LC2_B2 & !_LC5_A22 &  _LC7_B10
         # !_LC5_A22 &  _LC7_A7 &  _LC7_B10;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_B10', type is buried 
_LC4_B10 = LCELL( _EQ048);
  _EQ048 =  _LC1_B3 &  _LC2_B18 & !_LC7_A7 &  _LC8_B10
         #  _LC1_B3 & !_LC2_B18 & !_LC7_A7 & !_LC8_B10
         # !_LC1_B3 &  _LC2_B18 & !_LC8_B10
         #  _LC2_B18 &  _LC7_A7 & !_LC8_B10
         # !_LC1_B3 & !_LC2_B18 &  _LC8_B10
         # !_LC2_B18 &  _LC7_A7 &  _LC8_B10;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_A13', type is buried 
_LC7_A13 = LCELL( _EQ049);
  _EQ049 =  _LC1_A11 &  _LC1_A21 &  _LC1_B10 &  _LC5_A7
         # !_LC1_A11 & !_LC1_A21 &  _LC1_B10
         # !_LC1_A11 &  _LC1_B10 & !_LC5_A7
         #  _LC1_A11 & !_LC1_A21 & !_LC1_B10
         #  _LC1_A11 & !_LC1_B10 & !_LC5_A7
         # !_LC1_A11 &  _LC1_A21 & !_LC1_B10 &  _LC5_A7;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A13', type is buried 
_LC4_A13 = LCELL( _EQ050);
  _EQ050 =  _LC4_A11 &  _LC5_A7 &  _LC5_A13 &  _LC6_A13
         # !_LC4_A11 &  _LC5_A13 & !_LC6_A13
         # !_LC4_A11 & !_LC5_A7 &  _LC5_A13
         #  _LC4_A11 & !_LC5_A13 & !_LC6_A13
         #  _LC4_A11 & !_LC5_A7 & !_LC5_A13
         # !_LC4_A11 &  _LC5_A7 & !_LC5_A13 &  _LC6_A13;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = LCELL( _EQ051);
  _EQ051 =  _LC1_A13 &  _LC5_A7 &  _LC6_A11 &  _LC8_A13
         # !_LC1_A13 & !_LC6_A11 &  _LC8_A13
         # !_LC5_A7 & !_LC6_A11 &  _LC8_A13
         # !_LC1_A13 &  _LC6_A11 & !_LC8_A13
         # !_LC5_A7 &  _LC6_A11 & !_LC8_A13
         #  _LC1_A13 &  _LC5_A7 & !_LC6_A11 & !_LC8_A13;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _EQ052);
  _EQ052 =  _LC2_A13 &  _LC2_A15 &  _LC5_A7 &  _LC6_A21
         #  _LC2_A13 & !_LC2_A15 & !_LC6_A21
         #  _LC2_A13 & !_LC2_A15 & !_LC5_A7
         # !_LC2_A13 &  _LC2_A15 & !_LC6_A21
         # !_LC2_A13 &  _LC2_A15 & !_LC5_A7
         # !_LC2_A13 & !_LC2_A15 &  _LC5_A7 &  _LC6_A21;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_A17', type is buried 
_LC6_A17 = LCELL( _EQ053);
  _EQ053 =  _LC2_A21 &  _LC4_A15 &  _LC5_A7 &  _LC7_A21
         # !_LC2_A21 & !_LC4_A15 &  _LC7_A21
         # !_LC4_A15 & !_LC5_A7 &  _LC7_A21
         # !_LC2_A21 &  _LC4_A15 & !_LC7_A21
         #  _LC4_A15 & !_LC5_A7 & !_LC7_A21
         #  _LC2_A21 & !_LC4_A15 &  _LC5_A7 & !_LC7_A21;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_A17', type is buried 
_LC5_A17 = LCELL( _EQ054);
  _EQ054 =  _LC4_A17 &  _LC5_A7 &  _LC5_A15 &  _LC7_A1
         #  _LC4_A17 & !_LC5_A15 & !_LC7_A1
         #  _LC4_A17 & !_LC5_A7 & !_LC5_A15
         # !_LC4_A17 &  _LC5_A15 & !_LC7_A1
         # !_LC4_A17 & !_LC5_A7 &  _LC5_A15
         # !_LC4_A17 &  _LC5_A7 & !_LC5_A15 &  _LC7_A1;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_A17', type is buried 
_LC1_A17 = LCELL( _EQ055);
  _EQ055 =  _LC3_A17 &  _LC5_A7 &  _LC7_A17 &  _LC8_A15
         # !_LC3_A17 &  _LC7_A17 & !_LC8_A15
         # !_LC5_A7 &  _LC7_A17 & !_LC8_A15
         # !_LC3_A17 & !_LC7_A17 &  _LC8_A15
         # !_LC5_A7 & !_LC7_A17 &  _LC8_A15
         #  _LC3_A17 &  _LC5_A7 & !_LC7_A17 & !_LC8_A15;

-- Node name is '|UP3:44|LPM_ADD_SUB:3649|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A17', type is buried 
_LC2_A17 = LCELL( _EQ056);
  _EQ056 =  _LC5_A7 &  _LC6_A15 &  _LC8_A17 &  _LC8_A26
         # !_LC6_A15 &  _LC8_A17 & !_LC8_A26
         # !_LC5_A7 & !_LC6_A15 &  _LC8_A17
         #  _LC6_A15 & !_LC8_A17 & !_LC8_A26
         # !_LC5_A7 &  _LC6_A15 & !_LC8_A17
         #  _LC5_A7 & !_LC6_A15 & !_LC8_A17 &  _LC8_A26;

-- Node name is '|UP3:44|LPM_ADD_SUB:3883|addcore:adder|:75' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = LCELL( _EQ057);
  _EQ057 =  _LC7_A5 &  _LC7_A12;

-- Node name is '|UP3:44|LPM_ADD_SUB:3883|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ058);
  _EQ058 =  _LC5_A16 &  _LC7_A5 &  _LC7_A12;

-- Node name is '|UP3:44|LPM_ADD_SUB:3883|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A16', type is buried 
_LC6_A16 = LCELL( _EQ059);
  _EQ059 =  _LC5_A16 &  _LC7_A5 &  _LC7_A12 &  _LC8_A16;

-- Node name is '|UP3:44|LPM_ADD_SUB:3883|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B11', type is buried 
_LC3_B11 = LCELL( _EQ060);
  _EQ060 =  _LC1_B22 &  _LC6_A16;

-- Node name is '|UP3:44|LPM_ADD_SUB:3883|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_B11', type is buried 
_LC8_B11 = LCELL( _EQ061);
  _EQ061 =  _LC3_B11 &  _LC7_B8;

-- Node name is '|UP3:44|LPM_ADD_SUB:3883|addcore:adder|:113' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC1_B11', type is buried 
_LC1_B11 = LCELL( _EQ062);
  _EQ062 =  _LC2_B3 & !_LC3_B2
         #  _LC2_B3 & !_LC8_B11
         # !_LC2_B3 &  _LC3_B2 &  _LC8_B11;

-- Node name is '|UP3:44|:112' = '|UP3:44|MAR0' 
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = DFFE( _EQ063, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ063 =  _LC6_A12 &  _LC8_A19
         #  _LC8_A12 &  _LC8_A19
         #  _LC1_A12 & !_LC8_A19;

-- Node name is '|UP3:44|:111' = '|UP3:44|MAR1' 
-- Equation name is '_LC2_A24', type is buried 
_LC2_A24 = DFFE( _EQ064, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ064 =  _LC5_A24 &  _LC8_A19
         #  _LC6_A24 &  _LC8_A19
         #  _LC2_A24 & !_LC8_A19;

-- Node name is '|UP3:44|:110' = '|UP3:44|MAR2' 
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = DFFE( _EQ065, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ065 =  _LC4_A26 &  _LC8_A19
         #  _LC7_A16 &  _LC8_A19
         #  _LC4_A16 & !_LC8_A19;

-- Node name is '|UP3:44|:109' = '|UP3:44|MAR3' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFFE( _EQ066, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ066 =  _LC5_A1 &  _LC8_A19
         #  _LC8_A1 &  _LC8_A19
         #  _LC4_A1 & !_LC8_A19;

-- Node name is '|UP3:44|:108' = '|UP3:44|MAR4' 
-- Equation name is '_LC5_B22', type is buried 
_LC5_B22 = DFFE( _EQ067, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ067 =  _LC7_B22 &  _LC8_A19
         #  _LC8_A19 &  _LC8_B22
         #  _LC5_B22 & !_LC8_A19;

-- Node name is '|UP3:44|:107' = '|UP3:44|MAR5' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = DFFE( _EQ068, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ068 =  _LC5_B8 &  _LC8_A19
         #  _LC6_B8 &  _LC8_A19
         #  _LC4_B8 & !_LC8_A19;

-- Node name is '|UP3:44|:106' = '|UP3:44|MAR6' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFFE( _EQ069, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ069 =  _LC7_B2 &  _LC8_A19
         #  _LC8_A19 &  _LC8_B2
         #  _LC1_B2 & !_LC8_A19;

-- Node name is '|UP3:44|:105' = '|UP3:44|MAR7' 
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = DFFE( _EQ070, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ070 =  _LC7_B3 &  _LC8_A19
         #  _LC8_A19 &  _LC8_B3
         #  _LC4_B3 & !_LC8_A19;

-- Node name is '|UP3:44|:129' = '|UP3:44|ODR0' 
-- Equation name is '_LC8_A22', type is buried 
_LC8_A22 = DFFE( _EQ071, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ071 =  _LC2_A26 &  _LC3_A19
         # !_LC3_A19 &  _LC8_A22;

-- Node name is '|UP3:44|:128' = '|UP3:44|ODR1' 
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = DFFE( _EQ072, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ072 =  _LC2_A14 &  _LC3_A19
         #  _LC1_A14 & !_LC3_A19;

-- Node name is '|UP3:44|:127' = '|UP3:44|ODR2' 
-- Equation name is '_LC6_A26', type is buried 
_LC6_A26 = DFFE( _EQ073, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ073 =  _LC3_A19 &  _LC3_A26
         # !_LC3_A19 &  _LC6_A26;

-- Node name is '|UP3:44|:126' = '|UP3:44|ODR3' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = DFFE( _EQ074, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ074 =  _LC2_A1 &  _LC3_A19
         # !_LC3_A19 &  _LC6_A1;

-- Node name is '|UP3:44|:125' = '|UP3:44|ODR4' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = DFFE( _EQ075, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ075 =  _LC3_A19 &  _LC3_B18
         #  _LC1_B18 & !_LC3_A19;

-- Node name is '|UP3:44|:124' = '|UP3:44|ODR5' 
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = DFFE( _EQ076, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ076 =  _LC3_A19 &  _LC6_B18
         #  _LC1_A24 & !_LC3_A19;

-- Node name is '|UP3:44|:123' = '|UP3:44|ODR6' 
-- Equation name is '_LC7_A22', type is buried 
_LC7_A22 = DFFE( _EQ077, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ077 =  _LC3_A19 &  _LC5_B18
         # !_LC3_A19 &  _LC7_A22;

-- Node name is '|UP3:44|:122' = '|UP3:44|ODR7' 
-- Equation name is '_LC8_B18', type is buried 
_LC8_B18 = DFFE( _EQ078, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ078 =  _LC3_A19 &  _LC7_B18
         # !_LC3_A19 &  _LC8_B18;

-- Node name is '|UP3:44|:121' = '|UP3:44|ODR8' 
-- Equation name is '_LC2_A22', type is buried 
_LC2_A22 = DFFE( _EQ079, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ079 =  _LC1_A21 &  _LC3_A19
         #  _LC2_A22 & !_LC3_A19;

-- Node name is '|UP3:44|:120' = '|UP3:44|ODR9' 
-- Equation name is '_LC6_A22', type is buried 
_LC6_A22 = DFFE( _EQ080, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ080 =  _LC3_A19 &  _LC6_A13
         # !_LC3_A19 &  _LC6_A22;

-- Node name is '|UP3:44|:119' = '|UP3:44|ODR10' 
-- Equation name is '_LC4_A22', type is buried 
_LC4_A22 = DFFE( _EQ081, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ081 =  _LC1_A13 &  _LC3_A19
         # !_LC3_A19 &  _LC4_A22;

-- Node name is '|UP3:44|:118' = '|UP3:44|ODR11' 
-- Equation name is '_LC2_F11', type is buried 
_LC2_F11 = DFFE( _EQ082, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ082 =  _LC3_A19 &  _LC6_A21
         #  _LC2_F11 & !_LC3_A19;

-- Node name is '|UP3:44|:117' = '|UP3:44|ODR12' 
-- Equation name is '_LC3_A22', type is buried 
_LC3_A22 = DFFE( _EQ083, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ083 =  _LC2_A21 &  _LC3_A19
         # !_LC3_A19 &  _LC3_A22;

-- Node name is '|UP3:44|:116' = '|UP3:44|ODR13' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFFE( _EQ084, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ084 =  _LC3_A19 &  _LC7_A1
         #  _LC1_A1 & !_LC3_A19;

-- Node name is '|UP3:44|:115' = '|UP3:44|ODR14' 
-- Equation name is '_LC1_A22', type is buried 
_LC1_A22 = DFFE( _EQ085, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ085 =  _LC3_A17 &  _LC3_A19
         #  _LC1_A22 & !_LC3_A19;

-- Node name is '|UP3:44|:114' = '|UP3:44|ODR15' 
-- Equation name is '_LC1_A26', type is buried 
_LC1_A26 = DFFE( _EQ086, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ086 =  _LC3_A19 &  _LC8_A26
         #  _LC1_A26 & !_LC3_A19;

-- Node name is '|UP3:44|:146' = '|UP3:44|PC0' 
-- Equation name is '_LC7_A12', type is buried 
_LC7_A12 = DFFE( _EQ087, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ087 =  _LC4_A5 &  _LC4_A12
         #  _LC7_A12 & !_LC8_A20;

-- Node name is '|UP3:44|:145' = '|UP3:44|PC1' 
-- Equation name is '_LC7_A5', type is buried 
_LC7_A5  = DFFE( _EQ088, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ088 =  _LC2_A5 &  _LC4_A5
         #  _LC7_A5 & !_LC8_A20;

-- Node name is '|UP3:44|:144' = '|UP3:44|PC2' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = DFFE( _EQ089, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ089 =  _LC3_A16 &  _LC4_A5
         #  _LC5_A16 & !_LC8_A20;

-- Node name is '|UP3:44|:143' = '|UP3:44|PC3' 
-- Equation name is '_LC8_A16', type is buried 
_LC8_A16 = DFFE( _EQ090, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ090 =  _LC2_A16 &  _LC4_A5
         #  _LC8_A16 & !_LC8_A20;

-- Node name is '|UP3:44|:142' = '|UP3:44|PC4' 
-- Equation name is '_LC1_B22', type is buried 
_LC1_B22 = DFFE( _EQ091, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ091 =  _LC4_A5 &  _LC4_B22
         #  _LC1_B22 & !_LC8_A20;

-- Node name is '|UP3:44|:141' = '|UP3:44|PC5' 
-- Equation name is '_LC7_B8', type is buried 
_LC7_B8  = DFFE( _EQ092, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ092 =  _LC2_B8 &  _LC4_A5
         #  _LC7_B8 & !_LC8_A20;

-- Node name is '|UP3:44|:140' = '|UP3:44|PC6' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFFE( _EQ093, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ093 =  _LC4_A5 &  _LC5_B2
         #  _LC3_B2 & !_LC8_A20;

-- Node name is '|UP3:44|:139' = '|UP3:44|PC7' 
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = DFFE( _EQ094, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ094 =  _LC4_A5 &  _LC5_B3
         #  _LC2_B3 & !_LC8_A20;

-- Node name is '|UP3:44|state~1' 
-- Equation name is '_LC5_A4', type is buried 
_LC5_A4  = DFFE( _LC4_A4, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP3:44|state~2' 
-- Equation name is '_LC4_A4', type is buried 
_LC4_A4  = DFFE( _EQ095, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ095 =  _EC3_B & !_EC7_B &  _LC7_A15;

-- Node name is '|UP3:44|state~3' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = DFFE( _EQ096, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ096 = !_EC3_B &  _EC7_B &  _LC7_A15;

-- Node name is '|UP3:44|state~4' 
-- Equation name is '_LC7_A4', type is buried 
_LC7_A4  = DFFE( _EQ097, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ097 = !_EC3_B & !_EC7_B &  _LC7_A15;

-- Node name is '|UP3:44|state~5' 
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = DFFE( _EQ098, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ098 =  _EC2_A &  _EC3_B &  _LC2_A23;

-- Node name is '|UP3:44|state~6' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = DFFE( _EQ099, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ099 =  _EC2_A &  _EC3_B & !_EC7_B &  _LC3_A15;

-- Node name is '|UP3:44|state~7' 
-- Equation name is '_LC1_A8', type is buried 
_LC1_A8  = DFFE( _EQ100, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ100 =  _EC2_A & !_EC3_B &  _LC2_A23;

-- Node name is '|UP3:44|state~8' 
-- Equation name is '_LC6_A23', type is buried 
_LC6_A23 = DFFE( _EQ101, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ101 =  _EC2_A & !_EC3_B & !_EC7_B &  _LC3_A15;

-- Node name is '|UP3:44|state~9' 
-- Equation name is '_LC6_A19', type is buried 
_LC6_A19 = DFFE( _LC1_A19, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP3:44|state~10' 
-- Equation name is '_LC1_A19', type is buried 
_LC1_A19 = DFFE( _LC3_A23, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP3:44|state~11' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = DFFE( _EQ102, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ102 = !_EC2_A &  _EC3_B &  _EC7_B &  _LC3_A15;

-- Node name is '|UP3:44|state~12' 
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = DFFE( _EQ103, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ103 = !_EC2_A &  _EC3_B & !_EC7_B &  _LC3_A15;

-- Node name is '|UP3:44|state~13' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = DFFE( _EQ104, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ104 =  _LC7_A23
         # !_EC2_A & !_EC3_B &  _LC2_A23;

-- Node name is '|UP3:44|state~14' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = DFFE( _EQ105, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ105 = !_EC2_A & !_EC3_B & !_EC7_B &  _LC3_A15;

-- Node name is '|UP3:44|state~15' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = DFFE( _EQ106, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ106 =  _LC2_A4
         #  _LC8_A7
         #  _LC3_A20
         #  _LC5_A4;

-- Node name is '|UP3:44|state~16' 
-- Equation name is '_LC3_A20', type is buried 
_LC3_A20 = DFFE(!_LC1_A5, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP3:44|state~17' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = DFFE( VCC, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP3:44|~758~1' 
-- Equation name is '_LC4_A5', type is buried 
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ107);
  _EQ107 =  _LC1_A5 &  _LC8_A20;

-- Node name is '|UP3:44|~1967~1' 
-- Equation name is '_LC4_A20', type is buried 
-- synthesized logic cell 
_LC4_A20 = LCELL( _EQ108);
  _EQ108 = !_LC1_A5
         #  _LC3_A20
         # !_LC1_A4;

-- Node name is '|UP3:44|~2060~1' 
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ109);
  _EQ109 =  _LC3_A4
         #  _LC7_A4
         #  _LC6_A19
         # !_LC2_A8;

-- Node name is '|UP3:44|~2113~1' 
-- Equation name is '_LC2_A23', type is buried 
-- synthesized logic cell 
_LC2_A23 = LCELL( _EQ110);
  _EQ110 =  _EC7_B &  _LC3_A15;

-- Node name is '|UP3:44|~2125~1' 
-- Equation name is '_LC3_A15', type is buried 
-- synthesized logic cell 
_LC3_A15 = LCELL( _EQ111);
  _EQ111 = !_EC3_A & !_EC4_A &  _LC1_A15;

-- Node name is '|UP3:44|~2131~1' 
-- Equation name is '_LC1_A15', type is buried 
-- synthesized logic cell 
_LC1_A15 = LCELL( _EQ112);
  _EQ112 = !_EC1_A & !_EC7_A & !_EC8_A &  _LC1_A4;

-- Node name is '|UP3:44|~2131~2' 
-- Equation name is '_LC7_A15', type is buried 
-- synthesized logic cell 
_LC7_A15 = LCELL( _EQ113);
  _EQ113 = !_EC2_A &  _EC3_A & !_EC4_A &  _LC1_A15;

-- Node name is '|UP3:44|~2526~1' 
-- Equation name is '_LC6_A4', type is buried 
-- synthesized logic cell 
!_LC6_A4 = _LC6_A4~NOT;
_LC6_A4~NOT = LCELL( _EQ114);
  _EQ114 =  _LC2_A4
         #  _LC8_A7
         #  _LC1_A4
         # !_LC4_A4;

-- Node name is '|UP3:44|:2530' 
-- Equation name is '_LC3_A19', type is buried 
!_LC3_A19 = _LC3_A19~NOT;
_LC3_A19~NOT = LCELL( _EQ115);
  _EQ115 = !_LC3_A20 &  _LC7_A19
         # !_LC3_A20 & !_LC6_A4
         # !_LC1_A5;

-- Node name is '|UP3:44|:2581' 
-- Equation name is '_LC5_A20', type is buried 
!_LC5_A20 = _LC5_A20~NOT;
_LC5_A20~NOT = LCELL( _EQ116);
  _EQ116 = !_LC1_A4 & !_LC7_A20
         #  _LC3_A20
         # !_LC1_A5;

-- Node name is '|UP3:44|:2632' 
-- Equation name is '_LC1_A7', type is buried 
!_LC1_A7 = _LC1_A7~NOT;
_LC1_A7~NOT = LCELL( _EQ117);
  _EQ117 =  _LC1_A20 & !_LC7_A23
         #  _LC1_A20 & !_LC2_A8
         # !_LC1_A5;

-- Node name is '|UP3:44|:2668' 
-- Equation name is '_LC4_A19', type is buried 
!_LC4_A19 = _LC4_A19~NOT;
_LC4_A19~NOT = LCELL( _EQ118);
  _EQ118 =  _LC3_A23
         #  _LC1_A19;

-- Node name is '|UP3:44|~2681~1' 
-- Equation name is '_LC6_A7', type is buried 
-- synthesized logic cell 
!_LC6_A7 = _LC6_A7~NOT;
_LC6_A7~NOT = LCELL( _EQ119);
  _EQ119 =  _LC2_A8 & !_LC8_A8;

-- Node name is '|UP3:44|:2681' 
-- Equation name is '_LC8_A19', type is buried 
!_LC8_A19 = _LC8_A19~NOT;
_LC8_A19~NOT = LCELL( _EQ120);
  _EQ120 =  _LC3_A23 & !_LC6_A7 & !_LC7_A23
         #  _LC1_A19 & !_LC6_A7 & !_LC7_A23;

-- Node name is '|UP3:44|:2713' 
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ121);
  _EQ121 = !_LC1_A23 & !_LC6_A19 &  _LC8_A23
         #  _LC4_A8 & !_LC6_A19;

-- Node name is '|UP3:44|~2734~1' 
-- Equation name is '_LC2_A8', type is buried 
-- synthesized logic cell 
!_LC2_A8 = _LC2_A8~NOT;
_LC2_A8~NOT = LCELL( _EQ122);
  _EQ122 =  _LC5_A23
         #  _LC4_A23;

-- Node name is '|UP3:44|:2734' 
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ123);
  _EQ123 = !_LC4_A19 & !_LC6_A7 & !_LC7_A23
         #  _LC4_A7 & !_LC6_A7 & !_LC7_A23;

-- Node name is '|UP3:44|~2785~1' 
-- Equation name is '_LC3_A7', type is buried 
-- synthesized logic cell 
!_LC3_A7 = _LC3_A7~NOT;
_LC3_A7~NOT = LCELL( _EQ124);
  _EQ124 = !_LC1_A23 & !_LC4_A8 &  _LC5_A19 &  _LC8_A23;

-- Node name is '|UP3:44|~2785~2' 
-- Equation name is '_LC7_A19', type is buried 
-- synthesized logic cell 
_LC7_A19 = LCELL( _EQ125);
  _EQ125 =  _LC3_A23
         #  _LC1_A19
         #  _LC7_A23;

-- Node name is '|UP3:44|~2836~1' 
-- Equation name is '_LC8_A8', type is buried 
-- synthesized logic cell 
!_LC8_A8 = _LC8_A8~NOT;
_LC8_A8~NOT = LCELL( _EQ126);
  _EQ126 =  _LC1_A5 &  _LC1_A20;

-- Node name is '|UP3:44|~2836~2' 
-- Equation name is '_LC5_A8', type is buried 
-- synthesized logic cell 
_LC5_A8  = LCELL( _EQ127);
  _EQ127 = !_LC5_A19
         # !_LC2_A8;

-- Node name is '|UP3:44|:2836' 
-- Equation name is '_LC3_A8', type is buried 
!_LC3_A8 = _LC3_A8~NOT;
_LC3_A8~NOT = LCELL( _EQ128);
  _EQ128 =  _LC5_A8
         #  _LC6_A23
         # !_LC1_A8
         #  _LC8_A8;

-- Node name is '|UP3:44|:2873' 
-- Equation name is '_LC7_A8', type is buried 
!_LC7_A8 = _LC7_A8~NOT;
_LC7_A8~NOT = LCELL( _EQ129);
  _EQ129 = !_LC5_A19 & !_LC5_A23
         # !_LC5_A23 & !_LC6_A23;

-- Node name is '|UP3:44|:2887' 
-- Equation name is '_LC6_A8', type is buried 
!_LC6_A8 = _LC6_A8~NOT;
_LC6_A8~NOT = LCELL( _EQ130);
  _EQ130 = !_LC7_A8
         #  _LC4_A23
         # !_LC1_A20
         # !_LC1_A5;

-- Node name is '|UP3:44|~2909~1' 
-- Equation name is '_LC4_A8', type is buried 
-- synthesized logic cell 
_LC4_A8  = LCELL( _EQ131);
  _EQ131 =  _LC6_A23
         #  _LC1_A8;

-- Node name is '|UP3:44|:2909' 
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = LCELL( _EQ132);
  _EQ132 =  _LC4_A8
         #  _LC1_A23
         #  _LC8_A23;

-- Node name is '|UP3:44|~2938~1' 
-- Equation name is '_LC1_A20', type is buried 
-- synthesized logic cell 
!_LC1_A20 = _LC1_A20~NOT;
_LC1_A20~NOT = LCELL( _EQ133);
  _EQ133 =  _LC3_A20
         #  _LC1_A4;

-- Node name is '|UP3:44|~2938~2' 
-- Equation name is '_LC2_A10', type is buried 
-- synthesized logic cell 
!_LC2_A10 = _LC2_A10~NOT;
_LC2_A10~NOT = LCELL( _EQ134);
  _EQ134 =  _LC4_A23
         # !_LC1_A20;

-- Node name is '|UP3:44|:2938' 
-- Equation name is '_LC1_A10', type is buried 
!_LC1_A10 = _LC1_A10~NOT;
_LC1_A10~NOT = LCELL( _EQ135);
  _EQ135 = !_LC2_A10
         # !_LC5_A19 & !_LC5_A23
         # !_LC5_A23 & !_LC8_A7;

-- Node name is '|UP3:44|~2945~1' 
-- Equation name is '_LC4_B18', type is buried 
-- synthesized logic cell 
!_LC4_B18 = _LC4_B18~NOT;
_LC4_B18~NOT = LCELL( _EQ136);
  _EQ136 =  _LC7_B18
         #  _LC5_B18
         #  _LC6_B18
         #  _LC3_B18;

-- Node name is '|UP3:44|~2945~2' 
-- Equation name is '_LC4_A21', type is buried 
-- synthesized logic cell 
!_LC4_A21 = _LC4_A21~NOT;
_LC4_A21~NOT = LCELL( _EQ137);
  _EQ137 =  _LC6_A13
         #  _LC1_A21
         # !_LC3_A4;

-- Node name is '|UP3:44|~2945~3' 
-- Equation name is '_LC8_A21', type is buried 
-- synthesized logic cell 
!_LC8_A21 = _LC8_A21~NOT;
_LC8_A21~NOT = LCELL( _EQ138);
  _EQ138 =  _LC3_A17
         #  _LC7_A1
         #  _LC2_A21
         #  _LC6_A21;

-- Node name is '|UP3:44|~2945~4' 
-- Equation name is '_LC5_A21', type is buried 
-- synthesized logic cell 
!_LC5_A21 = _LC5_A21~NOT;
_LC5_A21~NOT = LCELL( _EQ139);
  _EQ139 =  _LC1_A13
         # !_LC4_A21
         #  _LC2_A14
         # !_LC8_A21;

-- Node name is '|UP3:44|~2945~5' 
-- Equation name is '_LC5_A26', type is buried 
-- synthesized logic cell 
!_LC5_A26 = _LC5_A26~NOT;
_LC5_A26~NOT = LCELL( _EQ140);
  _EQ140 =  _LC2_A1
         #  _LC3_A26
         #  _LC8_A26
         #  _LC2_A26;

-- Node name is '|UP3:44|:2953' 
-- Equation name is '_LC6_A20', type is buried 
_LC6_A20 = LCELL( _EQ141);
  _EQ141 = !_LC4_B18 & !_LC7_A4
         # !_LC5_A21 & !_LC7_A4
         # !_LC5_A26 & !_LC7_A4;

-- Node name is '|UP3:44|~3085~1' 
-- Equation name is '_LC5_A19', type is buried 
-- synthesized logic cell 
!_LC5_A19 = _LC5_A19~NOT;
_LC5_A19~NOT = LCELL( _EQ142);
  _EQ142 =  _LC7_A23
         #  _LC3_A23
         #  _LC1_A19
         #  _LC6_A19;

-- Node name is '|UP3:44|:3085' 
-- Equation name is '_LC7_A20', type is buried 
!_LC7_A20 = _LC7_A20~NOT;
_LC7_A20~NOT = LCELL( _EQ143);
  _EQ143 =  _LC6_A20
         # !_LC5_A19
         # !_LC2_A8
         #  _LC8_A7;

-- Node name is '|UP3:44|:3089' 
-- Equation name is '_LC8_A20', type is buried 
!_LC8_A20 = _LC8_A20~NOT;
_LC8_A20~NOT = LCELL( _EQ144);
  _EQ144 =  _LC1_A5 &  _LC3_A20
         # !_LC1_A4 &  _LC1_A5 & !_LC7_A20;

-- Node name is '|UP3:44|:3193' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = LCELL( _EQ145);
  _EQ145 =  _LC2_A8 &  _LC3_A23 & !_LC7_A23 & !_LC8_A8;

-- Node name is '|UP3:44|:3283' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ146);
  _EQ146 =  _LC5_A7 &  _LC7_B18;

-- Node name is '|UP3:44|:3289' 
-- Equation name is '_LC5_A22', type is buried 
_LC5_A22 = LCELL( _EQ147);
  _EQ147 =  _LC5_A7 &  _LC5_B18;

-- Node name is '|UP3:44|:3295' 
-- Equation name is '_LC7_A24', type is buried 
_LC7_A24 = LCELL( _EQ148);
  _EQ148 =  _LC5_A7 &  _LC6_B18;

-- Node name is '|UP3:44|:3301' 
-- Equation name is '_LC1_B13', type is buried 
_LC1_B13 = LCELL( _EQ149);
  _EQ149 =  _LC3_B18 &  _LC5_A7;

-- Node name is '|UP3:44|:3307' 
-- Equation name is '_LC8_A25', type is buried 
_LC8_A25 = LCELL( _EQ150);
  _EQ150 =  _LC2_A1 &  _LC5_A7;

-- Node name is '|UP3:44|:3313' 
-- Equation name is '_LC3_A25', type is buried 
_LC3_A25 = LCELL( _EQ151);
  _EQ151 =  _LC3_A26 &  _LC5_A7;

-- Node name is '|UP3:44|:3319' 
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ152);
  _EQ152 =  _LC2_A14 &  _LC5_A7;

-- Node name is '|UP3:44|:3330' 
-- Equation name is '_LC7_A7', type is buried 
!_LC7_A7 = _LC7_A7~NOT;
_LC7_A7~NOT = LCELL( _EQ153);
  _EQ153 = !_LC3_A7 & !_LC6_A7
         #  _LC3_A8
         #  _LC6_A8;

-- Node name is '|UP3:44|:3334' 
-- Equation name is '_LC2_A7', type is buried 
!_LC2_A7 = _LC2_A7~NOT;
_LC2_A7~NOT = LCELL( _EQ154);
  _EQ154 = !_LC3_A7 & !_LC6_A7
         #  _LC3_A8
         # !_LC6_A8;

-- Node name is '|UP3:44|:3423' 
-- Equation name is '_LC6_A15', type is buried 
_LC6_A15 = LCELL( _EQ155);
  _EQ155 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC4_A &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3438' 
-- Equation name is '_LC8_A15', type is buried 
_LC8_A15 = LCELL( _EQ156);
  _EQ156 =  _EC8_A &  _LC2_A7 & !_LC7_A7
         # !_LC2_A7 & !_LC3_A8 & !_LC7_A7;

-- Node name is '|UP3:44|:3453' 
-- Equation name is '_LC5_A15', type is buried 
_LC5_A15 = LCELL( _EQ157);
  _EQ157 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC7_A &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3468' 
-- Equation name is '_LC4_A15', type is buried 
_LC4_A15 = LCELL( _EQ158);
  _EQ158 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC1_A &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3483' 
-- Equation name is '_LC2_A15', type is buried 
_LC2_A15 = LCELL( _EQ159);
  _EQ159 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC3_A &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3498' 
-- Equation name is '_LC6_A11', type is buried 
_LC6_A11 = LCELL( _EQ160);
  _EQ160 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC2_A &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3513' 
-- Equation name is '_LC4_A11', type is buried 
_LC4_A11 = LCELL( _EQ161);
  _EQ161 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC3_B &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3528' 
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = LCELL( _EQ162);
  _EQ162 = !_LC2_A7 & !_LC3_A8 & !_LC7_A7
         #  _EC7_B &  _LC2_A7 & !_LC7_A7;

-- Node name is '|UP3:44|:3538' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ163);
  _EQ163 =  _EC1_B &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC3_B3;

-- Node name is '|UP3:44|:3553' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ164);
  _EQ164 =  _EC4_B &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC4_B2;

-- Node name is '|UP3:44|:3568' 
-- Equation name is '_LC8_B8', type is buried 
_LC8_B8  = LCELL( _EQ165);
  _EQ165 =  _EC6_B &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         #  _LC1_B8 & !_LC2_A7;

-- Node name is '|UP3:44|:3583' 
-- Equation name is '_LC2_B22', type is buried 
_LC2_B22 = LCELL( _EQ166);
  _EQ166 =  _EC8_B &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC3_B22;

-- Node name is '|UP3:44|:3598' 
-- Equation name is '_LC4_A25', type is buried 
_LC4_A25 = LCELL( _EQ167);
  _EQ167 =  _EC2_B &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC3_A18;

-- Node name is '|UP3:44|:3613' 
-- Equation name is '_LC2_A25', type is buried 
_LC2_A25 = LCELL( _EQ168);
  _EQ168 =  _EC5_B &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC8_A18;

-- Node name is '|UP3:44|:3628' 
-- Equation name is '_LC8_A24', type is buried 
_LC8_A24 = LCELL( _EQ169);
  _EQ169 =  _EC6_A &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC4_A24;

-- Node name is '|UP3:44|:3643' 
-- Equation name is '_LC2_A12', type is buried 
_LC2_A12 = LCELL( _EQ170);
  _EQ170 =  _EC5_A &  _LC2_A7
         # !_LC2_A7 & !_LC3_A8
         # !_LC2_A7 &  _LC3_A12;

-- Node name is '|UP3:44|:3751' 
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = LCELL( _EQ171);
  _EQ171 =  _EC1_B & !_LC5_A20
         #  _EC1_B &  _LC1_A4
         # !_LC1_A4 &  _LC3_B3 &  _LC5_A20;

-- Node name is '|UP3:44|:3764' 
-- Equation name is '_LC8_B3', type is buried 
_LC8_B3  = LCELL( _EQ172);
  _EQ172 = !_LC1_A7 &  _LC2_B3 & !_LC5_A20;

-- Node name is '|UP3:44|:3765' 
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = LCELL( _EQ173);
  _EQ173 =  _LC5_A20 &  _LC6_B3
         #  _LC1_A7 & !_LC5_A20 &  _LC7_B18;

-- Node name is '|UP3:44|:3769' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = LCELL( _EQ174);
  _EQ174 =  _EC4_B & !_LC5_A20
         #  _EC4_B &  _LC1_A4
         # !_LC1_A4 &  _LC4_B2 &  _LC5_A20;

-- Node name is '|UP3:44|:3776' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = LCELL( _EQ175);
  _EQ175 = !_LC1_A7 &  _LC3_B2 & !_LC5_A20;

-- Node name is '|UP3:44|:3777' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = LCELL( _EQ176);
  _EQ176 =  _LC5_A20 &  _LC6_B2
         #  _LC1_A7 & !_LC5_A20 &  _LC5_B18;

-- Node name is '|UP3:44|:3781' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ177);
  _EQ177 =  _EC6_B & !_LC5_A20
         #  _EC6_B &  _LC1_A4
         # !_LC1_A4 &  _LC1_B8 &  _LC5_A20;

-- Node name is '|UP3:44|:3788' 
-- Equation name is '_LC6_B8', type is buried 
_LC6_B8  = LCELL( _EQ178);
  _EQ178 = !_LC1_A7 & !_LC5_A20 &  _LC7_B8;

-- Node name is '|UP3:44|:3789' 
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = LCELL( _EQ179);
  _EQ179 =  _LC3_B8 &  _LC5_A20
         #  _LC1_A7 & !_LC5_A20 &  _LC6_B18;

-- Node name is '|UP3:44|:3793' 
-- Equation name is '_LC6_B22', type is buried 
_LC6_B22 = LCELL( _EQ180);
  _EQ180 =  _EC8_B & !_LC5_A20
         #  _EC8_B &  _LC1_A4
         # !_LC1_A4 &  _LC3_B22 &  _LC5_A20;

-- Node name is '|UP3:44|:3800' 
-- Equation name is '_LC8_B22', type is buried 
_LC8_B22 = LCELL( _EQ181);
  _EQ181 = !_LC1_A7 &  _LC1_B22 & !_LC5_A20;

-- Node name is '|UP3:44|:3801' 
-- Equation name is '_LC7_B22', type is buried 
_LC7_B22 = LCELL( _EQ182);
  _EQ182 =  _LC5_A20 &  _LC6_B22
         #  _LC1_A7 &  _LC3_B18 & !_LC5_A20;

-- Node name is '|UP3:44|:3805' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = LCELL( _EQ183);
  _EQ183 =  _EC2_B & !_LC5_A20
         #  _EC2_B &  _LC1_A4
         # !_LC1_A4 &  _LC3_A18 &  _LC5_A20;

-- Node name is '|UP3:44|:3812' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ184);
  _EQ184 = !_LC1_A7 & !_LC5_A20 &  _LC8_A16;

-- Node name is '|UP3:44|:3813' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ185);
  _EQ185 =  _LC3_A1 &  _LC5_A20
         #  _LC1_A7 &  _LC2_A1 & !_LC5_A20;

-- Node name is '|UP3:44|:3817' 
-- Equation name is '_LC7_A26', type is buried 
_LC7_A26 = LCELL( _EQ186);
  _EQ186 =  _EC5_B & !_LC5_A20
         #  _EC5_B &  _LC1_A4
         # !_LC1_A4 &  _LC5_A20 &  _LC8_A18;

-- Node name is '|UP3:44|:3824' 
-- Equation name is '_LC7_A16', type is buried 
_LC7_A16 = LCELL( _EQ187);
  _EQ187 = !_LC1_A7 &  _LC5_A16 & !_LC5_A20;

-- Node name is '|UP3:44|:3825' 
-- Equation name is '_LC4_A26', type is buried 
_LC4_A26 = LCELL( _EQ188);
  _EQ188 =  _LC5_A20 &  _LC7_A26
         #  _LC1_A7 &  _LC3_A26 & !_LC5_A20;

-- Node name is '|UP3:44|:3829' 
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = LCELL( _EQ189);
  _EQ189 =  _EC6_A & !_LC5_A20
         #  _EC6_A &  _LC1_A4
         # !_LC1_A4 &  _LC4_A24 &  _LC5_A20;

-- Node name is '|UP3:44|:3836' 
-- Equation name is '_LC6_A24', type is buried 
_LC6_A24 = LCELL( _EQ190);
  _EQ190 = !_LC1_A7 & !_LC5_A20 &  _LC7_A5;

-- Node name is '|UP3:44|:3837' 
-- Equation name is '_LC5_A24', type is buried 
_LC5_A24 = LCELL( _EQ191);
  _EQ191 =  _LC3_A24 &  _LC5_A20
         #  _LC1_A7 &  _LC2_A14 & !_LC5_A20;

-- Node name is '|UP3:44|:3841' 
-- Equation name is '_LC5_A12', type is buried 
_LC5_A12 = LCELL( _EQ192);
  _EQ192 =  _EC5_A & !_LC5_A20
         #  _EC5_A &  _LC1_A4
         # !_LC1_A4 &  _LC3_A12 &  _LC5_A20;

-- Node name is '|UP3:44|:3848' 
-- Equation name is '_LC8_A12', type is buried 
_LC8_A12 = LCELL( _EQ193);
  _EQ193 = !_LC1_A7 & !_LC5_A20 &  _LC7_A12;

-- Node name is '|UP3:44|:3849' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = LCELL( _EQ194);
  _EQ194 =  _LC5_A12 &  _LC5_A20
         #  _LC1_A7 &  _LC2_A26 & !_LC5_A20;

-- Node name is '|UP3:44|:3855' 
-- Equation name is '_LC2_A20', type is buried 
!_LC2_A20 = _LC2_A20~NOT;
_LC2_A20~NOT = LCELL( _EQ195);
  _EQ195 = !_LC1_A5
         # !_LC1_A20
         # !_LC7_A20
         #  _LC6_A20;

-- Node name is '|UP3:44|:3893' 
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = LCELL( _EQ196);
  _EQ196 =  _LC2_A20 &  _LC3_B3
         #  _LC1_B11 & !_LC2_A20;

-- Node name is '|UP3:44|:3905' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ197);
  _EQ197 =  _LC2_A20 &  _LC4_B2
         # !_LC2_A20 &  _LC3_B2 & !_LC8_B11
         # !_LC2_A20 & !_LC3_B2 &  _LC8_B11;

-- Node name is '|UP3:44|:3914' 
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ198);
  _EQ198 = !_LC2_A20 & !_LC3_B11 &  _LC7_B8
         # !_LC2_A20 &  _LC3_B11 & !_LC7_B8
         #  _LC1_B8 &  _LC2_A20;

-- Node name is '|UP3:44|:3923' 
-- Equation name is '_LC4_B22', type is buried 
_LC4_B22 = LCELL( _EQ199);
  _EQ199 =  _LC2_A20 &  _LC3_B22
         #  _LC1_B22 & !_LC2_A20 & !_LC6_A16
         # !_LC1_B22 & !_LC2_A20 &  _LC6_A16;

-- Node name is '|UP3:44|:3932' 
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = LCELL( _EQ200);
  _EQ200 =  _LC2_A20 &  _LC3_A18
         # !_LC1_A16 & !_LC2_A20 &  _LC8_A16
         #  _LC1_A16 & !_LC2_A20 & !_LC8_A16;

-- Node name is '|UP3:44|:3941' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ201);
  _EQ201 = !_LC2_A20 &  _LC5_A16 & !_LC6_A5
         # !_LC2_A20 & !_LC5_A16 &  _LC6_A5
         #  _LC2_A20 &  _LC8_A18;

-- Node name is '|UP3:44|:3950' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ202);
  _EQ202 =  _LC2_A20 &  _LC4_A24
         # !_LC2_A20 & !_LC7_A5 &  _LC7_A12
         # !_LC2_A20 &  _LC7_A5 & !_LC7_A12;

-- Node name is '|UP3:44|:3959' 
-- Equation name is '_LC4_A12', type is buried 
_LC4_A12 = LCELL( _EQ203);
  _EQ203 =  _LC2_A20 &  _LC3_A12
         # !_LC2_A20 & !_LC7_A12;

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_A', type is memory 
_EC5_A   = MEMORY_SEGMENT( _LC5_A14, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_A', type is memory 
_EC6_A   = MEMORY_SEGMENT( _LC3_A14, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_B', type is memory 
_EC5_B   = MEMORY_SEGMENT( _LC7_A25, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_B', type is memory 
_EC2_B   = MEMORY_SEGMENT( _LC5_A25, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_B', type is memory 
_EC8_B   = MEMORY_SEGMENT( _LC5_B10, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_B', type is memory 
_EC6_B   = MEMORY_SEGMENT( _LC3_B10, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_B', type is memory 
_EC4_B   = MEMORY_SEGMENT( _LC2_B10, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( _LC4_B10, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_B', type is memory 
_EC7_B   = MEMORY_SEGMENT( _LC7_A13, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_B', type is memory 
_EC3_B   = MEMORY_SEGMENT( _LC4_A13, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_A', type is memory 
_EC2_A   = MEMORY_SEGMENT( _LC3_A13, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_A', type is memory 
_EC3_A   = MEMORY_SEGMENT( _LC3_A21, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( _LC6_A17, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_A', type is memory 
_EC7_A   = MEMORY_SEGMENT( _LC5_A17, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_A', type is memory 
_EC8_A   = MEMORY_SEGMENT( _LC1_A17, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:31|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_A', type is memory 
_EC4_A   = MEMORY_SEGMENT( _LC2_A17, GLOBAL( clk), VCC, _LC2_A19, VCC, _LC1_A12, _LC2_A24, _LC4_A16, _LC4_A1, _LC5_B22, _LC4_B8, _LC1_B2, _LC4_B3, VCC, VCC, VCC,);



Project Information                    e:\vhdldesigns\ee231\14up3\system01.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:22


Memory Allocated
-----------------

Peak memory allocated during compilation  = 35,546K
