INFO: [VRFC 10-2263] Analyzing Verilog file "C:/bvp/project_15/project_15.srcs/sources_1/new/gate_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
