/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [23:0] celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_5z[18] & celloutsig_1_3z);
  assign celloutsig_1_3z = in_data[106] ^ celloutsig_1_1z;
  assign celloutsig_1_11z = { in_data[171:158], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z } + { celloutsig_1_5z[11:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[181:174] === { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_5z[5:0], celloutsig_1_10z } >= { celloutsig_1_11z[8], celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_1_1z = { in_data[164:160], celloutsig_1_0z } <= { in_data[177:173], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_11z[20:8], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z } <= { celloutsig_1_5z[21:7], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_10z = ! { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[159]);
  assign celloutsig_1_4z = | { in_data[131:119], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = | { celloutsig_1_11z[20:12], celloutsig_1_8z };
  assign celloutsig_1_7z = ^ { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_12z = in_data[176:174] >>> { celloutsig_1_5z[20:19], celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_2z[9:6] ^ in_data[83:80];
  assign celloutsig_1_0z = ~((in_data[103] & in_data[172]) | in_data[112]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_1_5z = { in_data[125:106], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_6z = in_data[166:163];
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_2z = in_data[32:23];
  assign { out_data[128], out_data[96], out_data[41:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
