0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.sim/sim_1/behav/xsim/glbl.v,1669211484,verilog,,,,glbl,,,,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/new/CPU_tb.v,1669211484,verilog,,,,CPU_tb,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/defines.vh,rv32_ImmGen,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v,1669229279,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v,,prv32_ALU,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/DFlip_flop.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v,,DFlip_flop,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/MUX2x1.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v,,MUX2x1,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v,,N_bit_MUX,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp2.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v,,Register_File,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/Exp4.v,1669227802,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/Forwarding_unit.v,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/defines.vh,ALU_Control_Unit,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v,1669228894,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v,,Control_Unit,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/new/N_bit_register.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v,,N_bit_register,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/Forwarding_unit.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/VerilogSrc/ImmGen.v,,Forwarding_unit,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/MUX4x1.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v,,MUX4x1,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/N_BIT_4x1mux.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_3/lab_3.srcs/sources_1/new/N_bit_MUX.v,,N_BIT_4x1mux,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Cycle_CPU.v,1669234386,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Ported_Memory.v,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/defines.vh,Single_Cycle_CPU,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/Single_Ported_Memory.v,1669234788,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/defines.vh,Single_Ported_Memory,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/control_branches.v,1669211484,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/imports/marammahmoudi/lab_4/lab_4.srcs/sources_1/new/exp3.v,,control_branches,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/defines.vh,1669211484,verilog,,,,,,,,,,,,
C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sources_1/new/shifter.v,1669218702,verilog,,C:/Users/ikrame.rekabi/Documents/GitHub/Pipelined_RiscV_Processor/lab5_Maram_Ikrame.srcs/sim_1/new/CPU_tb.v,,shifter,,,../../../../lab5_Maram_Ikrame.srcs/sources_1/new,,,,,
