// Seed: 3330714740
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_7,
    output wor id_5
);
  assign id_0 = 1'd0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    output uwire id_8,
    output wor id_9,
    output tri1 id_10,
    input tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    input wor id_15,
    output supply1 id_16,
    output tri1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input supply1 id_20,
    output wire id_21,
    input wand id_22,
    output tri id_23,
    input supply1 id_24
);
  module_0(
      id_19, id_1, id_17, id_15, id_22, id_17
  );
  assign id_19 = 1 < id_18;
endmodule
