Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 01:51:22 2025
| Host         : DESKTOP-RS05GR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       529         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (529)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1304)
5. checking no_input_delay (6)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (529)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 507 register/latch pins with no clock driven by root clock pin: game_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1304)
---------------------------------------------------
 There are 1304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.376        0.000                      0                 1426        0.091        0.000                      0                 1426        3.000        0.000                       0                   363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.376        0.000                      0                 1426        0.091        0.000                      0                 1426        4.196        0.000                       0                   359  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst/inst/clk_in1
  To Clock:  inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 0.456ns (5.467%)  route 7.885ns (94.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 6.687 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.634    -2.387    drawcon_inst/clk_out1
    SLICE_X39Y85         FDRE                                         r  drawcon_inst/bg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  drawcon_inst/bg_addr_reg[5]/Q
                         net (fo=56, routed)          7.885     5.954    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.726     6.687    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417     7.104    
                         clock uncertainty           -0.208     6.896    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.330    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 0.456ns (5.502%)  route 7.831ns (94.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 6.683 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.635    -2.386    drawcon_inst/clk_out1
    SLICE_X39Y87         FDRE                                         r  drawcon_inst/bg_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  drawcon_inst/bg_addr_reg[13]/Q
                         net (fo=58, routed)          7.831     5.901    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y6          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.722     6.683    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.100    
                         clock uncertainty           -0.208     6.892    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.326    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.326    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.456ns (5.528%)  route 7.793ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 6.683 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.635    -2.386    drawcon_inst/clk_out1
    SLICE_X39Y87         FDRE                                         r  drawcon_inst/bg_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  drawcon_inst/bg_addr_reg[11]/Q
                         net (fo=56, routed)          7.793     5.862    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y6          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.722     6.683    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.100    
                         clock uncertainty           -0.208     6.892    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.326    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.326    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 0.456ns (5.528%)  route 7.792ns (94.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.709ns = ( 6.683 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.634    -2.387    drawcon_inst/clk_out1
    SLICE_X39Y85         FDRE                                         r  drawcon_inst/bg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  drawcon_inst/bg_addr_reg[4]/Q
                         net (fo=56, routed)          7.792     5.861    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y6          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.722     6.683    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.100    
                         clock uncertainty           -0.208     6.892    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.326    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.326    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 0.456ns (5.517%)  route 7.810ns (94.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 6.724 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.634    -2.387    drawcon_inst/clk_out1
    SLICE_X39Y86         FDRE                                         r  drawcon_inst/bg_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  drawcon_inst/bg_addr_reg[10]/Q
                         net (fo=56, routed)          7.810     5.878    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.763     6.724    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.141    
                         clock uncertainty           -0.208     6.933    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.367    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 0.456ns (5.571%)  route 7.729ns (94.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 6.687 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.635    -2.386    drawcon_inst/clk_out1
    SLICE_X39Y87         FDRE                                         r  drawcon_inst/bg_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  drawcon_inst/bg_addr_reg[11]/Q
                         net (fo=56, routed)          7.729     5.799    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.726     6.687    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417     7.104    
                         clock uncertainty           -0.208     6.896    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.330    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 0.456ns (5.584%)  route 7.710ns (94.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 6.671 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.635    -2.386    drawcon_inst/clk_out1
    SLICE_X39Y87         FDRE                                         r  drawcon_inst/bg_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  drawcon_inst/bg_addr_reg[11]/Q
                         net (fo=56, routed)          7.710     5.780    drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.710     6.671    drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.417     7.088    
                         clock uncertainty           -0.208     6.880    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.314    drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.456ns (5.597%)  route 7.692ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 6.687 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.634    -2.387    drawcon_inst/clk_out1
    SLICE_X39Y85         FDRE                                         r  drawcon_inst/bg_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.931 r  drawcon_inst/bg_addr_reg[4]/Q
                         net (fo=56, routed)          7.692     5.760    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.726     6.687    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417     7.104    
                         clock uncertainty           -0.208     6.896    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.330    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 0.456ns (5.591%)  route 7.699ns (94.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 6.687 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.624    -2.397    drawcon_inst/clk_out1
    SLICE_X44Y81         FDRE                                         r  drawcon_inst/bg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.456    -1.941 r  drawcon_inst/bg_addr_reg[1]/Q
                         net (fo=56, routed)          7.699     5.758    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.726     6.687    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417     7.104    
                         clock uncertainty           -0.208     6.896    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566     6.330    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.330    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 0.456ns (5.643%)  route 7.625ns (94.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 6.724 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.635    -2.386    drawcon_inst/clk_out1
    SLICE_X39Y87         FDRE                                         r  drawcon_inst/bg_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  drawcon_inst/bg_addr_reg[11]/Q
                         net (fo=56, routed)          7.625     5.695    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y0          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.763     6.724    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.141    
                         clock uncertainty           -0.208     6.933    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.367    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  0.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.214%)  route 0.169ns (50.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  drawcon_inst/bul12_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  drawcon_inst/bul12_addr_reg[5]/Q
                         net (fo=3, routed)           0.169    -0.521    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.874    -1.236    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.794    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.611    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 drawcon_inst/bul25_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/tBulletFive/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.537%)  route 0.167ns (50.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.565    -0.849    drawcon_inst/clk_out1
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  drawcon_inst/bul25_addr_reg[5]/Q
                         net (fo=3, routed)           0.167    -0.518    drawcon_inst/tBulletFive/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y28         RAMB18E1                                     r  drawcon_inst/tBulletFive/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.876    -1.234    drawcon_inst/tBulletFive/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  drawcon_inst/tBulletFive/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.609    drawcon_inst/tBulletFive/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.214%)  route 0.169ns (50.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  drawcon_inst/bul12_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  drawcon_inst/bul12_addr_reg[5]/Q
                         net (fo=3, routed)           0.169    -0.521    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.872    -1.238    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.796    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.613    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 drawcon_inst/bul11_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.537%)  route 0.167ns (50.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.565    -0.849    drawcon_inst/clk_out1
    SLICE_X8Y77          FDRE                                         r  drawcon_inst/bul11_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  drawcon_inst/bul11_addr_reg[5]/Q
                         net (fo=3, routed)           0.167    -0.518    drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.873    -1.237    drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.795    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.612    drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 drawcon_inst/bul23_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.214%)  route 0.169ns (50.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.566    -0.848    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  drawcon_inst/bul23_addr_reg[5]/Q
                         net (fo=3, routed)           0.169    -0.515    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y29         RAMB18E1                                     r  drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.876    -1.234    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.609    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 drawcon_inst/bul23_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.214%)  route 0.169ns (50.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.566    -0.848    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  drawcon_inst/bul23_addr_reg[5]/Q
                         net (fo=3, routed)           0.169    -0.515    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y29         RAMB18E1                                     r  drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.873    -1.237    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.795    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.612    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 drawcon_inst/bul13_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.797%)  route 0.168ns (53.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.561    -0.853    drawcon_inst/clk_out1
    SLICE_X62Y81         FDRE                                         r  drawcon_inst/bul13_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.705 r  drawcon_inst/bul13_addr_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.537    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y32         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.874    -1.236    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.794    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.664    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.073%)  route 0.173ns (53.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  drawcon_inst/bul12_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.148    -0.706 r  drawcon_inst/bul12_addr_reg[2]/Q
                         net (fo=6, routed)           0.173    -0.533    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.874    -1.236    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.794    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.664    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.298%)  route 0.172ns (53.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X62Y80         FDRE                                         r  drawcon_inst/bul12_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.148    -0.706 r  drawcon_inst/bul12_addr_reg[2]/Q
                         net (fo=6, routed)           0.172    -0.534    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.872    -1.238    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.796    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.666    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 drawcon_inst/bul23_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.514%)  route 0.177ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.566    -0.848    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.700 r  drawcon_inst/bul23_addr_reg[2]/Q
                         net (fo=6, routed)           0.177    -0.523    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y29         RAMB18E1                                     r  drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.876    -1.234    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130    -0.662    drawcon_inst/tBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y0      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y1      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y5      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y6      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y6      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y7      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y12     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y13     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y10     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X3Y11     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y85     drawcon_inst/bg_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y85     drawcon_inst/bg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y86     drawcon_inst/bg_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y86     drawcon_inst/bg_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y85     drawcon_inst/bg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X48Y85     drawcon_inst/bg_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y86     drawcon_inst/bg_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y86     drawcon_inst/bg_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X39Y87     drawcon_inst/bg_addr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1314 Endpoints
Min Delay          1314 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sht_btn
                            (input port)
  Destination:            outLED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.533ns  (logic 5.170ns (44.823%)  route 6.364ns (55.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sht_btn (IN)
                         net (fo=0)                   0.000     0.000    sht_btn
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  sht_btn_IBUF_inst/O
                         net (fo=79, routed)          2.676     4.153    head_inst/sht_btn_IBUF
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.277 r  head_inst/outLED2_OBUF_inst_i_1/O
                         net (fo=5, routed)           3.687     7.964    outLED2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.533 r  outLED2_OBUF_inst/O
                         net (fo=0)                   0.000    11.533    outLED2
    V11                                                               r  outLED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            top_inst/bulpos_y_array_reg[0][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 1.659ns (16.089%)  route 8.653ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.286    10.312    top_inst/SR[0]
    SLICE_X35Y89         FDRE                                         r  top_inst/bulpos_y_array_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            top_inst/bulpos_y_array_reg[0][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 1.659ns (16.089%)  route 8.653ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.286    10.312    top_inst/SR[0]
    SLICE_X35Y89         FDRE                                         r  top_inst/bulpos_y_array_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            top_inst/bulpos_y_array_reg[0][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 1.659ns (16.089%)  route 8.653ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.286    10.312    top_inst/SR[0]
    SLICE_X35Y89         FDRE                                         r  top_inst/bulpos_y_array_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[4][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 1.659ns (16.089%)  route 8.652ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.285    10.311    head_inst/SR[0]
    SLICE_X35Y81         FDRE                                         r  head_inst/bulpos_y_array_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[4][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 1.659ns (16.089%)  route 8.652ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.285    10.311    head_inst/SR[0]
    SLICE_X35Y81         FDRE                                         r  head_inst/bulpos_y_array_reg[4][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[4][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 1.659ns (16.089%)  route 8.652ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.285    10.311    head_inst/SR[0]
    SLICE_X35Y81         FDRE                                         r  head_inst/bulpos_y_array_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[4][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 1.659ns (16.089%)  route 8.652ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.285    10.311    head_inst/SR[0]
    SLICE_X35Y81         FDRE                                         r  head_inst/bulpos_y_array_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[4][6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 1.659ns (16.089%)  route 8.652ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.285    10.311    head_inst/SR[0]
    SLICE_X35Y81         FDRE                                         r  head_inst/bulpos_y_array_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[4][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 1.659ns (16.089%)  route 8.652ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=233, routed)         4.367     5.874    head_inst/rst_IBUF
    SLICE_X53Y91         LUT1 (Prop_lut1_I0_O)        0.152     6.026 r  head_inst/bg_r[3]_i_1/O
                         net (fo=297, routed)         4.285    10.311    head_inst/SR[0]
    SLICE_X35Y81         FDRE                                         r  head_inst/bulpos_y_array_reg[4][7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[1][4]/C
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  head_inst/bulpos_y_array_reg[1][4]/Q
                         net (fo=1, routed)           0.104     0.232    head_inst/p_5_out[15]
    SLICE_X43Y82         FDRE                                         r  head_inst/bulpos_y_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[3][8]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  head_inst/bulpos_y_array_reg[3][8]/Q
                         net (fo=1, routed)           0.104     0.232    head_inst/p_5_out[41]
    SLICE_X42Y87         FDRE                                         r  head_inst/bulpos_y_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[0][6]/C
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  head_inst/bulpos_y_array_reg[0][6]/Q
                         net (fo=1, routed)           0.104     0.232    head_inst/p_5_out[6]
    SLICE_X43Y88         FDRE                                         r  head_inst/bulpos_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[52]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[4][8]/C
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  head_inst/bulpos_y_array_reg[4][8]/Q
                         net (fo=1, routed)           0.113     0.241    head_inst/p_5_out[52]
    SLICE_X35Y82         FDRE                                         r  head_inst/bulpos_y_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[3][7]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[3][7]/Q
                         net (fo=1, routed)           0.105     0.246    head_inst/p_5_out[40]
    SLICE_X42Y87         FDRE                                         r  head_inst/bulpos_y_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[2][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[2][9]/C
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/bulpos_x_array_reg[2][9]/Q
                         net (fo=1, routed)           0.110     0.251    top_inst/p_11_out[31]
    SLICE_X31Y79         FDRE                                         r  top_inst/bulpos_x_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[2][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[2][8]/C
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[2][8]/Q
                         net (fo=1, routed)           0.112     0.253    head_inst/p_5_out[30]
    SLICE_X37Y85         FDRE                                         r  head_inst/bulpos_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[1][7]/C
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  head_inst/bulpos_y_array_reg[1][7]/Q
                         net (fo=1, routed)           0.125     0.253    head_inst/p_5_out[18]
    SLICE_X40Y85         FDRE                                         r  head_inst/bulpos_y_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[0][1]/C
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[0][1]/Q
                         net (fo=1, routed)           0.114     0.255    head_inst/p_5_out[1]
    SLICE_X44Y89         FDRE                                         r  head_inst/bulpos_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[0][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[0][10]/C
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[0][10]/Q
                         net (fo=1, routed)           0.116     0.257    head_inst/p_5_out[10]
    SLICE_X43Y89         FDRE                                         r  head_inst/bulpos_y_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.904ns  (logic 4.961ns (35.685%)  route 8.942ns (64.315%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.910     3.165    drawcon_inst/pix_b[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.328     3.493 r  drawcon_inst/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.468     7.961    pix_g_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.507 r  pix_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.507    pix_g[3]
    A6                                                                r  pix_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.866ns  (logic 4.967ns (35.817%)  route 8.900ns (64.183%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.725     2.980    drawcon_inst/pix_b[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.328     3.308 r  drawcon_inst/pix_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.611     7.918    pix_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    11.470 r  pix_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.470    pix_b[3]
    D8                                                                r  pix_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.815ns  (logic 4.938ns (35.748%)  route 8.876ns (64.252%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.140     3.395    drawcon_inst/pix_b[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.328     3.723 r  drawcon_inst/pix_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.172     7.895    pix_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    11.418 r  pix_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.418    pix_b[2]
    D7                                                                r  pix_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.618ns  (logic 4.950ns (36.350%)  route 8.668ns (63.650%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.620     2.875    drawcon_inst/pix_b[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.328     3.203 r  drawcon_inst/pix_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.483     7.686    pix_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.222 r  pix_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.222    pix_r[2]
    C5                                                                r  pix_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.472ns  (logic 4.961ns (36.826%)  route 8.511ns (63.174%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.464     2.719    drawcon_inst/pix_b[0]
    SLICE_X63Y80         LUT6 (Prop_lut6_I5_O)        0.328     3.047 r  drawcon_inst/pix_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.482     7.529    pix_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.076 r  pix_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.076    pix_g[2]
    B6                                                                r  pix_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.410ns  (logic 4.966ns (37.035%)  route 8.443ns (62.965%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.446     2.701    drawcon_inst/pix_b[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.328     3.029 r  drawcon_inst/pix_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.433     7.462    pix_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    11.013 r  pix_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.013    pix_b[1]
    C7                                                                r  pix_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.358ns  (logic 4.962ns (37.147%)  route 8.396ns (62.853%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.449     2.704    drawcon_inst/pix_b[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.328     3.032 r  drawcon_inst/pix_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.383     7.414    pix_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    10.961 r  pix_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.961    pix_b[0]
    B7                                                                r  pix_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.138ns  (logic 4.953ns (37.701%)  route 8.185ns (62.299%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.241     2.495    drawcon_inst/pix_b[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.328     2.823 r  drawcon_inst/pix_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.380     7.204    pix_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.742 r  pix_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.742    pix_g[0]
    C6                                                                r  pix_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.082ns  (logic 4.963ns (37.939%)  route 8.119ns (62.061%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.463     2.718    drawcon_inst/pix_b[0]
    SLICE_X63Y80         LUT6 (Prop_lut6_I5_O)        0.328     3.046 r  drawcon_inst/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.091     7.137    pix_r_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    10.686 r  pix_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.686    pix_r[1]
    B4                                                                r  pix_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.059ns  (logic 4.960ns (37.978%)  route 8.100ns (62.022%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X52Y94         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.869    -1.072    vga_i/vcount_reg[0]
    SLICE_X53Y95         LUT5 (Prop_lut5_I3_O)        0.154    -0.918 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.440    -0.478    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.327    -0.151 f  vga_i/curr_y_r[10]_i_3/O
                         net (fo=11, routed)          1.255     1.105    vga_i/curr_y_r[10]_i_3_n_0
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.150     1.255 f  vga_i/pix_r_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          1.245     2.499    drawcon_inst/pix_b[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I5_O)        0.328     2.827 r  drawcon_inst/pix_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.291     7.118    pix_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.663 r  pix_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.663    pix_g[1]
    A5                                                                r  pix_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawcon_inst/blk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.463ns (49.069%)  route 1.519ns (50.931%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X62Y77         FDRE                                         r  drawcon_inst/blk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  drawcon_inst/blk_r_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.566    drawcon_inst/blk_r[0]
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.045    -0.521 r  drawcon_inst/pix_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.393     0.872    pix_r_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.127 r  pix_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.127    pix_r[0]
    A3                                                                r  pix_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/blk_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.458ns (47.571%)  route 1.607ns (52.429%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X62Y78         FDRE                                         r  drawcon_inst/blk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  drawcon_inst/blk_r_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.569    drawcon_inst/blk_r[1]
    SLICE_X63Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.524 r  drawcon_inst/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.484     0.960    pix_r_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.209 r  pix_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.209    pix_r[1]
    B4                                                                r  pix_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/bg_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.069ns  (logic 1.410ns (45.963%)  route 1.658ns (54.037%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X64Y77         FDRE                                         r  drawcon_inst/bg_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/bg_b_reg[2]/Q
                         net (fo=1, routed)           0.173    -0.542    drawcon_inst/bg_b[2]
    SLICE_X64Y77         LUT6 (Prop_lut6_I0_O)        0.045    -0.497 r  drawcon_inst/pix_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.486     0.988    pix_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.213 r  pix_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.213    pix_b[2]
    D7                                                                r  pix_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.452ns (47.132%)  route 1.629ns (52.868%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.564    -0.850    vga_i/CLK
    SLICE_X53Y95         FDRE                                         r  vga_i/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.709 f  vga_i/vcount_reg[2]/Q
                         net (fo=8, routed)           0.104    -0.605    vga_i/vcount_reg[2]
    SLICE_X52Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.560 r  vga_i/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     0.965    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.230 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.230    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/bg_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.434ns (45.520%)  route 1.716ns (54.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.558    -0.856    drawcon_inst/clk_out1
    SLICE_X65Y77         FDRE                                         r  drawcon_inst/bg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  drawcon_inst/bg_b_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.559    drawcon_inst/bg_b[0]
    SLICE_X65Y77         LUT6 (Prop_lut6_I0_O)        0.045    -0.514 r  drawcon_inst/pix_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.560     1.046    pix_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.294 r  pix_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.294    pix_b[0]
    B7                                                                r  pix_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/bg_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.425ns (45.185%)  route 1.729ns (54.815%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X64Y80         FDRE                                         r  drawcon_inst/bg_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  drawcon_inst/bg_g_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.540    drawcon_inst/bg_g[0]
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.495 r  drawcon_inst/pix_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.556     1.061    pix_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.300 r  pix_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.300    pix_g[0]
    C6                                                                r  pix_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.188ns  (logic 1.492ns (46.804%)  route 1.696ns (53.196%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.564    -0.850    vga_i/CLK
    SLICE_X51Y90         FDRE                                         r  vga_i/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.722 f  vga_i/hcount_reg[9]/Q
                         net (fo=6, routed)           0.168    -0.554    vga_i/hcount_reg[9]
    SLICE_X51Y90         LUT4 (Prop_lut4_I1_O)        0.099    -0.455 r  vga_i/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.528     1.073    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.338 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.338    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/bg_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.438ns (45.023%)  route 1.756ns (54.977%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X63Y80         FDRE                                         r  drawcon_inst/bg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  drawcon_inst/bg_r_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.517    drawcon_inst/bg_r[3]
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.472 r  drawcon_inst/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.560     1.088    pix_r_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.340 r  pix_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    pix_r[3]
    A4                                                                r  pix_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/bg_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.213ns  (logic 1.431ns (44.552%)  route 1.781ns (55.448%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X64Y80         FDRE                                         r  drawcon_inst/bg_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  drawcon_inst/bg_g_reg[1]/Q
                         net (fo=1, routed)           0.225    -0.488    drawcon_inst/bg_g[1]
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.443 r  drawcon_inst/pix_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.557     1.114    pix_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.359 r  pix_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.359    pix_g[1]
    A5                                                                r  pix_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/bg_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.239ns  (logic 1.433ns (44.249%)  route 1.806ns (55.751%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.560    -0.854    drawcon_inst/clk_out1
    SLICE_X63Y80         FDRE                                         r  drawcon_inst/bg_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  drawcon_inst/bg_g_reg[2]/Q
                         net (fo=1, routed)           0.156    -0.557    drawcon_inst/bg_g[2]
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.512 r  drawcon_inst/pix_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.649     1.138    pix_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.385 r  pix_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.385    pix_g[2]
    B6                                                                r  pix_g[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     35.000    35.000 f  
    E3                   IBUF                         0.000    35.000 f  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480    35.480    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    32.317 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    32.861    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    32.890 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    33.713    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul23_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.348ns  (logic 1.755ns (15.466%)  route 9.593ns (84.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.613    10.025    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_inst/bul23_addr[5]_i_1/O
                         net (fo=7, routed)           1.198    11.348    drawcon_inst/bul23_addr_reg[0]_0[0]
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.513    -2.918    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul23_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.348ns  (logic 1.755ns (15.466%)  route 9.593ns (84.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.613    10.025    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_inst/bul23_addr[5]_i_1/O
                         net (fo=7, routed)           1.198    11.348    drawcon_inst/bul23_addr_reg[0]_0[0]
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.513    -2.918    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul23_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.348ns  (logic 1.755ns (15.466%)  route 9.593ns (84.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.613    10.025    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_inst/bul23_addr[5]_i_1/O
                         net (fo=7, routed)           1.198    11.348    drawcon_inst/bul23_addr_reg[0]_0[0]
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.513    -2.918    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul23_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.348ns  (logic 1.755ns (15.466%)  route 9.593ns (84.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.613    10.025    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_inst/bul23_addr[5]_i_1/O
                         net (fo=7, routed)           1.198    11.348    drawcon_inst/bul23_addr_reg[0]_0[0]
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.513    -2.918    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul23_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.348ns  (logic 1.755ns (15.466%)  route 9.593ns (84.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.613    10.025    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_inst/bul23_addr[5]_i_1/O
                         net (fo=7, routed)           1.198    11.348    drawcon_inst/bul23_addr_reg[0]_0[0]
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.513    -2.918    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul23_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.348ns  (logic 1.755ns (15.466%)  route 9.593ns (84.534%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.613    10.025    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.149 r  head_inst/bul23_addr[5]_i_1/O
                         net (fo=7, routed)           1.198    11.348    drawcon_inst/bul23_addr_reg[0]_0[0]
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.513    -2.918    drawcon_inst/clk_out1
    SLICE_X8Y70          FDRE                                         r  drawcon_inst/bul23_addr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul25_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.109ns  (logic 1.755ns (15.798%)  route 9.354ns (84.202%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.454     9.866    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  head_inst/bul25_addr[5]_i_2/O
                         net (fo=7, routed)           1.118    11.109    drawcon_inst/bul25_addr_reg[5]_0[0]
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.510    -2.921    drawcon_inst/clk_out1
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul25_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.109ns  (logic 1.755ns (15.798%)  route 9.354ns (84.202%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.454     9.866    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  head_inst/bul25_addr[5]_i_2/O
                         net (fo=7, routed)           1.118    11.109    drawcon_inst/bul25_addr_reg[5]_0[0]
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.510    -2.921    drawcon_inst/clk_out1
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul25_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.109ns  (logic 1.755ns (15.798%)  route 9.354ns (84.202%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.454     9.866    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  head_inst/bul25_addr[5]_i_2/O
                         net (fo=7, routed)           1.118    11.109    drawcon_inst/bul25_addr_reg[5]_0[0]
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.510    -2.921    drawcon_inst/clk_out1
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul25_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.109ns  (logic 1.755ns (15.798%)  route 9.354ns (84.202%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=233, routed)         7.782     9.289    head_inst/rst_IBUF
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.413 r  head_inst/bul22_addr[5]_i_4/O
                         net (fo=4, routed)           0.454     9.866    head_inst/bul22_addr[5]_i_4_n_0
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  head_inst/bul25_addr[5]_i_2/O
                         net (fo=7, routed)           1.118    11.109    drawcon_inst/bul25_addr_reg[5]_0[0]
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         1.510    -2.921    drawcon_inst/clk_out1
    SLICE_X8Y72          FDRE                                         r  drawcon_inst/bul25_addr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.246ns (29.087%)  route 0.600ns (70.913%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.600     0.748    drawcon_inst/sLED_OBUF
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.098     0.846 r  drawcon_inst/chosen_rom[10]_i_1/O
                         net (fo=1, routed)           0.000     0.846    drawcon_inst/p_0_in[10]
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.829    -1.282    drawcon_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[10]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.249ns (29.338%)  route 0.600ns (70.662%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.600     0.748    drawcon_inst/sLED_OBUF
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.101     0.849 r  drawcon_inst/chosen_rom[11]_i_1/O
                         net (fo=1, routed)           0.000     0.849    drawcon_inst/p_0_in[11]
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.829    -1.282    drawcon_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[11]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.243ns (27.128%)  route 0.653ns (72.872%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.653     0.801    drawcon_inst/sLED_OBUF
    SLICE_X63Y79         LUT3 (Prop_lut3_I1_O)        0.095     0.896 r  drawcon_inst/chosen_rom[9]_i_1/O
                         net (fo=1, routed)           0.000     0.896    drawcon_inst/p_0_in[9]
    SLICE_X63Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.828    -1.283    drawcon_inst/clk_out1
    SLICE_X63Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[9]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.246ns (27.371%)  route 0.653ns (72.629%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.653     0.801    drawcon_inst/sLED_OBUF
    SLICE_X63Y79         LUT3 (Prop_lut3_I1_O)        0.098     0.899 r  drawcon_inst/chosen_rom[8]_i_1/O
                         net (fo=1, routed)           0.000     0.899    drawcon_inst/p_0_in[8]
    SLICE_X63Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.828    -1.283    drawcon_inst/clk_out1
    SLICE_X63Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[8]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.244ns (23.430%)  route 0.797ns (76.570%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.797     0.945    drawcon_inst/sLED_OBUF
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.096     1.041 r  drawcon_inst/chosen_rom[5]_i_1/O
                         net (fo=1, routed)           0.000     1.041    drawcon_inst/p_0_in[5]
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.829    -1.282    drawcon_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[5]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.246ns (23.576%)  route 0.797ns (76.424%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.797     0.945    drawcon_inst/sLED_OBUF
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.098     1.043 r  drawcon_inst/chosen_rom[4]_i_1/O
                         net (fo=1, routed)           0.000     1.043    drawcon_inst/p_0_in[4]
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.829    -1.282    drawcon_inst/clk_out1
    SLICE_X64Y79         FDRE                                         r  drawcon_inst/chosen_rom_reg[4]/C

Slack:                    inf
  Source:                 top_inst/bulpos_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul21_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.346ns (32.932%)  route 0.705ns (67.068%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE                         0.000     0.000 r  top_inst/bulpos_x_reg[6]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/bulpos_x_reg[6]/Q
                         net (fo=6, routed)           0.179     0.320    vga_i/bul25_addr_reg[5]_i_16_1[5]
    SLICE_X32Y86         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  vga_i/bul21_addr[5]_i_8/O
                         net (fo=1, routed)           0.000     0.365    vga_i/bul21_addr[5]_i_8_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.480 f  vga_i/bul21_addr_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.526     1.006    vga_i/CO[0]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.051 r  vga_i/bul21_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.051    drawcon_inst/bul21_addr_reg[1]_0[0]
    SLICE_X10Y85         FDRE                                         r  drawcon_inst/bul21_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.841    -1.270    drawcon_inst/clk_out1
    SLICE_X10Y85         FDRE                                         r  drawcon_inst/bul21_addr_reg[0]/C

Slack:                    inf
  Source:                 top_inst/bulpos_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul21_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.350ns (33.187%)  route 0.705ns (66.813%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE                         0.000     0.000 r  top_inst/bulpos_x_reg[6]/C
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/bulpos_x_reg[6]/Q
                         net (fo=6, routed)           0.179     0.320    vga_i/bul25_addr_reg[5]_i_16_1[5]
    SLICE_X32Y86         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  vga_i/bul21_addr[5]_i_8/O
                         net (fo=1, routed)           0.000     0.365    vga_i/bul21_addr[5]_i_8_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.480 f  vga_i/bul21_addr_reg[5]_i_4/CO[3]
                         net (fo=5, routed)           0.526     1.006    vga_i/CO[0]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.049     1.055 r  vga_i/bul21_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.055    drawcon_inst/bul21_addr_reg[1]_0[1]
    SLICE_X10Y85         FDRE                                         r  drawcon_inst/bul21_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.841    -1.270    drawcon_inst/clk_out1
    SLICE_X10Y85         FDRE                                         r  drawcon_inst/bul21_addr_reg[1]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul13_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.246ns (22.600%)  route 0.843ns (77.400%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.460     0.608    vga_i/sLED_OBUF
    SLICE_X45Y81         LUT5 (Prop_lut5_I4_O)        0.098     0.706 r  vga_i/bul13_addr[5]_i_1/O
                         net (fo=7, routed)           0.383     1.089    drawcon_inst/bul13_addr_reg[5]_0[0]
    SLICE_X62Y81         FDRE                                         r  drawcon_inst/bul13_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.830    -1.281    drawcon_inst/clk_out1
    SLICE_X62Y81         FDRE                                         r  drawcon_inst/bul13_addr_reg[0]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul13_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.246ns (22.600%)  route 0.843ns (77.400%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  bg_inst/state_reg/Q
                         net (fo=26, routed)          0.460     0.608    vga_i/sLED_OBUF
    SLICE_X45Y81         LUT5 (Prop_lut5_I4_O)        0.098     0.706 r  vga_i/bul13_addr[5]_i_1/O
                         net (fo=7, routed)           0.383     1.089    drawcon_inst/bul13_addr_reg[5]_0[0]
    SLICE_X62Y81         FDRE                                         r  drawcon_inst/bul13_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=357, routed)         0.830    -1.281    drawcon_inst/clk_out1
    SLICE_X62Y81         FDRE                                         r  drawcon_inst/bul13_addr_reg[1]/C





