Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 09:23:02 2017
| Host         : LAPTOP-4BG5P6QM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_cu/PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_cu/PS_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOADO[13] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOADO[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOADO[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOADO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOPADOP[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/my_prog_rom/ram_1024_x_18/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: VGA/vga_clk/tmp_clkf_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: my_clk_div/tmp_clkf_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/FSM_sequential_PS_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my_db_L_INT/bounce_counter/s_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/FSM_sequential_PS_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_db_R_INT/bounce_counter/s_count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/FSM_sequential_PS_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/FSM_sequential_PS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/FSM_sequential_PS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_db_shoot/bounce_counter/s_count_reg[7]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: my_jstksteptop/joystick_input/PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: my_jstksteptop/x/clock_Div/new_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: my_jstksteptop/y/clock_Div/new_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_sseg_dec_uni/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1014 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.923        0.000                      0                 4890        0.080        0.000                      0                 4890        3.750        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.923        0.000                      0                 4890        0.080        0.000                      0                 4890        3.750        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_384_511_1_1/DP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.456ns (8.381%)  route 4.985ns (91.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.985    10.510    VGA/frameBuffer/mem_reg_384_511_1_1/A6
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.429    14.770    VGA/frameBuffer/mem_reg_384_511_1_1/WCLK
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/DP.HIGH/CLK
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y26         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.433    VGA/frameBuffer/mem_reg_384_511_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_384_511_1_1/DP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.456ns (8.381%)  route 4.985ns (91.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.985    10.510    VGA/frameBuffer/mem_reg_384_511_1_1/A6
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.429    14.770    VGA/frameBuffer/mem_reg_384_511_1_1/WCLK
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/DP.LOW/CLK
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y26         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.433    VGA/frameBuffer/mem_reg_384_511_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_384_511_1_1/SP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.456ns (8.381%)  route 4.985ns (91.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.985    10.510    VGA/frameBuffer/mem_reg_384_511_1_1/A6
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/SP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.429    14.770    VGA/frameBuffer/mem_reg_384_511_1_1/WCLK
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/SP.HIGH/CLK
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y26         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.433    VGA/frameBuffer/mem_reg_384_511_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_384_511_1_1/SP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.456ns (8.381%)  route 4.985ns (91.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.985    10.510    VGA/frameBuffer/mem_reg_384_511_1_1/A6
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/SP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.429    14.770    VGA/frameBuffer/mem_reg_384_511_1_1/WCLK
    SLICE_X34Y26         RAMD64E                                      r  VGA/frameBuffer/mem_reg_384_511_1_1/SP.LOW/CLK
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y26         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.433    VGA/frameBuffer/mem_reg_384_511_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.845    10.370    VGA/frameBuffer/mem_reg_1664_1791_1_1/A6
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.427    14.768    VGA/frameBuffer/mem_reg_1664_1791_1_1/WCLK
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.HIGH/CLK
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y25         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.431    VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.845    10.370    VGA/frameBuffer/mem_reg_1664_1791_1_1/A6
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.427    14.768    VGA/frameBuffer/mem_reg_1664_1791_1_1/WCLK
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.LOW/CLK
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y25         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.431    VGA/frameBuffer/mem_reg_1664_1791_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.845    10.370    VGA/frameBuffer/mem_reg_1664_1791_1_1/A6
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.427    14.768    VGA/frameBuffer/mem_reg_1664_1791_1_1/WCLK
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.HIGH/CLK
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y25         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.431    VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.456ns (8.603%)  route 4.845ns (91.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.845    10.370    VGA/frameBuffer/mem_reg_1664_1791_1_1/A6
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.427    14.768    VGA/frameBuffer/mem_reg_1664_1791_1_1/WCLK
    SLICE_X34Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.LOW/CLK
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y25         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.431    VGA/frameBuffer/mem_reg_1664_1791_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_640_767_0_0/DP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.456ns (8.859%)  route 4.692ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.692    10.217    VGA/frameBuffer/mem_reg_640_767_0_0/A6
    SLICE_X30Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_640_767_0_0/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.428    14.769    VGA/frameBuffer/mem_reg_640_767_0_0/WCLK
    SLICE_X30Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_640_767_0_0/DP.HIGH/CLK
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y25         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.432    VGA/frameBuffer/mem_reg_640_767_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 r_vga_wa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_640_767_0_0/DP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.456ns (8.859%)  route 4.692ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.548     5.069    CLK_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  r_vga_wa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  r_vga_wa_reg[6]/Q
                         net (fo=240, routed)         4.692    10.217    VGA/frameBuffer/mem_reg_640_767_0_0/A6
    SLICE_X30Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_640_767_0_0/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.428    14.769    VGA/frameBuffer/mem_reg_640_767_0_0/WCLK
    SLICE_X30Y25         RAMD64E                                      r  VGA/frameBuffer/mem_reg_640_767_0_0/DP.LOW/CLK
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y25         RAMD64E (Setup_ramd64e_CLK_WADR6)
                                                     -0.490    14.432    VGA/frameBuffer/mem_reg_640_767_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.561%)  route 0.279ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[0]_rep/Q
                         net (fo=288, routed)         0.279     1.857    VGA/frameBuffer/mem_reg_1664_1791_5_5/A0
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.818     1.945    VGA/frameBuffer/mem_reg_1664_1791_5_5/WCLK
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.HIGH/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y23         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.777    VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.561%)  route 0.279ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[0]_rep/Q
                         net (fo=288, routed)         0.279     1.857    VGA/frameBuffer/mem_reg_1664_1791_5_5/A0
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.818     1.945    VGA/frameBuffer/mem_reg_1664_1791_5_5/WCLK
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.LOW/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y23         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.777    VGA/frameBuffer/mem_reg_1664_1791_5_5/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.561%)  route 0.279ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[0]_rep/Q
                         net (fo=288, routed)         0.279     1.857    VGA/frameBuffer/mem_reg_1664_1791_5_5/A0
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.818     1.945    VGA/frameBuffer/mem_reg_1664_1791_5_5/WCLK
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.HIGH/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y23         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.777    VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.561%)  route 0.279ns (66.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[0]_rep/Q
                         net (fo=288, routed)         0.279     1.857    VGA/frameBuffer/mem_reg_1664_1791_5_5/A0
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.818     1.945    VGA/frameBuffer/mem_reg_1664_1791_5_5/WCLK
    SLICE_X42Y23         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.LOW/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X42Y23         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.777    VGA/frameBuffer/mem_reg_1664_1791_5_5/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_512_639_5_5/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[5]_rep/Q
                         net (fo=288, routed)         0.133     1.711    VGA/frameBuffer/mem_reg_512_639_5_5/A5
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.821     1.948    VGA/frameBuffer/mem_reg_512_639_5_5/WCLK
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/DP.HIGH/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.620    VGA/frameBuffer/mem_reg_512_639_5_5/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_512_639_5_5/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[5]_rep/Q
                         net (fo=288, routed)         0.133     1.711    VGA/frameBuffer/mem_reg_512_639_5_5/A5
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.821     1.948    VGA/frameBuffer/mem_reg_512_639_5_5/WCLK
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/DP.LOW/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.620    VGA/frameBuffer/mem_reg_512_639_5_5/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_512_639_5_5/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[5]_rep/Q
                         net (fo=288, routed)         0.133     1.711    VGA/frameBuffer/mem_reg_512_639_5_5/A5
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.821     1.948    VGA/frameBuffer/mem_reg_512_639_5_5/WCLK
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/SP.HIGH/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.620    VGA/frameBuffer/mem_reg_512_639_5_5/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_512_639_5_5/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X44Y22         FDRE                                         r  r_vga_wa_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  r_vga_wa_reg[5]_rep/Q
                         net (fo=288, routed)         0.133     1.711    VGA/frameBuffer/mem_reg_512_639_5_5/A5
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.821     1.948    VGA/frameBuffer/mem_reg_512_639_5_5/WCLK
    SLICE_X46Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_512_639_5_5/SP.LOW/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y22         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.620    VGA/frameBuffer/mem_reg_512_639_5_5/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  r_vga_wa_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  r_vga_wa_reg[3]_rep/Q
                         net (fo=288, routed)         0.206     1.781    VGA/frameBuffer/mem_reg_1920_2047_5_5/A3
    SLICE_X42Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.820     1.947    VGA/frameBuffer/mem_reg_1920_2047_5_5/WCLK
    SLICE_X42Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.HIGH/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.689    VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r_vga_wa_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.551     1.434    CLK_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  r_vga_wa_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  r_vga_wa_reg[3]_rep/Q
                         net (fo=288, routed)         0.206     1.781    VGA/frameBuffer/mem_reg_1920_2047_5_5/A3
    SLICE_X42Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.820     1.947    VGA/frameBuffer/mem_reg_1920_2047_5_5/WCLK
    SLICE_X42Y22         RAMD64E                                      r  VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.LOW/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.689    VGA/frameBuffer/mem_reg_1920_2047_5_5/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y41   my_jstksteptop/x/clock_Div/count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y40   my_jstksteptop/x/clock_Div/count_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y40   my_jstksteptop/x/clock_Div/count_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y40   my_jstksteptop/x/clock_Div/count_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y40   my_jstksteptop/x/clock_Div/count_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y41   my_jstksteptop/x/clock_Div/count_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y41   my_jstksteptop/x/clock_Div/count_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y41   my_jstksteptop/x/clock_Div/count_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X31Y42   my_jstksteptop/x/clock_Div/count_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y34   VGA/frameBuffer/mem_reg_1152_1279_6_6/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y34   VGA/frameBuffer/mem_reg_1152_1279_6_6/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   VGA/frameBuffer/mem_reg_1792_1919_3_3/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   VGA/frameBuffer/mem_reg_1792_1919_3_3/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   VGA/frameBuffer/mem_reg_1792_1919_3_3/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   VGA/frameBuffer/mem_reg_1792_1919_3_3/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   VGA/frameBuffer/mem_reg_1024_1151_6_6/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   VGA/frameBuffer/mem_reg_1024_1151_6_6/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   VGA/frameBuffer/mem_reg_1024_1151_6_6/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y34   VGA/frameBuffer/mem_reg_1024_1151_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y34   VGA/frameBuffer/mem_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   VGA/frameBuffer/mem_reg_0_127_2_2/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   VGA/frameBuffer/mem_reg_0_127_2_2/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   VGA/frameBuffer/mem_reg_0_127_2_2/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   VGA/frameBuffer/mem_reg_0_127_2_2/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   VGA/frameBuffer/mem_reg_1792_1919_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   VGA/frameBuffer/mem_reg_1792_1919_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y32   VGA/frameBuffer/mem_reg_1792_1919_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   VGA/frameBuffer/mem_reg_640_767_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y27   VGA/frameBuffer/mem_reg_640_767_1_1/DP.LOW/CLK



