
SerialLab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005408  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080056a0  080056a0  000066a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080056f8  080056f8  000066f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005700  08005700  00006700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005704  08005704  00006704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000028  24000000  08005708  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000c0  24000028  08005730  00007028  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240000e8  08005730  000070e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00007028  2**0
                  CONTENTS, READONLY
 10 .debug_info   00010969  00000000  00000000  00007056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000216e  00000000  00000000  000179bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b00  00000000  00000000  00019b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000086e  00000000  00000000  0001a630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036516  00000000  00000000  0001ae9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f040  00000000  00000000  000513b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001593ee  00000000  00000000  000603f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b97e2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002cb8  00000000  00000000  001b9828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001bc4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000028 	.word	0x24000028
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005688 	.word	0x08005688

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400002c 	.word	0x2400002c
 80002d4:	08005688 	.word	0x08005688

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b5b0      	push	{r4, r5, r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fc43 	bl	8000e94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f845 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f000 f8f9 	bl	8000808 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000616:	f000 f8ab 	bl	8000770 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800061a:	2000      	movs	r0, #0
 800061c:	f000 fae4 	bl	8000be8 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000620:	2001      	movs	r0, #1
 8000622:	f000 fae1 	bl	8000be8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000626:	2002      	movs	r0, #2
 8000628:	f000 fade 	bl	8000be8 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800062c:	2101      	movs	r1, #1
 800062e:	2000      	movs	r0, #0
 8000630:	f000 fba4 	bl	8000d7c <BSP_PB_Init>

  /* -- Sample board code to send message over COM1 port ---- */
  //printf("Welcome to STM32 world !\n\r");

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000634:	2000      	movs	r0, #0
 8000636:	f000 fb4d 	bl	8000cd4 <BSP_LED_On>
  BSP_LED_On(LED_BLUE);
 800063a:	2001      	movs	r0, #1
 800063c:	f000 fb4a 	bl	8000cd4 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000640:	2002      	movs	r0, #2
 8000642:	f000 fb47 	bl	8000cd4 <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
    if (BspButtonState == BUTTON_PRESSED)
 8000646:	4b12      	ldr	r3, [pc, #72]	@ (8000690 <main+0x8c>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d10b      	bne.n	8000666 <main+0x62>
    {
      /* Update button state */
      BspButtonState = BUTTON_RELEASED;
 800064e:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <main+0x8c>)
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
      /* -- Sample board code to toggle leds ---- */
      BSP_LED_Toggle(LED_GREEN);
 8000654:	2000      	movs	r0, #0
 8000656:	f000 fb67 	bl	8000d28 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_BLUE);
 800065a:	2001      	movs	r0, #1
 800065c:	f000 fb64 	bl	8000d28 <BSP_LED_Toggle>
      BSP_LED_Toggle(LED_RED);
 8000660:	2002      	movs	r0, #2
 8000662:	f000 fb61 	bl	8000d28 <BSP_LED_Toggle>
      /* ..... Perform your action ..... */
    }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    uint8_t Test[] = "Hello World !!!\n"; //Data to send
 8000666:	4b0b      	ldr	r3, [pc, #44]	@ (8000694 <main+0x90>)
 8000668:	1d3c      	adds	r4, r7, #4
 800066a:	461d      	mov	r5, r3
 800066c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000670:	682b      	ldr	r3, [r5, #0]
 8000672:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart3,Test,sizeof(Test),10);// Sending in normal mode
 8000674:	1d39      	adds	r1, r7, #4
 8000676:	230a      	movs	r3, #10
 8000678:	2211      	movs	r2, #17
 800067a:	4807      	ldr	r0, [pc, #28]	@ (8000698 <main+0x94>)
 800067c:	f003 febe 	bl	80043fc <HAL_UART_Transmit>
    BSP_LED_Toggle(LED_GREEN);
 8000680:	2000      	movs	r0, #0
 8000682:	f000 fb51 	bl	8000d28 <BSP_LED_Toggle>
    HAL_Delay(1000);
 8000686:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068a:	f000 fc95 	bl	8000fb8 <HAL_Delay>
  {
 800068e:	e7da      	b.n	8000646 <main+0x42>
 8000690:	24000044 	.word	0x24000044
 8000694:	080056a0 	.word	0x080056a0
 8000698:	24000048 	.word	0x24000048

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b09c      	sub	sp, #112	@ 0x70
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006a6:	224c      	movs	r2, #76	@ 0x4c
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f004 ffc0 	bl	8005630 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	2220      	movs	r2, #32
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f004 ffba 	bl	8005630 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006bc:	2002      	movs	r0, #2
 80006be:	f001 f801 	bl	80016c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006c2:	2300      	movs	r3, #0
 80006c4:	603b      	str	r3, [r7, #0]
 80006c6:	4b28      	ldr	r3, [pc, #160]	@ (8000768 <SystemClock_Config+0xcc>)
 80006c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ca:	4a27      	ldr	r2, [pc, #156]	@ (8000768 <SystemClock_Config+0xcc>)
 80006cc:	f023 0301 	bic.w	r3, r3, #1
 80006d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006d2:	4b25      	ldr	r3, [pc, #148]	@ (8000768 <SystemClock_Config+0xcc>)
 80006d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006d6:	f003 0301 	and.w	r3, r3, #1
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	4b23      	ldr	r3, [pc, #140]	@ (800076c <SystemClock_Config+0xd0>)
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006e4:	4a21      	ldr	r2, [pc, #132]	@ (800076c <SystemClock_Config+0xd0>)
 80006e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ea:	6193      	str	r3, [r2, #24]
 80006ec:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <SystemClock_Config+0xd0>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f4:	603b      	str	r3, [r7, #0]
 80006f6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006f8:	bf00      	nop
 80006fa:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <SystemClock_Config+0xd0>)
 80006fc:	699b      	ldr	r3, [r3, #24]
 80006fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000702:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000706:	d1f8      	bne.n	80006fa <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000708:	2302      	movs	r3, #2
 800070a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800070c:	2301      	movs	r3, #1
 800070e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000710:	2340      	movs	r3, #64	@ 0x40
 8000712:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000714:	2300      	movs	r3, #0
 8000716:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000718:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071c:	4618      	mov	r0, r3
 800071e:	f001 f80b 	bl	8001738 <HAL_RCC_OscConfig>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000728:	f000 f8ba 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072c:	233f      	movs	r3, #63	@ 0x3f
 800072e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000730:	2300      	movs	r3, #0
 8000732:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000740:	2340      	movs	r3, #64	@ 0x40
 8000742:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2101      	movs	r1, #1
 8000750:	4618      	mov	r0, r3
 8000752:	f001 fc4b 	bl	8001fec <HAL_RCC_ClockConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800075c:	f000 f8a0 	bl	80008a0 <Error_Handler>
  }
}
 8000760:	bf00      	nop
 8000762:	3770      	adds	r7, #112	@ 0x70
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	58000400 	.word	0x58000400
 800076c:	58024800 	.word	0x58024800

08000770 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000774:	4b22      	ldr	r3, [pc, #136]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 8000776:	4a23      	ldr	r2, [pc, #140]	@ (8000804 <MX_USART3_UART_Init+0x94>)
 8000778:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800077a:	4b21      	ldr	r3, [pc, #132]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 800077c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000780:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000782:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000788:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800078e:	4b1c      	ldr	r3, [pc, #112]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000794:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 8000796:	220c      	movs	r2, #12
 8000798:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079a:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a0:	4b17      	ldr	r3, [pc, #92]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007a6:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007ac:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007b2:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007b8:	4811      	ldr	r0, [pc, #68]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007ba:	f003 fdcf 	bl	800435c <HAL_UART_Init>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80007c4:	f000 f86c 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007c8:	2100      	movs	r1, #0
 80007ca:	480d      	ldr	r0, [pc, #52]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007cc:	f004 fe65 	bl	800549a <HAL_UARTEx_SetTxFifoThreshold>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80007d6:	f000 f863 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007da:	2100      	movs	r1, #0
 80007dc:	4808      	ldr	r0, [pc, #32]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007de:	f004 fe9a 	bl	8005516 <HAL_UARTEx_SetRxFifoThreshold>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80007e8:	f000 f85a 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80007ec:	4804      	ldr	r0, [pc, #16]	@ (8000800 <MX_USART3_UART_Init+0x90>)
 80007ee:	f004 fe1b 	bl	8005428 <HAL_UARTEx_DisableFifoMode>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80007f8:	f000 f852 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	24000048 	.word	0x24000048
 8000804:	40004800 	.word	0x40004800

08000808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080e:	4b19      	ldr	r3, [pc, #100]	@ (8000874 <MX_GPIO_Init+0x6c>)
 8000810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000814:	4a17      	ldr	r2, [pc, #92]	@ (8000874 <MX_GPIO_Init+0x6c>)
 8000816:	f043 0304 	orr.w	r3, r3, #4
 800081a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800081e:	4b15      	ldr	r3, [pc, #84]	@ (8000874 <MX_GPIO_Init+0x6c>)
 8000820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000824:	f003 0304 	and.w	r3, r3, #4
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082c:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <MX_GPIO_Init+0x6c>)
 800082e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000832:	4a10      	ldr	r2, [pc, #64]	@ (8000874 <MX_GPIO_Init+0x6c>)
 8000834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800083c:	4b0d      	ldr	r3, [pc, #52]	@ (8000874 <MX_GPIO_Init+0x6c>)
 800083e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084a:	4b0a      	ldr	r3, [pc, #40]	@ (8000874 <MX_GPIO_Init+0x6c>)
 800084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000850:	4a08      	ldr	r2, [pc, #32]	@ (8000874 <MX_GPIO_Init+0x6c>)
 8000852:	f043 0308 	orr.w	r3, r3, #8
 8000856:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800085a:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <MX_GPIO_Init+0x6c>)
 800085c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000860:	f003 0308 	and.w	r3, r3, #8
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000868:	bf00      	nop
 800086a:	3714      	adds	r7, #20
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	58024400 	.word	0x58024400

08000878 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d102      	bne.n	800088e <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000888:	4b04      	ldr	r3, [pc, #16]	@ (800089c <BSP_PB_Callback+0x24>)
 800088a:	2201      	movs	r2, #1
 800088c:	601a      	str	r2, [r3, #0]
  }
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	24000044 	.word	0x24000044

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <Error_Handler+0x8>

080008ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b2:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <HAL_MspInit+0x30>)
 80008b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008b8:	4a08      	ldr	r2, [pc, #32]	@ (80008dc <HAL_MspInit+0x30>)
 80008ba:	f043 0302 	orr.w	r3, r3, #2
 80008be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <HAL_MspInit+0x30>)
 80008c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008c8:	f003 0302 	and.w	r3, r3, #2
 80008cc:	607b      	str	r3, [r7, #4]
 80008ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	58024400 	.word	0x58024400

080008e0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b0ba      	sub	sp, #232	@ 0xe8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008f8:	f107 0310 	add.w	r3, r7, #16
 80008fc:	22c0      	movs	r2, #192	@ 0xc0
 80008fe:	2100      	movs	r1, #0
 8000900:	4618      	mov	r0, r3
 8000902:	f004 fe95 	bl	8005630 <memset>
  if(huart->Instance==USART3)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4a27      	ldr	r2, [pc, #156]	@ (80009a8 <HAL_UART_MspInit+0xc8>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d146      	bne.n	800099e <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000910:	f04f 0202 	mov.w	r2, #2
 8000914:	f04f 0300 	mov.w	r3, #0
 8000918:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800091c:	2300      	movs	r3, #0
 800091e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000922:	f107 0310 	add.w	r3, r7, #16
 8000926:	4618      	mov	r0, r3
 8000928:	f001 feec 	bl	8002704 <HAL_RCCEx_PeriphCLKConfig>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000932:	f7ff ffb5 	bl	80008a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000936:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <HAL_UART_MspInit+0xcc>)
 8000938:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800093c:	4a1b      	ldr	r2, [pc, #108]	@ (80009ac <HAL_UART_MspInit+0xcc>)
 800093e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000942:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <HAL_UART_MspInit+0xcc>)
 8000948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800094c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000954:	4b15      	ldr	r3, [pc, #84]	@ (80009ac <HAL_UART_MspInit+0xcc>)
 8000956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800095a:	4a14      	ldr	r2, [pc, #80]	@ (80009ac <HAL_UART_MspInit+0xcc>)
 800095c:	f043 0308 	orr.w	r3, r3, #8
 8000960:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000964:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <HAL_UART_MspInit+0xcc>)
 8000966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800096a:	f003 0308 	and.w	r3, r3, #8
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000972:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000976:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000986:	2300      	movs	r3, #0
 8000988:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800098c:	2307      	movs	r3, #7
 800098e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000992:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000996:	4619      	mov	r1, r3
 8000998:	4805      	ldr	r0, [pc, #20]	@ (80009b0 <HAL_UART_MspInit+0xd0>)
 800099a:	f000 fcaf 	bl	80012fc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800099e:	bf00      	nop
 80009a0:	37e8      	adds	r7, #232	@ 0xe8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40004800 	.word	0x40004800
 80009ac:	58024400 	.word	0x58024400
 80009b0:	58020c00 	.word	0x58020c00

080009b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <NMI_Handler+0x4>

080009bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <HardFault_Handler+0x4>

080009c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <MemManage_Handler+0x4>

080009cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <BusFault_Handler+0x4>

080009d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <UsageFault_Handler+0x4>

080009dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ea:	b480      	push	{r7}
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a0a:	f000 fab5 	bl	8000f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000a16:	2000      	movs	r0, #0
 8000a18:	f000 fa22 	bl	8000e60 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a24:	4b43      	ldr	r3, [pc, #268]	@ (8000b34 <SystemInit+0x114>)
 8000a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a2a:	4a42      	ldr	r2, [pc, #264]	@ (8000b34 <SystemInit+0x114>)
 8000a2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a34:	4b40      	ldr	r3, [pc, #256]	@ (8000b38 <SystemInit+0x118>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f003 030f 	and.w	r3, r3, #15
 8000a3c:	2b06      	cmp	r3, #6
 8000a3e:	d807      	bhi.n	8000a50 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a40:	4b3d      	ldr	r3, [pc, #244]	@ (8000b38 <SystemInit+0x118>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f023 030f 	bic.w	r3, r3, #15
 8000a48:	4a3b      	ldr	r2, [pc, #236]	@ (8000b38 <SystemInit+0x118>)
 8000a4a:	f043 0307 	orr.w	r3, r3, #7
 8000a4e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000a50:	4b3a      	ldr	r3, [pc, #232]	@ (8000b3c <SystemInit+0x11c>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a39      	ldr	r2, [pc, #228]	@ (8000b3c <SystemInit+0x11c>)
 8000a56:	f043 0301 	orr.w	r3, r3, #1
 8000a5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a5c:	4b37      	ldr	r3, [pc, #220]	@ (8000b3c <SystemInit+0x11c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a62:	4b36      	ldr	r3, [pc, #216]	@ (8000b3c <SystemInit+0x11c>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	4935      	ldr	r1, [pc, #212]	@ (8000b3c <SystemInit+0x11c>)
 8000a68:	4b35      	ldr	r3, [pc, #212]	@ (8000b40 <SystemInit+0x120>)
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a6e:	4b32      	ldr	r3, [pc, #200]	@ (8000b38 <SystemInit+0x118>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	f003 0308 	and.w	r3, r3, #8
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d007      	beq.n	8000a8a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b38 <SystemInit+0x118>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f023 030f 	bic.w	r3, r3, #15
 8000a82:	4a2d      	ldr	r2, [pc, #180]	@ (8000b38 <SystemInit+0x118>)
 8000a84:	f043 0307 	orr.w	r3, r3, #7
 8000a88:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b3c <SystemInit+0x11c>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a90:	4b2a      	ldr	r3, [pc, #168]	@ (8000b3c <SystemInit+0x11c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a96:	4b29      	ldr	r3, [pc, #164]	@ (8000b3c <SystemInit+0x11c>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a9c:	4b27      	ldr	r3, [pc, #156]	@ (8000b3c <SystemInit+0x11c>)
 8000a9e:	4a29      	ldr	r2, [pc, #164]	@ (8000b44 <SystemInit+0x124>)
 8000aa0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000aa2:	4b26      	ldr	r3, [pc, #152]	@ (8000b3c <SystemInit+0x11c>)
 8000aa4:	4a28      	ldr	r2, [pc, #160]	@ (8000b48 <SystemInit+0x128>)
 8000aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000aa8:	4b24      	ldr	r3, [pc, #144]	@ (8000b3c <SystemInit+0x11c>)
 8000aaa:	4a28      	ldr	r2, [pc, #160]	@ (8000b4c <SystemInit+0x12c>)
 8000aac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000aae:	4b23      	ldr	r3, [pc, #140]	@ (8000b3c <SystemInit+0x11c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ab4:	4b21      	ldr	r3, [pc, #132]	@ (8000b3c <SystemInit+0x11c>)
 8000ab6:	4a25      	ldr	r2, [pc, #148]	@ (8000b4c <SystemInit+0x12c>)
 8000ab8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000aba:	4b20      	ldr	r3, [pc, #128]	@ (8000b3c <SystemInit+0x11c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <SystemInit+0x11c>)
 8000ac2:	4a22      	ldr	r2, [pc, #136]	@ (8000b4c <SystemInit+0x12c>)
 8000ac4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b3c <SystemInit+0x11c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000acc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <SystemInit+0x11c>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a1a      	ldr	r2, [pc, #104]	@ (8000b3c <SystemInit+0x11c>)
 8000ad2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ad6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <SystemInit+0x11c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000ade:	4b1c      	ldr	r3, [pc, #112]	@ (8000b50 <SystemInit+0x130>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b54 <SystemInit+0x134>)
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000aea:	d202      	bcs.n	8000af2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000aec:	4b1a      	ldr	r3, [pc, #104]	@ (8000b58 <SystemInit+0x138>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000af2:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <SystemInit+0x11c>)
 8000af4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000af8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d113      	bne.n	8000b28 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b00:	4b0e      	ldr	r3, [pc, #56]	@ (8000b3c <SystemInit+0x11c>)
 8000b02:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b06:	4a0d      	ldr	r2, [pc, #52]	@ (8000b3c <SystemInit+0x11c>)
 8000b08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b0c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b10:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <SystemInit+0x13c>)
 8000b12:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000b16:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b18:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <SystemInit+0x11c>)
 8000b1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b1e:	4a07      	ldr	r2, [pc, #28]	@ (8000b3c <SystemInit+0x11c>)
 8000b20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000b24:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000ed00 	.word	0xe000ed00
 8000b38:	52002000 	.word	0x52002000
 8000b3c:	58024400 	.word	0x58024400
 8000b40:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b44:	02020200 	.word	0x02020200
 8000b48:	01ff0000 	.word	0x01ff0000
 8000b4c:	01010280 	.word	0x01010280
 8000b50:	5c001000 	.word	0x5c001000
 8000b54:	ffff0000 	.word	0xffff0000
 8000b58:	51008108 	.word	0x51008108
 8000b5c:	52004000 	.word	0x52004000

08000b60 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000b64:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <ExitRun0Mode+0x2c>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	4a08      	ldr	r2, [pc, #32]	@ (8000b8c <ExitRun0Mode+0x2c>)
 8000b6a:	f043 0302 	orr.w	r3, r3, #2
 8000b6e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000b70:	bf00      	nop
 8000b72:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <ExitRun0Mode+0x2c>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d0f9      	beq.n	8000b72 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000b7e:	bf00      	nop
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	58024800 	.word	0x58024800

08000b90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b90:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000bcc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b94:	f7ff ffe4 	bl	8000b60 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b98:	f7ff ff42 	bl	8000a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b9c:	480c      	ldr	r0, [pc, #48]	@ (8000bd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b9e:	490d      	ldr	r1, [pc, #52]	@ (8000bd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba4:	e002      	b.n	8000bac <LoopCopyDataInit>

08000ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000baa:	3304      	adds	r3, #4

08000bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb0:	d3f9      	bcc.n	8000ba6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bb4:	4c0a      	ldr	r4, [pc, #40]	@ (8000be0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb8:	e001      	b.n	8000bbe <LoopFillZerobss>

08000bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bbc:	3204      	adds	r2, #4

08000bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc0:	d3fb      	bcc.n	8000bba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bc2:	f004 fd3d 	bl	8005640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bc6:	f7ff fd1d 	bl	8000604 <main>
  bx  lr
 8000bca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bcc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000bd0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000bd4:	24000028 	.word	0x24000028
  ldr r2, =_sidata
 8000bd8:	08005708 	.word	0x08005708
  ldr r2, =_sbss
 8000bdc:	24000028 	.word	0x24000028
  ldr r4, =_ebss
 8000be0:	240000e8 	.word	0x240000e8

08000be4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC3_IRQHandler>
	...

08000be8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08c      	sub	sp, #48	@ 0x30
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d009      	beq.n	8000c10 <BSP_LED_Init+0x28>
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d006      	beq.n	8000c10 <BSP_LED_Init+0x28>
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d003      	beq.n	8000c10 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c08:	f06f 0301 	mvn.w	r3, #1
 8000c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c0e:	e055      	b.n	8000cbc <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d10f      	bne.n	8000c36 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000c16:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b28      	ldr	r3, [pc, #160]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	e021      	b.n	8000c7a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d10f      	bne.n	8000c5c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000c3c:	4b22      	ldr	r3, [pc, #136]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c42:	4a21      	ldr	r2, [pc, #132]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c44:	f043 0302 	orr.w	r3, r3, #2
 8000c48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c52:	f003 0302 	and.w	r3, r3, #2
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	e00e      	b.n	8000c7a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c62:	4a19      	ldr	r2, [pc, #100]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c64:	f043 0302 	orr.w	r3, r3, #2
 8000c68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c6c:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <BSP_LED_Init+0xe0>)
 8000c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	4a13      	ldr	r2, [pc, #76]	@ (8000ccc <BSP_LED_Init+0xe4>)
 8000c7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c82:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	4a0f      	ldr	r2, [pc, #60]	@ (8000cd0 <BSP_LED_Init+0xe8>)
 8000c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c98:	f107 0218 	add.w	r2, r7, #24
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 fb2c 	bl	80012fc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd0 <BSP_LED_Init+0xe8>)
 8000ca8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	4a07      	ldr	r2, [pc, #28]	@ (8000ccc <BSP_LED_Init+0xe4>)
 8000cb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	f000 fcd0 	bl	800165c <HAL_GPIO_WritePin>
  }

  return ret;
 8000cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3730      	adds	r7, #48	@ 0x30
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	58024400 	.word	0x58024400
 8000ccc:	080056c4 	.word	0x080056c4
 8000cd0:	24000008 	.word	0x24000008

08000cd4 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d009      	beq.n	8000cfc <BSP_LED_On+0x28>
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d006      	beq.n	8000cfc <BSP_LED_On+0x28>
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d003      	beq.n	8000cfc <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000cf4:	f06f 0301 	mvn.w	r3, #1
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	e00b      	b.n	8000d14 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	4a08      	ldr	r2, [pc, #32]	@ (8000d20 <BSP_LED_On+0x4c>)
 8000d00:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	4a07      	ldr	r2, [pc, #28]	@ (8000d24 <BSP_LED_On+0x50>)
 8000d08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f000 fca4 	bl	800165c <HAL_GPIO_WritePin>
  }

  return ret;
 8000d14:	68fb      	ldr	r3, [r7, #12]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	24000008 	.word	0x24000008
 8000d24:	080056c4 	.word	0x080056c4

08000d28 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d009      	beq.n	8000d50 <BSP_LED_Toggle+0x28>
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d006      	beq.n	8000d50 <BSP_LED_Toggle+0x28>
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d003      	beq.n	8000d50 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d48:	f06f 0301 	mvn.w	r3, #1
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	e00b      	b.n	8000d68 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	4a08      	ldr	r2, [pc, #32]	@ (8000d74 <BSP_LED_Toggle+0x4c>)
 8000d54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	4907      	ldr	r1, [pc, #28]	@ (8000d78 <BSP_LED_Toggle+0x50>)
 8000d5c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000d60:	4619      	mov	r1, r3
 8000d62:	4610      	mov	r0, r2
 8000d64:	f000 fc93 	bl	800168e <HAL_GPIO_TogglePin>
  }

  return ret;
 8000d68:	68fb      	ldr	r3, [r7, #12]
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	24000008 	.word	0x24000008
 8000d78:	080056c4 	.word	0x080056c4

08000d7c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b088      	sub	sp, #32
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e48 <BSP_PB_Init+0xcc>)
 8000d8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d92:	4a2d      	ldr	r2, [pc, #180]	@ (8000e48 <BSP_PB_Init+0xcc>)
 8000d94:	f043 0304 	orr.w	r3, r3, #4
 8000d98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <BSP_PB_Init+0xcc>)
 8000d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000daa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dae:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000db0:	2302      	movs	r3, #2
 8000db2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000db4:	2302      	movs	r3, #2
 8000db6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000db8:	79bb      	ldrb	r3, [r7, #6]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d10c      	bne.n	8000dd8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	4a21      	ldr	r2, [pc, #132]	@ (8000e4c <BSP_PB_Init+0xd0>)
 8000dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dca:	f107 020c 	add.w	r2, r7, #12
 8000dce:	4611      	mov	r1, r2
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f000 fa93 	bl	80012fc <HAL_GPIO_Init>
 8000dd6:	e031      	b.n	8000e3c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000dd8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ddc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000dde:	79fb      	ldrb	r3, [r7, #7]
 8000de0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e4c <BSP_PB_Init+0xd0>)
 8000de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000de6:	f107 020c 	add.w	r2, r7, #12
 8000dea:	4611      	mov	r1, r2
 8000dec:	4618      	mov	r0, r3
 8000dee:	f000 fa85 	bl	80012fc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	4a16      	ldr	r2, [pc, #88]	@ (8000e50 <BSP_PB_Init+0xd4>)
 8000df8:	441a      	add	r2, r3
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	4915      	ldr	r1, [pc, #84]	@ (8000e54 <BSP_PB_Init+0xd8>)
 8000dfe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e02:	4619      	mov	r1, r3
 8000e04:	4610      	mov	r0, r2
 8000e06:	f000 fa35 	bl	8001274 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	4a10      	ldr	r2, [pc, #64]	@ (8000e50 <BSP_PB_Init+0xd4>)
 8000e10:	1898      	adds	r0, r3, r2
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <BSP_PB_Init+0xdc>)
 8000e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	f000 fa0a 	bl	8001236 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000e22:	2028      	movs	r0, #40	@ 0x28
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <BSP_PB_Init+0xe0>)
 8000e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	4619      	mov	r1, r3
 8000e30:	f000 f9cd 	bl	80011ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000e34:	2328      	movs	r3, #40	@ 0x28
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 f9e3 	bl	8001202 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3720      	adds	r7, #32
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	58024400 	.word	0x58024400
 8000e4c:	24000014 	.word	0x24000014
 8000e50:	240000dc 	.word	0x240000dc
 8000e54:	080056cc 	.word	0x080056cc
 8000e58:	24000018 	.word	0x24000018
 8000e5c:	2400001c 	.word	0x2400001c

08000e60 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	00db      	lsls	r3, r3, #3
 8000e6e:	4a04      	ldr	r2, [pc, #16]	@ (8000e80 <BSP_PB_IRQHandler+0x20>)
 8000e70:	4413      	add	r3, r2
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 fa12 	bl	800129c <HAL_EXTI_IRQHandler>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	240000dc 	.word	0x240000dc

08000e84 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000e88:	2000      	movs	r0, #0
 8000e8a:	f7ff fcf5 	bl	8000878 <BSP_PB_Callback>
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9a:	2003      	movs	r0, #3
 8000e9c:	f000 f98c 	bl	80011b8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ea0:	f001 fa5a 	bl	8002358 <HAL_RCC_GetSysClockFreq>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	4b15      	ldr	r3, [pc, #84]	@ (8000efc <HAL_Init+0x68>)
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	0a1b      	lsrs	r3, r3, #8
 8000eac:	f003 030f 	and.w	r3, r3, #15
 8000eb0:	4913      	ldr	r1, [pc, #76]	@ (8000f00 <HAL_Init+0x6c>)
 8000eb2:	5ccb      	ldrb	r3, [r1, r3]
 8000eb4:	f003 031f 	and.w	r3, r3, #31
 8000eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8000ebc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <HAL_Init+0x68>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	f003 030f 	and.w	r3, r3, #15
 8000ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8000f00 <HAL_Init+0x6c>)
 8000ec8:	5cd3      	ldrb	r3, [r2, r3]
 8000eca:	f003 031f 	and.w	r3, r3, #31
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8000f04 <HAL_Init+0x70>)
 8000ed6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000ed8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f08 <HAL_Init+0x74>)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ede:	2000      	movs	r0, #0
 8000ee0:	f000 f814 	bl	8000f0c <HAL_InitTick>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e002      	b.n	8000ef4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000eee:	f7ff fcdd 	bl	80008ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef2:	2300      	movs	r3, #0
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	58024400 	.word	0x58024400
 8000f00:	080056b4 	.word	0x080056b4
 8000f04:	24000004 	.word	0x24000004
 8000f08:	24000000 	.word	0x24000000

08000f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f14:	4b15      	ldr	r3, [pc, #84]	@ (8000f6c <HAL_InitTick+0x60>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d101      	bne.n	8000f20 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e021      	b.n	8000f64 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f20:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <HAL_InitTick+0x64>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <HAL_InitTick+0x60>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 f971 	bl	800121e <HAL_SYSTICK_Config>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e00e      	b.n	8000f64 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b0f      	cmp	r3, #15
 8000f4a:	d80a      	bhi.n	8000f62 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	6879      	ldr	r1, [r7, #4]
 8000f50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f54:	f000 f93b 	bl	80011ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f58:	4a06      	ldr	r2, [pc, #24]	@ (8000f74 <HAL_InitTick+0x68>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	e000      	b.n	8000f64 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	24000024 	.word	0x24000024
 8000f70:	24000000 	.word	0x24000000
 8000f74:	24000020 	.word	0x24000020

08000f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <HAL_IncTick+0x20>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <HAL_IncTick+0x24>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4413      	add	r3, r2
 8000f88:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <HAL_IncTick+0x24>)
 8000f8a:	6013      	str	r3, [r2, #0]
}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	24000024 	.word	0x24000024
 8000f9c:	240000e4 	.word	0x240000e4

08000fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa4:	4b03      	ldr	r3, [pc, #12]	@ (8000fb4 <HAL_GetTick+0x14>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	240000e4 	.word	0x240000e4

08000fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fc0:	f7ff ffee 	bl	8000fa0 <HAL_GetTick>
 8000fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fd0:	d005      	beq.n	8000fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <HAL_Delay+0x44>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	4413      	add	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fde:	bf00      	nop
 8000fe0:	f7ff ffde 	bl	8000fa0 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d8f7      	bhi.n	8000fe0 <HAL_Delay+0x28>
  {
  }
}
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	24000024 	.word	0x24000024

08001000 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001004:	4b03      	ldr	r3, [pc, #12]	@ (8001014 <HAL_GetREVID+0x14>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	0c1b      	lsrs	r3, r3, #16
}
 800100a:	4618      	mov	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	5c001000 	.word	0x5c001000

08001018 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001028:	4b0b      	ldr	r3, [pc, #44]	@ (8001058 <__NVIC_SetPriorityGrouping+0x40>)
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800102e:	68ba      	ldr	r2, [r7, #8]
 8001030:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001034:	4013      	ands	r3, r2
 8001036:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <__NVIC_SetPriorityGrouping+0x44>)
 8001042:	4313      	orrs	r3, r2
 8001044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001046:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <__NVIC_SetPriorityGrouping+0x40>)
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	60d3      	str	r3, [r2, #12]
}
 800104c:	bf00      	nop
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	e000ed00 	.word	0xe000ed00
 800105c:	05fa0000 	.word	0x05fa0000

08001060 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001064:	4b04      	ldr	r3, [pc, #16]	@ (8001078 <__NVIC_GetPriorityGrouping+0x18>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	0a1b      	lsrs	r3, r3, #8
 800106a:	f003 0307 	and.w	r3, r3, #7
}
 800106e:	4618      	mov	r0, r3
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001086:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800108a:	2b00      	cmp	r3, #0
 800108c:	db0b      	blt.n	80010a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	f003 021f 	and.w	r2, r3, #31
 8001094:	4907      	ldr	r1, [pc, #28]	@ (80010b4 <__NVIC_EnableIRQ+0x38>)
 8001096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800109a:	095b      	lsrs	r3, r3, #5
 800109c:	2001      	movs	r0, #1
 800109e:	fa00 f202 	lsl.w	r2, r0, r2
 80010a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e000e100 	.word	0xe000e100

080010b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	6039      	str	r1, [r7, #0]
 80010c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	db0a      	blt.n	80010e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	490c      	ldr	r1, [pc, #48]	@ (8001104 <__NVIC_SetPriority+0x4c>)
 80010d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010d6:	0112      	lsls	r2, r2, #4
 80010d8:	b2d2      	uxtb	r2, r2
 80010da:	440b      	add	r3, r1
 80010dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010e0:	e00a      	b.n	80010f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	4908      	ldr	r1, [pc, #32]	@ (8001108 <__NVIC_SetPriority+0x50>)
 80010e8:	88fb      	ldrh	r3, [r7, #6]
 80010ea:	f003 030f 	and.w	r3, r3, #15
 80010ee:	3b04      	subs	r3, #4
 80010f0:	0112      	lsls	r2, r2, #4
 80010f2:	b2d2      	uxtb	r2, r2
 80010f4:	440b      	add	r3, r1
 80010f6:	761a      	strb	r2, [r3, #24]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000e100 	.word	0xe000e100
 8001108:	e000ed00 	.word	0xe000ed00

0800110c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800110c:	b480      	push	{r7}
 800110e:	b089      	sub	sp, #36	@ 0x24
 8001110:	af00      	add	r7, sp, #0
 8001112:	60f8      	str	r0, [r7, #12]
 8001114:	60b9      	str	r1, [r7, #8]
 8001116:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	f003 0307 	and.w	r3, r3, #7
 800111e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	f1c3 0307 	rsb	r3, r3, #7
 8001126:	2b04      	cmp	r3, #4
 8001128:	bf28      	it	cs
 800112a:	2304      	movcs	r3, #4
 800112c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	3304      	adds	r3, #4
 8001132:	2b06      	cmp	r3, #6
 8001134:	d902      	bls.n	800113c <NVIC_EncodePriority+0x30>
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	3b03      	subs	r3, #3
 800113a:	e000      	b.n	800113e <NVIC_EncodePriority+0x32>
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001140:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43da      	mvns	r2, r3
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	401a      	ands	r2, r3
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001154:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	fa01 f303 	lsl.w	r3, r1, r3
 800115e:	43d9      	mvns	r1, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001164:	4313      	orrs	r3, r2
         );
}
 8001166:	4618      	mov	r0, r3
 8001168:	3724      	adds	r7, #36	@ 0x24
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
	...

08001174 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001184:	d301      	bcc.n	800118a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001186:	2301      	movs	r3, #1
 8001188:	e00f      	b.n	80011aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800118a:	4a0a      	ldr	r2, [pc, #40]	@ (80011b4 <SysTick_Config+0x40>)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3b01      	subs	r3, #1
 8001190:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001192:	210f      	movs	r1, #15
 8001194:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001198:	f7ff ff8e 	bl	80010b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800119c:	4b05      	ldr	r3, [pc, #20]	@ (80011b4 <SysTick_Config+0x40>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011a2:	4b04      	ldr	r3, [pc, #16]	@ (80011b4 <SysTick_Config+0x40>)
 80011a4:	2207      	movs	r2, #7
 80011a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	e000e010 	.word	0xe000e010

080011b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff ff29 	bl	8001018 <__NVIC_SetPriorityGrouping>
}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b086      	sub	sp, #24
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
 80011da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011dc:	f7ff ff40 	bl	8001060 <__NVIC_GetPriorityGrouping>
 80011e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	6978      	ldr	r0, [r7, #20]
 80011e8:	f7ff ff90 	bl	800110c <NVIC_EncodePriority>
 80011ec:	4602      	mov	r2, r0
 80011ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff ff5f 	bl	80010b8 <__NVIC_SetPriority>
}
 80011fa:	bf00      	nop
 80011fc:	3718      	adds	r7, #24
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b082      	sub	sp, #8
 8001206:	af00      	add	r7, sp, #0
 8001208:	4603      	mov	r3, r0
 800120a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800120c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ff33 	bl	800107c <__NVIC_EnableIRQ>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b082      	sub	sp, #8
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff ffa4 	bl	8001174 <SysTick_Config>
 800122c:	4603      	mov	r3, r0
}
 800122e:	4618      	mov	r0, r3
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001236:	b480      	push	{r7}
 8001238:	b087      	sub	sp, #28
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	460b      	mov	r3, r1
 8001240:	607a      	str	r2, [r7, #4]
 8001242:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e00a      	b.n	8001268 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001252:	7afb      	ldrb	r3, [r7, #11]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d103      	bne.n	8001260 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	605a      	str	r2, [r3, #4]
      break;
 800125e:	e002      	b.n	8001266 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	75fb      	strb	r3, [r7, #23]
      break;
 8001264:	bf00      	nop
  }

  return status;
 8001266:	7dfb      	ldrb	r3, [r7, #23]
}
 8001268:	4618      	mov	r0, r3
 800126a:	371c      	adds	r7, #28
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d101      	bne.n	8001288 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e003      	b.n	8001290 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800128e:	2300      	movs	r3, #0
  }
}
 8001290:	4618      	mov	r0, r3
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	0c1b      	lsrs	r3, r3, #16
 80012aa:	f003 0303 	and.w	r3, r3, #3
 80012ae:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 031f 	and.w	r3, r3, #31
 80012b8:	2201      	movs	r2, #1
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	011a      	lsls	r2, r3, #4
 80012c4:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <HAL_EXTI_IRQHandler+0x5c>)
 80012c6:	4413      	add	r3, r2
 80012c8:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d009      	beq.n	80012ee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d002      	beq.n	80012ee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	4798      	blx	r3
    }
  }
}
 80012ee:	bf00      	nop
 80012f0:	3718      	adds	r7, #24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	58000088 	.word	0x58000088

080012fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b089      	sub	sp, #36	@ 0x24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800130a:	4b89      	ldr	r3, [pc, #548]	@ (8001530 <HAL_GPIO_Init+0x234>)
 800130c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800130e:	e194      	b.n	800163a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	2101      	movs	r1, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa01 f303 	lsl.w	r3, r1, r3
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	2b00      	cmp	r3, #0
 8001324:	f000 8186 	beq.w	8001634 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	2b01      	cmp	r3, #1
 8001332:	d005      	beq.n	8001340 <HAL_GPIO_Init+0x44>
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0303 	and.w	r3, r3, #3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d130      	bne.n	80013a2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	68da      	ldr	r2, [r3, #12]
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4313      	orrs	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001376:	2201      	movs	r2, #1
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4013      	ands	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	091b      	lsrs	r3, r3, #4
 800138c:	f003 0201 	and.w	r2, r3, #1
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	4313      	orrs	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	2b03      	cmp	r3, #3
 80013ac:	d017      	beq.n	80013de <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	2203      	movs	r2, #3
 80013ba:	fa02 f303 	lsl.w	r3, r2, r3
 80013be:	43db      	mvns	r3, r3
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	4013      	ands	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	689a      	ldr	r2, [r3, #8]
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f003 0303 	and.w	r3, r3, #3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d123      	bne.n	8001432 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	08da      	lsrs	r2, r3, #3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	3208      	adds	r2, #8
 80013f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	220f      	movs	r2, #15
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	43db      	mvns	r3, r3
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4013      	ands	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	691a      	ldr	r2, [r3, #16]
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	f003 0307 	and.w	r3, r3, #7
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4313      	orrs	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	08da      	lsrs	r2, r3, #3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3208      	adds	r2, #8
 800142c:	69b9      	ldr	r1, [r7, #24]
 800142e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	2203      	movs	r2, #3
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	69ba      	ldr	r2, [r7, #24]
 8001446:	4013      	ands	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f003 0203 	and.w	r2, r3, #3
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4313      	orrs	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800146e:	2b00      	cmp	r3, #0
 8001470:	f000 80e0 	beq.w	8001634 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001474:	4b2f      	ldr	r3, [pc, #188]	@ (8001534 <HAL_GPIO_Init+0x238>)
 8001476:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800147a:	4a2e      	ldr	r2, [pc, #184]	@ (8001534 <HAL_GPIO_Init+0x238>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001484:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <HAL_GPIO_Init+0x238>)
 8001486:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001492:	4a29      	ldr	r2, [pc, #164]	@ (8001538 <HAL_GPIO_Init+0x23c>)
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	089b      	lsrs	r3, r3, #2
 8001498:	3302      	adds	r3, #2
 800149a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	f003 0303 	and.w	r3, r3, #3
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	220f      	movs	r2, #15
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	43db      	mvns	r3, r3
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	4013      	ands	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a20      	ldr	r2, [pc, #128]	@ (800153c <HAL_GPIO_Init+0x240>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d052      	beq.n	8001564 <HAL_GPIO_Init+0x268>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a1f      	ldr	r2, [pc, #124]	@ (8001540 <HAL_GPIO_Init+0x244>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d031      	beq.n	800152a <HAL_GPIO_Init+0x22e>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001544 <HAL_GPIO_Init+0x248>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d02b      	beq.n	8001526 <HAL_GPIO_Init+0x22a>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001548 <HAL_GPIO_Init+0x24c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d025      	beq.n	8001522 <HAL_GPIO_Init+0x226>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a1c      	ldr	r2, [pc, #112]	@ (800154c <HAL_GPIO_Init+0x250>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d01f      	beq.n	800151e <HAL_GPIO_Init+0x222>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001550 <HAL_GPIO_Init+0x254>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d019      	beq.n	800151a <HAL_GPIO_Init+0x21e>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a1a      	ldr	r2, [pc, #104]	@ (8001554 <HAL_GPIO_Init+0x258>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d013      	beq.n	8001516 <HAL_GPIO_Init+0x21a>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a19      	ldr	r2, [pc, #100]	@ (8001558 <HAL_GPIO_Init+0x25c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d00d      	beq.n	8001512 <HAL_GPIO_Init+0x216>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a18      	ldr	r2, [pc, #96]	@ (800155c <HAL_GPIO_Init+0x260>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d007      	beq.n	800150e <HAL_GPIO_Init+0x212>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a17      	ldr	r2, [pc, #92]	@ (8001560 <HAL_GPIO_Init+0x264>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d101      	bne.n	800150a <HAL_GPIO_Init+0x20e>
 8001506:	2309      	movs	r3, #9
 8001508:	e02d      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 800150a:	230a      	movs	r3, #10
 800150c:	e02b      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 800150e:	2308      	movs	r3, #8
 8001510:	e029      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 8001512:	2307      	movs	r3, #7
 8001514:	e027      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 8001516:	2306      	movs	r3, #6
 8001518:	e025      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 800151a:	2305      	movs	r3, #5
 800151c:	e023      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 800151e:	2304      	movs	r3, #4
 8001520:	e021      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 8001522:	2303      	movs	r3, #3
 8001524:	e01f      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 8001526:	2302      	movs	r3, #2
 8001528:	e01d      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 800152a:	2301      	movs	r3, #1
 800152c:	e01b      	b.n	8001566 <HAL_GPIO_Init+0x26a>
 800152e:	bf00      	nop
 8001530:	58000080 	.word	0x58000080
 8001534:	58024400 	.word	0x58024400
 8001538:	58000400 	.word	0x58000400
 800153c:	58020000 	.word	0x58020000
 8001540:	58020400 	.word	0x58020400
 8001544:	58020800 	.word	0x58020800
 8001548:	58020c00 	.word	0x58020c00
 800154c:	58021000 	.word	0x58021000
 8001550:	58021400 	.word	0x58021400
 8001554:	58021800 	.word	0x58021800
 8001558:	58021c00 	.word	0x58021c00
 800155c:	58022000 	.word	0x58022000
 8001560:	58022400 	.word	0x58022400
 8001564:	2300      	movs	r3, #0
 8001566:	69fa      	ldr	r2, [r7, #28]
 8001568:	f002 0203 	and.w	r2, r2, #3
 800156c:	0092      	lsls	r2, r2, #2
 800156e:	4093      	lsls	r3, r2
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	4313      	orrs	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001576:	4938      	ldr	r1, [pc, #224]	@ (8001658 <HAL_GPIO_Init+0x35c>)
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	089b      	lsrs	r3, r3, #2
 800157c:	3302      	adds	r3, #2
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	43db      	mvns	r3, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4013      	ands	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80015aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80015b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	43db      	mvns	r3, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4013      	ands	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80015d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	43db      	mvns	r3, r3
 80015ea:	69ba      	ldr	r2, [r7, #24]
 80015ec:	4013      	ands	r3, r2
 80015ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d003      	beq.n	8001604 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	4313      	orrs	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	43db      	mvns	r3, r3
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	4013      	ands	r3, r2
 8001618:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d003      	beq.n	800162e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	4313      	orrs	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	3301      	adds	r3, #1
 8001638:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	fa22 f303 	lsr.w	r3, r2, r3
 8001644:	2b00      	cmp	r3, #0
 8001646:	f47f ae63 	bne.w	8001310 <HAL_GPIO_Init+0x14>
  }
}
 800164a:	bf00      	nop
 800164c:	bf00      	nop
 800164e:	3724      	adds	r7, #36	@ 0x24
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	58000400 	.word	0x58000400

0800165c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	460b      	mov	r3, r1
 8001666:	807b      	strh	r3, [r7, #2]
 8001668:	4613      	mov	r3, r2
 800166a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800166c:	787b      	ldrb	r3, [r7, #1]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001672:	887a      	ldrh	r2, [r7, #2]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001678:	e003      	b.n	8001682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800167a:	887b      	ldrh	r3, [r7, #2]
 800167c:	041a      	lsls	r2, r3, #16
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	619a      	str	r2, [r3, #24]
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800168e:	b480      	push	{r7}
 8001690:	b085      	sub	sp, #20
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	460b      	mov	r3, r1
 8001698:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016a0:	887a      	ldrh	r2, [r7, #2]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4013      	ands	r3, r2
 80016a6:	041a      	lsls	r2, r3, #16
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	43d9      	mvns	r1, r3
 80016ac:	887b      	ldrh	r3, [r7, #2]
 80016ae:	400b      	ands	r3, r1
 80016b0:	431a      	orrs	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	619a      	str	r2, [r3, #24]
}
 80016b6:	bf00      	nop
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80016cc:	4b19      	ldr	r3, [pc, #100]	@ (8001734 <HAL_PWREx_ConfigSupply+0x70>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d00a      	beq.n	80016ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80016d8:	4b16      	ldr	r3, [pc, #88]	@ (8001734 <HAL_PWREx_ConfigSupply+0x70>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d001      	beq.n	80016ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e01f      	b.n	800172a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	e01d      	b.n	800172a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <HAL_PWREx_ConfigSupply+0x70>)
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	f023 0207 	bic.w	r2, r3, #7
 80016f6:	490f      	ldr	r1, [pc, #60]	@ (8001734 <HAL_PWREx_ConfigSupply+0x70>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80016fe:	f7ff fc4f 	bl	8000fa0 <HAL_GetTick>
 8001702:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001704:	e009      	b.n	800171a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001706:	f7ff fc4b 	bl	8000fa0 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001714:	d901      	bls.n	800171a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e007      	b.n	800172a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_PWREx_ConfigSupply+0x70>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001726:	d1ee      	bne.n	8001706 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	58024800 	.word	0x58024800

08001738 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08c      	sub	sp, #48	@ 0x30
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d102      	bne.n	800174c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	f000 bc48 	b.w	8001fdc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	2b00      	cmp	r3, #0
 8001756:	f000 8088 	beq.w	800186a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800175a:	4b99      	ldr	r3, [pc, #612]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001764:	4b96      	ldr	r3, [pc, #600]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001768:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800176a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800176c:	2b10      	cmp	r3, #16
 800176e:	d007      	beq.n	8001780 <HAL_RCC_OscConfig+0x48>
 8001770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001772:	2b18      	cmp	r3, #24
 8001774:	d111      	bne.n	800179a <HAL_RCC_OscConfig+0x62>
 8001776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d10c      	bne.n	800179a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001780:	4b8f      	ldr	r3, [pc, #572]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d06d      	beq.n	8001868 <HAL_RCC_OscConfig+0x130>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d169      	bne.n	8001868 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	f000 bc21 	b.w	8001fdc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a2:	d106      	bne.n	80017b2 <HAL_RCC_OscConfig+0x7a>
 80017a4:	4b86      	ldr	r3, [pc, #536]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a85      	ldr	r2, [pc, #532]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ae:	6013      	str	r3, [r2, #0]
 80017b0:	e02e      	b.n	8001810 <HAL_RCC_OscConfig+0xd8>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d10c      	bne.n	80017d4 <HAL_RCC_OscConfig+0x9c>
 80017ba:	4b81      	ldr	r3, [pc, #516]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a80      	ldr	r2, [pc, #512]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b7e      	ldr	r3, [pc, #504]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a7d      	ldr	r2, [pc, #500]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	e01d      	b.n	8001810 <HAL_RCC_OscConfig+0xd8>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017dc:	d10c      	bne.n	80017f8 <HAL_RCC_OscConfig+0xc0>
 80017de:	4b78      	ldr	r3, [pc, #480]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a77      	ldr	r2, [pc, #476]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	4b75      	ldr	r3, [pc, #468]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a74      	ldr	r2, [pc, #464]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e00b      	b.n	8001810 <HAL_RCC_OscConfig+0xd8>
 80017f8:	4b71      	ldr	r3, [pc, #452]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a70      	ldr	r2, [pc, #448]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80017fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b6e      	ldr	r3, [pc, #440]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a6d      	ldr	r2, [pc, #436]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800180a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800180e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d013      	beq.n	8001840 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001818:	f7ff fbc2 	bl	8000fa0 <HAL_GetTick>
 800181c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001820:	f7ff fbbe 	bl	8000fa0 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b64      	cmp	r3, #100	@ 0x64
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e3d4      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001832:	4b63      	ldr	r3, [pc, #396]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0f0      	beq.n	8001820 <HAL_RCC_OscConfig+0xe8>
 800183e:	e014      	b.n	800186a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001840:	f7ff fbae 	bl	8000fa0 <HAL_GetTick>
 8001844:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001848:	f7ff fbaa 	bl	8000fa0 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	@ 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e3c0      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800185a:	4b59      	ldr	r3, [pc, #356]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f0      	bne.n	8001848 <HAL_RCC_OscConfig+0x110>
 8001866:	e000      	b.n	800186a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 80ca 	beq.w	8001a0c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001878:	4b51      	ldr	r3, [pc, #324]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001880:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001882:	4b4f      	ldr	r3, [pc, #316]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001886:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001888:	6a3b      	ldr	r3, [r7, #32]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d007      	beq.n	800189e <HAL_RCC_OscConfig+0x166>
 800188e:	6a3b      	ldr	r3, [r7, #32]
 8001890:	2b18      	cmp	r3, #24
 8001892:	d156      	bne.n	8001942 <HAL_RCC_OscConfig+0x20a>
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	f003 0303 	and.w	r3, r3, #3
 800189a:	2b00      	cmp	r3, #0
 800189c:	d151      	bne.n	8001942 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800189e:	4b48      	ldr	r3, [pc, #288]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0304 	and.w	r3, r3, #4
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d005      	beq.n	80018b6 <HAL_RCC_OscConfig+0x17e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e392      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80018b6:	4b42      	ldr	r3, [pc, #264]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f023 0219 	bic.w	r2, r3, #25
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	493f      	ldr	r1, [pc, #252]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c8:	f7ff fb6a 	bl	8000fa0 <HAL_GetTick>
 80018cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d0:	f7ff fb66 	bl	8000fa0 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e37c      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018e2:	4b37      	ldr	r3, [pc, #220]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ee:	f7ff fb87 	bl	8001000 <HAL_GetREVID>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d817      	bhi.n	800192c <HAL_RCC_OscConfig+0x1f4>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	2b40      	cmp	r3, #64	@ 0x40
 8001902:	d108      	bne.n	8001916 <HAL_RCC_OscConfig+0x1de>
 8001904:	4b2e      	ldr	r3, [pc, #184]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800190c:	4a2c      	ldr	r2, [pc, #176]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800190e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001912:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001914:	e07a      	b.n	8001a0c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001916:	4b2a      	ldr	r3, [pc, #168]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	031b      	lsls	r3, r3, #12
 8001924:	4926      	ldr	r1, [pc, #152]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001926:	4313      	orrs	r3, r2
 8001928:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800192a:	e06f      	b.n	8001a0c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192c:	4b24      	ldr	r3, [pc, #144]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	061b      	lsls	r3, r3, #24
 800193a:	4921      	ldr	r1, [pc, #132]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800193c:	4313      	orrs	r3, r2
 800193e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001940:	e064      	b.n	8001a0c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d047      	beq.n	80019da <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800194a:	4b1d      	ldr	r3, [pc, #116]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f023 0219 	bic.w	r2, r3, #25
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	491a      	ldr	r1, [pc, #104]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001958:	4313      	orrs	r3, r2
 800195a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195c:	f7ff fb20 	bl	8000fa0 <HAL_GetTick>
 8001960:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001964:	f7ff fb1c 	bl	8000fa0 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e332      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001976:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0f0      	beq.n	8001964 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001982:	f7ff fb3d 	bl	8001000 <HAL_GetREVID>
 8001986:	4603      	mov	r3, r0
 8001988:	f241 0203 	movw	r2, #4099	@ 0x1003
 800198c:	4293      	cmp	r3, r2
 800198e:	d819      	bhi.n	80019c4 <HAL_RCC_OscConfig+0x28c>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	2b40      	cmp	r3, #64	@ 0x40
 8001996:	d108      	bne.n	80019aa <HAL_RCC_OscConfig+0x272>
 8001998:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80019a0:	4a07      	ldr	r2, [pc, #28]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80019a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019a6:	6053      	str	r3, [r2, #4]
 80019a8:	e030      	b.n	8001a0c <HAL_RCC_OscConfig+0x2d4>
 80019aa:	4b05      	ldr	r3, [pc, #20]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	031b      	lsls	r3, r3, #12
 80019b8:	4901      	ldr	r1, [pc, #4]	@ (80019c0 <HAL_RCC_OscConfig+0x288>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	604b      	str	r3, [r1, #4]
 80019be:	e025      	b.n	8001a0c <HAL_RCC_OscConfig+0x2d4>
 80019c0:	58024400 	.word	0x58024400
 80019c4:	4b9a      	ldr	r3, [pc, #616]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	691b      	ldr	r3, [r3, #16]
 80019d0:	061b      	lsls	r3, r3, #24
 80019d2:	4997      	ldr	r1, [pc, #604]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	604b      	str	r3, [r1, #4]
 80019d8:	e018      	b.n	8001a0c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019da:	4b95      	ldr	r3, [pc, #596]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a94      	ldr	r2, [pc, #592]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 80019e0:	f023 0301 	bic.w	r3, r3, #1
 80019e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e6:	f7ff fadb 	bl	8000fa0 <HAL_GetTick>
 80019ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ee:	f7ff fad7 	bl	8000fa0 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e2ed      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001a00:	4b8b      	ldr	r3, [pc, #556]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d1f0      	bne.n	80019ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0310 	and.w	r3, r3, #16
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f000 80a9 	beq.w	8001b6c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a1a:	4b85      	ldr	r3, [pc, #532]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a22:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a24:	4b82      	ldr	r3, [pc, #520]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a28:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d007      	beq.n	8001a40 <HAL_RCC_OscConfig+0x308>
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	2b18      	cmp	r3, #24
 8001a34:	d13a      	bne.n	8001aac <HAL_RCC_OscConfig+0x374>
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	f003 0303 	and.w	r3, r3, #3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d135      	bne.n	8001aac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a40:	4b7b      	ldr	r3, [pc, #492]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d005      	beq.n	8001a58 <HAL_RCC_OscConfig+0x320>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	2b80      	cmp	r3, #128	@ 0x80
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e2c1      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a58:	f7ff fad2 	bl	8001000 <HAL_GetREVID>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d817      	bhi.n	8001a96 <HAL_RCC_OscConfig+0x35e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6a1b      	ldr	r3, [r3, #32]
 8001a6a:	2b20      	cmp	r3, #32
 8001a6c:	d108      	bne.n	8001a80 <HAL_RCC_OscConfig+0x348>
 8001a6e:	4b70      	ldr	r3, [pc, #448]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001a76:	4a6e      	ldr	r2, [pc, #440]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a7c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a7e:	e075      	b.n	8001b6c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a80:	4b6b      	ldr	r3, [pc, #428]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	069b      	lsls	r3, r3, #26
 8001a8e:	4968      	ldr	r1, [pc, #416]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a94:	e06a      	b.n	8001b6c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a96:	4b66      	ldr	r3, [pc, #408]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	061b      	lsls	r3, r3, #24
 8001aa4:	4962      	ldr	r1, [pc, #392]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001aaa:	e05f      	b.n	8001b6c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69db      	ldr	r3, [r3, #28]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d042      	beq.n	8001b3a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001ab4:	4b5e      	ldr	r3, [pc, #376]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fa6e 	bl	8000fa0 <HAL_GetTick>
 8001ac4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ac8:	f7ff fa6a 	bl	8000fa0 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e280      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001ada:	4b55      	ldr	r3, [pc, #340]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f0      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ae6:	f7ff fa8b 	bl	8001000 <HAL_GetREVID>
 8001aea:	4603      	mov	r3, r0
 8001aec:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d817      	bhi.n	8001b24 <HAL_RCC_OscConfig+0x3ec>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	2b20      	cmp	r3, #32
 8001afa:	d108      	bne.n	8001b0e <HAL_RCC_OscConfig+0x3d6>
 8001afc:	4b4c      	ldr	r3, [pc, #304]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001b04:	4a4a      	ldr	r2, [pc, #296]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001b0a:	6053      	str	r3, [r2, #4]
 8001b0c:	e02e      	b.n	8001b6c <HAL_RCC_OscConfig+0x434>
 8001b0e:	4b48      	ldr	r3, [pc, #288]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	069b      	lsls	r3, r3, #26
 8001b1c:	4944      	ldr	r1, [pc, #272]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	604b      	str	r3, [r1, #4]
 8001b22:	e023      	b.n	8001b6c <HAL_RCC_OscConfig+0x434>
 8001b24:	4b42      	ldr	r3, [pc, #264]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	061b      	lsls	r3, r3, #24
 8001b32:	493f      	ldr	r1, [pc, #252]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b34:	4313      	orrs	r3, r2
 8001b36:	60cb      	str	r3, [r1, #12]
 8001b38:	e018      	b.n	8001b6c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a3c      	ldr	r2, [pc, #240]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b46:	f7ff fa2b 	bl	8000fa0 <HAL_GetTick>
 8001b4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b4c:	e008      	b.n	8001b60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b4e:	f7ff fa27 	bl	8000fa0 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d901      	bls.n	8001b60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e23d      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b60:	4b33      	ldr	r3, [pc, #204]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d1f0      	bne.n	8001b4e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0308 	and.w	r3, r3, #8
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d036      	beq.n	8001be6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	695b      	ldr	r3, [r3, #20]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d019      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b80:	4b2b      	ldr	r3, [pc, #172]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b84:	4a2a      	ldr	r2, [pc, #168]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8c:	f7ff fa08 	bl	8000fa0 <HAL_GetTick>
 8001b90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b94:	f7ff fa04 	bl	8000fa0 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e21a      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ba6:	4b22      	ldr	r3, [pc, #136]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCC_OscConfig+0x45c>
 8001bb2:	e018      	b.n	8001be6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001bb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001bba:	f023 0301 	bic.w	r3, r3, #1
 8001bbe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7ff f9ee 	bl	8000fa0 <HAL_GetTick>
 8001bc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bc8:	f7ff f9ea 	bl	8000fa0 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e200      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001bdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0320 	and.w	r3, r3, #32
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d039      	beq.n	8001c66 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d01c      	beq.n	8001c34 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001c00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c04:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c06:	f7ff f9cb 	bl	8000fa0 <HAL_GetTick>
 8001c0a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c0e:	f7ff f9c7 	bl	8000fa0 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e1dd      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c20:	4b03      	ldr	r3, [pc, #12]	@ (8001c30 <HAL_RCC_OscConfig+0x4f8>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d0f0      	beq.n	8001c0e <HAL_RCC_OscConfig+0x4d6>
 8001c2c:	e01b      	b.n	8001c66 <HAL_RCC_OscConfig+0x52e>
 8001c2e:	bf00      	nop
 8001c30:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c34:	4b9b      	ldr	r3, [pc, #620]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a9a      	ldr	r2, [pc, #616]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001c3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c3e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c40:	f7ff f9ae 	bl	8000fa0 <HAL_GetTick>
 8001c44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c48:	f7ff f9aa 	bl	8000fa0 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e1c0      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c5a:	4b92      	ldr	r3, [pc, #584]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f0      	bne.n	8001c48 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 8081 	beq.w	8001d76 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c74:	4b8c      	ldr	r3, [pc, #560]	@ (8001ea8 <HAL_RCC_OscConfig+0x770>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a8b      	ldr	r2, [pc, #556]	@ (8001ea8 <HAL_RCC_OscConfig+0x770>)
 8001c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c80:	f7ff f98e 	bl	8000fa0 <HAL_GetTick>
 8001c84:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c88:	f7ff f98a 	bl	8000fa0 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b64      	cmp	r3, #100	@ 0x64
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e1a0      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c9a:	4b83      	ldr	r3, [pc, #524]	@ (8001ea8 <HAL_RCC_OscConfig+0x770>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d0f0      	beq.n	8001c88 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d106      	bne.n	8001cbc <HAL_RCC_OscConfig+0x584>
 8001cae:	4b7d      	ldr	r3, [pc, #500]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb2:	4a7c      	ldr	r2, [pc, #496]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cba:	e02d      	b.n	8001d18 <HAL_RCC_OscConfig+0x5e0>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d10c      	bne.n	8001cde <HAL_RCC_OscConfig+0x5a6>
 8001cc4:	4b77      	ldr	r3, [pc, #476]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc8:	4a76      	ldr	r2, [pc, #472]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cca:	f023 0301 	bic.w	r3, r3, #1
 8001cce:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd0:	4b74      	ldr	r3, [pc, #464]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd4:	4a73      	ldr	r2, [pc, #460]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cd6:	f023 0304 	bic.w	r3, r3, #4
 8001cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cdc:	e01c      	b.n	8001d18 <HAL_RCC_OscConfig+0x5e0>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2b05      	cmp	r3, #5
 8001ce4:	d10c      	bne.n	8001d00 <HAL_RCC_OscConfig+0x5c8>
 8001ce6:	4b6f      	ldr	r3, [pc, #444]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001ce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cea:	4a6e      	ldr	r2, [pc, #440]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cf2:	4b6c      	ldr	r3, [pc, #432]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cf6:	4a6b      	ldr	r2, [pc, #428]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cfe:	e00b      	b.n	8001d18 <HAL_RCC_OscConfig+0x5e0>
 8001d00:	4b68      	ldr	r3, [pc, #416]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d04:	4a67      	ldr	r2, [pc, #412]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d06:	f023 0301 	bic.w	r3, r3, #1
 8001d0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d0c:	4b65      	ldr	r3, [pc, #404]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d10:	4a64      	ldr	r2, [pc, #400]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d12:	f023 0304 	bic.w	r3, r3, #4
 8001d16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d015      	beq.n	8001d4c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7ff f93e 	bl	8000fa0 <HAL_GetTick>
 8001d24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d26:	e00a      	b.n	8001d3e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d28:	f7ff f93a 	bl	8000fa0 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e14e      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d3e:	4b59      	ldr	r3, [pc, #356]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0ee      	beq.n	8001d28 <HAL_RCC_OscConfig+0x5f0>
 8001d4a:	e014      	b.n	8001d76 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4c:	f7ff f928 	bl	8000fa0 <HAL_GetTick>
 8001d50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d52:	e00a      	b.n	8001d6a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d54:	f7ff f924 	bl	8000fa0 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e138      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d6a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1ee      	bne.n	8001d54 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 812d 	beq.w	8001fda <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001d80:	4b48      	ldr	r3, [pc, #288]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d88:	2b18      	cmp	r3, #24
 8001d8a:	f000 80bd 	beq.w	8001f08 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	f040 809e 	bne.w	8001ed4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d98:	4b42      	ldr	r3, [pc, #264]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a41      	ldr	r2, [pc, #260]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001d9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001da2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da4:	f7ff f8fc 	bl	8000fa0 <HAL_GetTick>
 8001da8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dac:	f7ff f8f8 	bl	8000fa0 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e10e      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001dbe:	4b39      	ldr	r3, [pc, #228]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1f0      	bne.n	8001dac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dca:	4b36      	ldr	r3, [pc, #216]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001dcc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dce:	4b37      	ldr	r3, [pc, #220]	@ (8001eac <HAL_RCC_OscConfig+0x774>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001dda:	0112      	lsls	r2, r2, #4
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	4931      	ldr	r1, [pc, #196]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	628b      	str	r3, [r1, #40]	@ 0x28
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de8:	3b01      	subs	r3, #1
 8001dea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001df2:	3b01      	subs	r3, #1
 8001df4:	025b      	lsls	r3, r3, #9
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	041b      	lsls	r3, r3, #16
 8001e02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	061b      	lsls	r3, r3, #24
 8001e10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e14:	4923      	ldr	r1, [pc, #140]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001e1a:	4b22      	ldr	r3, [pc, #136]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1e:	4a21      	ldr	r2, [pc, #132]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e2a:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <HAL_RCC_OscConfig+0x778>)
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e32:	00d2      	lsls	r2, r2, #3
 8001e34:	491b      	ldr	r1, [pc, #108]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3e:	f023 020c 	bic.w	r2, r3, #12
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	4917      	ldr	r1, [pc, #92]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e4c:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e50:	f023 0202 	bic.w	r2, r3, #2
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e58:	4912      	ldr	r1, [pc, #72]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e62:	4a10      	ldr	r2, [pc, #64]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001e76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001e82:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e86:	4a07      	ldr	r2, [pc, #28]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e8e:	4b05      	ldr	r3, [pc, #20]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a04      	ldr	r2, [pc, #16]	@ (8001ea4 <HAL_RCC_OscConfig+0x76c>)
 8001e94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9a:	f7ff f881 	bl	8000fa0 <HAL_GetTick>
 8001e9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ea0:	e011      	b.n	8001ec6 <HAL_RCC_OscConfig+0x78e>
 8001ea2:	bf00      	nop
 8001ea4:	58024400 	.word	0x58024400
 8001ea8:	58024800 	.word	0x58024800
 8001eac:	fffffc0c 	.word	0xfffffc0c
 8001eb0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb4:	f7ff f874 	bl	8000fa0 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e08a      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ec6:	4b47      	ldr	r3, [pc, #284]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x77c>
 8001ed2:	e082      	b.n	8001fda <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ed4:	4b43      	ldr	r3, [pc, #268]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a42      	ldr	r2, [pc, #264]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001eda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee0:	f7ff f85e 	bl	8000fa0 <HAL_GetTick>
 8001ee4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ee8:	f7ff f85a 	bl	8000fa0 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e070      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001efa:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x7b0>
 8001f06:	e068      	b.n	8001fda <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001f08:	4b36      	ldr	r3, [pc, #216]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f0e:	4b35      	ldr	r3, [pc, #212]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d031      	beq.n	8001f80 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	f003 0203 	and.w	r2, r3, #3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d12a      	bne.n	8001f80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	091b      	lsrs	r3, r3, #4
 8001f2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d122      	bne.n	8001f80 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f44:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d11a      	bne.n	8001f80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	0a5b      	lsrs	r3, r3, #9
 8001f4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f56:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d111      	bne.n	8001f80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	0c1b      	lsrs	r3, r3, #16
 8001f60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f68:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d108      	bne.n	8001f80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	0e1b      	lsrs	r3, r3, #24
 8001f72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f7a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d001      	beq.n	8001f84 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e02b      	b.n	8001fdc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001f84:	4b17      	ldr	r3, [pc, #92]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f88:	08db      	lsrs	r3, r3, #3
 8001f8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f8e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d01f      	beq.n	8001fda <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001f9a:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9e:	4a11      	ldr	r2, [pc, #68]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001fa0:	f023 0301 	bic.w	r3, r3, #1
 8001fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fa6:	f7fe fffb 	bl	8000fa0 <HAL_GetTick>
 8001faa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001fac:	bf00      	nop
 8001fae:	f7fe fff7 	bl	8000fa0 <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d0f9      	beq.n	8001fae <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001fba:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe8 <HAL_RCC_OscConfig+0x8b0>)
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001fc6:	00d2      	lsls	r2, r2, #3
 8001fc8:	4906      	ldr	r1, [pc, #24]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001fce:	4b05      	ldr	r3, [pc, #20]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd2:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <HAL_RCC_OscConfig+0x8ac>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3730      	adds	r7, #48	@ 0x30
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	58024400 	.word	0x58024400
 8001fe8:	ffff0007 	.word	0xffff0007

08001fec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e19c      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002000:	4b8a      	ldr	r3, [pc, #552]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 030f 	and.w	r3, r3, #15
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d910      	bls.n	8002030 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200e:	4b87      	ldr	r3, [pc, #540]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f023 020f 	bic.w	r2, r3, #15
 8002016:	4985      	ldr	r1, [pc, #532]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800201e:	4b83      	ldr	r3, [pc, #524]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	683a      	ldr	r2, [r7, #0]
 8002028:	429a      	cmp	r2, r3
 800202a:	d001      	beq.n	8002030 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e184      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0304 	and.w	r3, r3, #4
 8002038:	2b00      	cmp	r3, #0
 800203a:	d010      	beq.n	800205e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691a      	ldr	r2, [r3, #16]
 8002040:	4b7b      	ldr	r3, [pc, #492]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002048:	429a      	cmp	r2, r3
 800204a:	d908      	bls.n	800205e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800204c:	4b78      	ldr	r3, [pc, #480]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	4975      	ldr	r1, [pc, #468]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800205a:	4313      	orrs	r3, r2
 800205c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d010      	beq.n	800208c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	695a      	ldr	r2, [r3, #20]
 800206e:	4b70      	ldr	r3, [pc, #448]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002070:	69db      	ldr	r3, [r3, #28]
 8002072:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002076:	429a      	cmp	r2, r3
 8002078:	d908      	bls.n	800208c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800207a:	4b6d      	ldr	r3, [pc, #436]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	496a      	ldr	r1, [pc, #424]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002088:	4313      	orrs	r3, r2
 800208a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0310 	and.w	r3, r3, #16
 8002094:	2b00      	cmp	r3, #0
 8002096:	d010      	beq.n	80020ba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	699a      	ldr	r2, [r3, #24]
 800209c:	4b64      	ldr	r3, [pc, #400]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d908      	bls.n	80020ba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020a8:	4b61      	ldr	r3, [pc, #388]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80020aa:	69db      	ldr	r3, [r3, #28]
 80020ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	495e      	ldr	r1, [pc, #376]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0320 	and.w	r3, r3, #32
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d010      	beq.n	80020e8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	69da      	ldr	r2, [r3, #28]
 80020ca:	4b59      	ldr	r3, [pc, #356]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d908      	bls.n	80020e8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80020d6:	4b56      	ldr	r3, [pc, #344]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	4953      	ldr	r1, [pc, #332]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d010      	beq.n	8002116 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68da      	ldr	r2, [r3, #12]
 80020f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f003 030f 	and.w	r3, r3, #15
 8002100:	429a      	cmp	r2, r3
 8002102:	d908      	bls.n	8002116 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002104:	4b4a      	ldr	r3, [pc, #296]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	f023 020f 	bic.w	r2, r3, #15
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	4947      	ldr	r1, [pc, #284]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002112:	4313      	orrs	r3, r2
 8002114:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	2b00      	cmp	r3, #0
 8002120:	d055      	beq.n	80021ce <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002122:	4b43      	ldr	r3, [pc, #268]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002124:	699b      	ldr	r3, [r3, #24]
 8002126:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	4940      	ldr	r1, [pc, #256]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002130:	4313      	orrs	r3, r2
 8002132:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b02      	cmp	r3, #2
 800213a:	d107      	bne.n	800214c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800213c:	4b3c      	ldr	r3, [pc, #240]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d121      	bne.n	800218c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e0f6      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b03      	cmp	r3, #3
 8002152:	d107      	bne.n	8002164 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002154:	4b36      	ldr	r3, [pc, #216]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d115      	bne.n	800218c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e0ea      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d107      	bne.n	800217c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800216c:	4b30      	ldr	r3, [pc, #192]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002174:	2b00      	cmp	r3, #0
 8002176:	d109      	bne.n	800218c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0de      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800217c:	4b2c      	ldr	r3, [pc, #176]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e0d6      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800218c:	4b28      	ldr	r3, [pc, #160]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	f023 0207 	bic.w	r2, r3, #7
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	4925      	ldr	r1, [pc, #148]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 800219a:	4313      	orrs	r3, r2
 800219c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800219e:	f7fe feff 	bl	8000fa0 <HAL_GetTick>
 80021a2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021a4:	e00a      	b.n	80021bc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a6:	f7fe fefb 	bl	8000fa0 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e0be      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d1eb      	bne.n	80021a6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d010      	beq.n	80021fc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	4b14      	ldr	r3, [pc, #80]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d208      	bcs.n	80021fc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021ea:	4b11      	ldr	r3, [pc, #68]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	f023 020f 	bic.w	r2, r3, #15
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	490e      	ldr	r1, [pc, #56]	@ (8002230 <HAL_RCC_ClockConfig+0x244>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021fc:	4b0b      	ldr	r3, [pc, #44]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d214      	bcs.n	8002234 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220a:	4b08      	ldr	r3, [pc, #32]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f023 020f 	bic.w	r2, r3, #15
 8002212:	4906      	ldr	r1, [pc, #24]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	4313      	orrs	r3, r2
 8002218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800221a:	4b04      	ldr	r3, [pc, #16]	@ (800222c <HAL_RCC_ClockConfig+0x240>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d005      	beq.n	8002234 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e086      	b.n	800233a <HAL_RCC_ClockConfig+0x34e>
 800222c:	52002000 	.word	0x52002000
 8002230:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	d010      	beq.n	8002262 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	691a      	ldr	r2, [r3, #16]
 8002244:	4b3f      	ldr	r3, [pc, #252]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800224c:	429a      	cmp	r2, r3
 800224e:	d208      	bcs.n	8002262 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002250:	4b3c      	ldr	r3, [pc, #240]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	4939      	ldr	r1, [pc, #228]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 800225e:	4313      	orrs	r3, r2
 8002260:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0308 	and.w	r3, r3, #8
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695a      	ldr	r2, [r3, #20]
 8002272:	4b34      	ldr	r3, [pc, #208]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800227a:	429a      	cmp	r2, r3
 800227c:	d208      	bcs.n	8002290 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800227e:	4b31      	ldr	r3, [pc, #196]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	492e      	ldr	r1, [pc, #184]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 800228c:	4313      	orrs	r3, r2
 800228e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0310 	and.w	r3, r3, #16
 8002298:	2b00      	cmp	r3, #0
 800229a:	d010      	beq.n	80022be <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	699a      	ldr	r2, [r3, #24]
 80022a0:	4b28      	ldr	r3, [pc, #160]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022a2:	69db      	ldr	r3, [r3, #28]
 80022a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d208      	bcs.n	80022be <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80022ac:	4b25      	ldr	r3, [pc, #148]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4922      	ldr	r1, [pc, #136]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0320 	and.w	r3, r3, #32
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d010      	beq.n	80022ec <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69da      	ldr	r2, [r3, #28]
 80022ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d208      	bcs.n	80022ec <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80022da:	4b1a      	ldr	r3, [pc, #104]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022dc:	6a1b      	ldr	r3, [r3, #32]
 80022de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	4917      	ldr	r1, [pc, #92]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80022ec:	f000 f834 	bl	8002358 <HAL_RCC_GetSysClockFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b14      	ldr	r3, [pc, #80]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	0a1b      	lsrs	r3, r3, #8
 80022f8:	f003 030f 	and.w	r3, r3, #15
 80022fc:	4912      	ldr	r1, [pc, #72]	@ (8002348 <HAL_RCC_ClockConfig+0x35c>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	f003 031f 	and.w	r3, r3, #31
 8002304:	fa22 f303 	lsr.w	r3, r2, r3
 8002308:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800230a:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <HAL_RCC_ClockConfig+0x358>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	4a0d      	ldr	r2, [pc, #52]	@ (8002348 <HAL_RCC_ClockConfig+0x35c>)
 8002314:	5cd3      	ldrb	r3, [r2, r3]
 8002316:	f003 031f 	and.w	r3, r3, #31
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	fa22 f303 	lsr.w	r3, r2, r3
 8002320:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_RCC_ClockConfig+0x360>)
 8002322:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002324:	4a0a      	ldr	r2, [pc, #40]	@ (8002350 <HAL_RCC_ClockConfig+0x364>)
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800232a:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <HAL_RCC_ClockConfig+0x368>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fdec 	bl	8000f0c <HAL_InitTick>
 8002334:	4603      	mov	r3, r0
 8002336:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002338:	7bfb      	ldrb	r3, [r7, #15]
}
 800233a:	4618      	mov	r0, r3
 800233c:	3718      	adds	r7, #24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	58024400 	.word	0x58024400
 8002348:	080056b4 	.word	0x080056b4
 800234c:	24000004 	.word	0x24000004
 8002350:	24000000 	.word	0x24000000
 8002354:	24000020 	.word	0x24000020

08002358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002358:	b480      	push	{r7}
 800235a:	b089      	sub	sp, #36	@ 0x24
 800235c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800235e:	4bb3      	ldr	r3, [pc, #716]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002366:	2b18      	cmp	r3, #24
 8002368:	f200 8155 	bhi.w	8002616 <HAL_RCC_GetSysClockFreq+0x2be>
 800236c:	a201      	add	r2, pc, #4	@ (adr r2, 8002374 <HAL_RCC_GetSysClockFreq+0x1c>)
 800236e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002372:	bf00      	nop
 8002374:	080023d9 	.word	0x080023d9
 8002378:	08002617 	.word	0x08002617
 800237c:	08002617 	.word	0x08002617
 8002380:	08002617 	.word	0x08002617
 8002384:	08002617 	.word	0x08002617
 8002388:	08002617 	.word	0x08002617
 800238c:	08002617 	.word	0x08002617
 8002390:	08002617 	.word	0x08002617
 8002394:	080023ff 	.word	0x080023ff
 8002398:	08002617 	.word	0x08002617
 800239c:	08002617 	.word	0x08002617
 80023a0:	08002617 	.word	0x08002617
 80023a4:	08002617 	.word	0x08002617
 80023a8:	08002617 	.word	0x08002617
 80023ac:	08002617 	.word	0x08002617
 80023b0:	08002617 	.word	0x08002617
 80023b4:	08002405 	.word	0x08002405
 80023b8:	08002617 	.word	0x08002617
 80023bc:	08002617 	.word	0x08002617
 80023c0:	08002617 	.word	0x08002617
 80023c4:	08002617 	.word	0x08002617
 80023c8:	08002617 	.word	0x08002617
 80023cc:	08002617 	.word	0x08002617
 80023d0:	08002617 	.word	0x08002617
 80023d4:	0800240b 	.word	0x0800240b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023d8:	4b94      	ldr	r3, [pc, #592]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0320 	and.w	r3, r3, #32
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d009      	beq.n	80023f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80023e4:	4b91      	ldr	r3, [pc, #580]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	4a90      	ldr	r2, [pc, #576]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023f0:	fa22 f303 	lsr.w	r3, r2, r3
 80023f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80023f6:	e111      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80023f8:	4b8d      	ldr	r3, [pc, #564]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023fa:	61bb      	str	r3, [r7, #24]
      break;
 80023fc:	e10e      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80023fe:	4b8d      	ldr	r3, [pc, #564]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002400:	61bb      	str	r3, [r7, #24]
      break;
 8002402:	e10b      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002404:	4b8c      	ldr	r3, [pc, #560]	@ (8002638 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002406:	61bb      	str	r3, [r7, #24]
      break;
 8002408:	e108      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800240a:	4b88      	ldr	r3, [pc, #544]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800240c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002414:	4b85      	ldr	r3, [pc, #532]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800241e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002420:	4b82      	ldr	r3, [pc, #520]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800242a:	4b80      	ldr	r3, [pc, #512]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800242c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800242e:	08db      	lsrs	r3, r3, #3
 8002430:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	fb02 f303 	mul.w	r3, r2, r3
 800243a:	ee07 3a90 	vmov	s15, r3
 800243e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002442:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 80e1 	beq.w	8002610 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	2b02      	cmp	r3, #2
 8002452:	f000 8083 	beq.w	800255c <HAL_RCC_GetSysClockFreq+0x204>
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	2b02      	cmp	r3, #2
 800245a:	f200 80a1 	bhi.w	80025a0 <HAL_RCC_GetSysClockFreq+0x248>
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_RCC_GetSysClockFreq+0x114>
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d056      	beq.n	8002518 <HAL_RCC_GetSysClockFreq+0x1c0>
 800246a:	e099      	b.n	80025a0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800246c:	4b6f      	ldr	r3, [pc, #444]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	2b00      	cmp	r3, #0
 8002476:	d02d      	beq.n	80024d4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002478:	4b6c      	ldr	r3, [pc, #432]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	08db      	lsrs	r3, r3, #3
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	4a6b      	ldr	r2, [pc, #428]	@ (8002630 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002484:	fa22 f303 	lsr.w	r3, r2, r3
 8002488:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	ee07 3a90 	vmov	s15, r3
 8002490:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	ee07 3a90 	vmov	s15, r3
 800249a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800249e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024a2:	4b62      	ldr	r3, [pc, #392]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80024b6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800263c <HAL_RCC_GetSysClockFreq+0x2e4>
 80024ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ce:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80024d2:	e087      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	ee07 3a90 	vmov	s15, r3
 80024da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024de:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002640 <HAL_RCC_GetSysClockFreq+0x2e8>
 80024e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024e6:	4b51      	ldr	r3, [pc, #324]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ee:	ee07 3a90 	vmov	s15, r3
 80024f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80024fa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800263c <HAL_RCC_GetSysClockFreq+0x2e4>
 80024fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002506:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800250a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800250e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002512:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002516:	e065      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	ee07 3a90 	vmov	s15, r3
 800251e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002522:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002644 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800252a:	4b40      	ldr	r3, [pc, #256]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800253a:	ed97 6a02 	vldr	s12, [r7, #8]
 800253e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800263c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800254a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800254e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002556:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800255a:	e043      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	ee07 3a90 	vmov	s15, r3
 8002562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002566:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002648 <HAL_RCC_GetSysClockFreq+0x2f0>
 800256a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800256e:	4b2f      	ldr	r3, [pc, #188]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002576:	ee07 3a90 	vmov	s15, r3
 800257a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800257e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002582:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800263c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800258a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800258e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800259a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800259e:	e021      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	ee07 3a90 	vmov	s15, r3
 80025a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025aa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002644 <HAL_RCC_GetSysClockFreq+0x2ec>
 80025ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025b2:	4b1e      	ldr	r3, [pc, #120]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ba:	ee07 3a90 	vmov	s15, r3
 80025be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80025c6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800263c <HAL_RCC_GetSysClockFreq+0x2e4>
 80025ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025e2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80025e4:	4b11      	ldr	r3, [pc, #68]	@ (800262c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e8:	0a5b      	lsrs	r3, r3, #9
 80025ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025ee:	3301      	adds	r3, #1
 80025f0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	ee07 3a90 	vmov	s15, r3
 80025f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8002600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002608:	ee17 3a90 	vmov	r3, s15
 800260c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800260e:	e005      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	61bb      	str	r3, [r7, #24]
      break;
 8002614:	e002      	b.n	800261c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002616:	4b07      	ldr	r3, [pc, #28]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002618:	61bb      	str	r3, [r7, #24]
      break;
 800261a:	bf00      	nop
  }

  return sysclockfreq;
 800261c:	69bb      	ldr	r3, [r7, #24]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3724      	adds	r7, #36	@ 0x24
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	58024400 	.word	0x58024400
 8002630:	03d09000 	.word	0x03d09000
 8002634:	003d0900 	.word	0x003d0900
 8002638:	007a1200 	.word	0x007a1200
 800263c:	46000000 	.word	0x46000000
 8002640:	4c742400 	.word	0x4c742400
 8002644:	4a742400 	.word	0x4a742400
 8002648:	4af42400 	.word	0x4af42400

0800264c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002652:	f7ff fe81 	bl	8002358 <HAL_RCC_GetSysClockFreq>
 8002656:	4602      	mov	r2, r0
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <HAL_RCC_GetHCLKFreq+0x50>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	0a1b      	lsrs	r3, r3, #8
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	490f      	ldr	r1, [pc, #60]	@ (80026a0 <HAL_RCC_GetHCLKFreq+0x54>)
 8002664:	5ccb      	ldrb	r3, [r1, r3]
 8002666:	f003 031f 	and.w	r3, r3, #31
 800266a:	fa22 f303 	lsr.w	r3, r2, r3
 800266e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002670:	4b0a      	ldr	r3, [pc, #40]	@ (800269c <HAL_RCC_GetHCLKFreq+0x50>)
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f003 030f 	and.w	r3, r3, #15
 8002678:	4a09      	ldr	r2, [pc, #36]	@ (80026a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800267a:	5cd3      	ldrb	r3, [r2, r3]
 800267c:	f003 031f 	and.w	r3, r3, #31
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	fa22 f303 	lsr.w	r3, r2, r3
 8002686:	4a07      	ldr	r2, [pc, #28]	@ (80026a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8002688:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800268a:	4a07      	ldr	r2, [pc, #28]	@ (80026a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002690:	4b04      	ldr	r3, [pc, #16]	@ (80026a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8002692:	681b      	ldr	r3, [r3, #0]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	58024400 	.word	0x58024400
 80026a0:	080056b4 	.word	0x080056b4
 80026a4:	24000004 	.word	0x24000004
 80026a8:	24000000 	.word	0x24000000

080026ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80026b0:	f7ff ffcc 	bl	800264c <HAL_RCC_GetHCLKFreq>
 80026b4:	4602      	mov	r2, r0
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	091b      	lsrs	r3, r3, #4
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	4904      	ldr	r1, [pc, #16]	@ (80026d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	58024400 	.word	0x58024400
 80026d4:	080056b4 	.word	0x080056b4

080026d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80026dc:	f7ff ffb6 	bl	800264c <HAL_RCC_GetHCLKFreq>
 80026e0:	4602      	mov	r2, r0
 80026e2:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	0a1b      	lsrs	r3, r3, #8
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	4904      	ldr	r1, [pc, #16]	@ (8002700 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026ee:	5ccb      	ldrb	r3, [r1, r3]
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	58024400 	.word	0x58024400
 8002700:	080056b4 	.word	0x080056b4

08002704 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002708:	b0ca      	sub	sp, #296	@ 0x128
 800270a:	af00      	add	r7, sp, #0
 800270c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002710:	2300      	movs	r3, #0
 8002712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002716:	2300      	movs	r3, #0
 8002718:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800271c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002724:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002728:	2500      	movs	r5, #0
 800272a:	ea54 0305 	orrs.w	r3, r4, r5
 800272e:	d049      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002734:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002736:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800273a:	d02f      	beq.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800273c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002740:	d828      	bhi.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002742:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002746:	d01a      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002748:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800274c:	d822      	bhi.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002752:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002756:	d007      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002758:	e01c      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800275a:	4bb8      	ldr	r3, [pc, #736]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800275c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275e:	4ab7      	ldr	r2, [pc, #732]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002760:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002764:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002766:	e01a      	b.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800276c:	3308      	adds	r3, #8
 800276e:	2102      	movs	r1, #2
 8002770:	4618      	mov	r0, r3
 8002772:	f001 fc8f 	bl	8004094 <RCCEx_PLL2_Config>
 8002776:	4603      	mov	r3, r0
 8002778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800277c:	e00f      	b.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800277e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002782:	3328      	adds	r3, #40	@ 0x28
 8002784:	2102      	movs	r1, #2
 8002786:	4618      	mov	r0, r3
 8002788:	f001 fd36 	bl	80041f8 <RCCEx_PLL3_Config>
 800278c:	4603      	mov	r3, r0
 800278e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002792:	e004      	b.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800279a:	e000      	b.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800279c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800279e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10a      	bne.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80027a6:	4ba5      	ldr	r3, [pc, #660]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027aa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80027ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027b4:	4aa1      	ldr	r2, [pc, #644]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027b6:	430b      	orrs	r3, r1
 80027b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80027ba:	e003      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80027c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80027c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027cc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80027d0:	f04f 0900 	mov.w	r9, #0
 80027d4:	ea58 0309 	orrs.w	r3, r8, r9
 80027d8:	d047      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80027da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d82a      	bhi.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80027e4:	a201      	add	r2, pc, #4	@ (adr r2, 80027ec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80027e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ea:	bf00      	nop
 80027ec:	08002801 	.word	0x08002801
 80027f0:	0800280f 	.word	0x0800280f
 80027f4:	08002825 	.word	0x08002825
 80027f8:	08002843 	.word	0x08002843
 80027fc:	08002843 	.word	0x08002843
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002800:	4b8e      	ldr	r3, [pc, #568]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	4a8d      	ldr	r2, [pc, #564]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002806:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800280a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800280c:	e01a      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800280e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002812:	3308      	adds	r3, #8
 8002814:	2100      	movs	r1, #0
 8002816:	4618      	mov	r0, r3
 8002818:	f001 fc3c 	bl	8004094 <RCCEx_PLL2_Config>
 800281c:	4603      	mov	r3, r0
 800281e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002822:	e00f      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002828:	3328      	adds	r3, #40	@ 0x28
 800282a:	2100      	movs	r1, #0
 800282c:	4618      	mov	r0, r3
 800282e:	f001 fce3 	bl	80041f8 <RCCEx_PLL3_Config>
 8002832:	4603      	mov	r3, r0
 8002834:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002838:	e004      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002840:	e000      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002842:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10a      	bne.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800284c:	4b7b      	ldr	r3, [pc, #492]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800284e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002850:	f023 0107 	bic.w	r1, r3, #7
 8002854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285a:	4a78      	ldr	r2, [pc, #480]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800285c:	430b      	orrs	r3, r1
 800285e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002860:	e003      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002862:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002866:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800286a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800286e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002872:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002876:	f04f 0b00 	mov.w	fp, #0
 800287a:	ea5a 030b 	orrs.w	r3, sl, fp
 800287e:	d04c      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800288a:	d030      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800288c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002890:	d829      	bhi.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002892:	2bc0      	cmp	r3, #192	@ 0xc0
 8002894:	d02d      	beq.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002896:	2bc0      	cmp	r3, #192	@ 0xc0
 8002898:	d825      	bhi.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800289a:	2b80      	cmp	r3, #128	@ 0x80
 800289c:	d018      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800289e:	2b80      	cmp	r3, #128	@ 0x80
 80028a0:	d821      	bhi.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80028a6:	2b40      	cmp	r3, #64	@ 0x40
 80028a8:	d007      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80028aa:	e01c      	b.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028ac:	4b63      	ldr	r3, [pc, #396]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b0:	4a62      	ldr	r2, [pc, #392]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028b8:	e01c      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028be:	3308      	adds	r3, #8
 80028c0:	2100      	movs	r1, #0
 80028c2:	4618      	mov	r0, r3
 80028c4:	f001 fbe6 	bl	8004094 <RCCEx_PLL2_Config>
 80028c8:	4603      	mov	r3, r0
 80028ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028ce:	e011      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028d4:	3328      	adds	r3, #40	@ 0x28
 80028d6:	2100      	movs	r1, #0
 80028d8:	4618      	mov	r0, r3
 80028da:	f001 fc8d 	bl	80041f8 <RCCEx_PLL3_Config>
 80028de:	4603      	mov	r3, r0
 80028e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80028e4:	e006      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80028ec:	e002      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80028ee:	bf00      	nop
 80028f0:	e000      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80028f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10a      	bne.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80028fc:	4b4f      	ldr	r3, [pc, #316]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80028fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002900:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800290c:	430b      	orrs	r3, r1
 800290e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002910:	e003      	b.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800291a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800291e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002922:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002926:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800292a:	2300      	movs	r3, #0
 800292c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002930:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002934:	460b      	mov	r3, r1
 8002936:	4313      	orrs	r3, r2
 8002938:	d053      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800293a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800293e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002942:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002946:	d035      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002948:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800294c:	d82e      	bhi.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800294e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002952:	d031      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002954:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002958:	d828      	bhi.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800295a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800295e:	d01a      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002960:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002964:	d822      	bhi.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800296a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800296e:	d007      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002970:	e01c      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002972:	4b32      	ldr	r3, [pc, #200]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002976:	4a31      	ldr	r2, [pc, #196]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800297c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800297e:	e01c      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002984:	3308      	adds	r3, #8
 8002986:	2100      	movs	r1, #0
 8002988:	4618      	mov	r0, r3
 800298a:	f001 fb83 	bl	8004094 <RCCEx_PLL2_Config>
 800298e:	4603      	mov	r3, r0
 8002990:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002994:	e011      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800299a:	3328      	adds	r3, #40	@ 0x28
 800299c:	2100      	movs	r1, #0
 800299e:	4618      	mov	r0, r3
 80029a0:	f001 fc2a 	bl	80041f8 <RCCEx_PLL3_Config>
 80029a4:	4603      	mov	r3, r0
 80029a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80029aa:	e006      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80029b2:	e002      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80029b4:	bf00      	nop
 80029b6:	e000      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80029b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10b      	bne.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80029c2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80029ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80029d2:	4a1a      	ldr	r2, [pc, #104]	@ (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80029d4:	430b      	orrs	r3, r1
 80029d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80029d8:	e003      	b.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80029de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80029e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ea:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80029ee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80029f2:	2300      	movs	r3, #0
 80029f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80029f8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80029fc:	460b      	mov	r3, r1
 80029fe:	4313      	orrs	r3, r2
 8002a00:	d056      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002a0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a0e:	d038      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002a10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a14:	d831      	bhi.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a16:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a1a:	d034      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002a1c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002a20:	d82b      	bhi.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a26:	d01d      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002a28:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a2c:	d825      	bhi.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d006      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002a32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a36:	d00a      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002a38:	e01f      	b.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002a3a:	bf00      	nop
 8002a3c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a40:	4ba2      	ldr	r3, [pc, #648]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a44:	4aa1      	ldr	r2, [pc, #644]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a4c:	e01c      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a52:	3308      	adds	r3, #8
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f001 fb1c 	bl	8004094 <RCCEx_PLL2_Config>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002a62:	e011      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a68:	3328      	adds	r3, #40	@ 0x28
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f001 fbc3 	bl	80041f8 <RCCEx_PLL3_Config>
 8002a72:	4603      	mov	r3, r0
 8002a74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a78:	e006      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a80:	e002      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002a82:	bf00      	nop
 8002a84:	e000      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002a86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002a90:	4b8e      	ldr	r3, [pc, #568]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a94:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a9c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002aa0:	4a8a      	ldr	r2, [pc, #552]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002aa2:	430b      	orrs	r3, r1
 8002aa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aa6:	e003      	b.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002aac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002abc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002ac6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002aca:	460b      	mov	r3, r1
 8002acc:	4313      	orrs	r3, r2
 8002ace:	d03a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad6:	2b30      	cmp	r3, #48	@ 0x30
 8002ad8:	d01f      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002ada:	2b30      	cmp	r3, #48	@ 0x30
 8002adc:	d819      	bhi.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002ade:	2b20      	cmp	r3, #32
 8002ae0:	d00c      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002ae2:	2b20      	cmp	r3, #32
 8002ae4:	d815      	bhi.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d019      	beq.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002aea:	2b10      	cmp	r3, #16
 8002aec:	d111      	bne.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002aee:	4b77      	ldr	r3, [pc, #476]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	4a76      	ldr	r2, [pc, #472]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002af8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002afa:	e011      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b00:	3308      	adds	r3, #8
 8002b02:	2102      	movs	r1, #2
 8002b04:	4618      	mov	r0, r3
 8002b06:	f001 fac5 	bl	8004094 <RCCEx_PLL2_Config>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002b10:	e006      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b18:	e002      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b1a:	bf00      	nop
 8002b1c:	e000      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002b1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10a      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002b28:	4b68      	ldr	r3, [pc, #416]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b36:	4a65      	ldr	r2, [pc, #404]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b38:	430b      	orrs	r3, r1
 8002b3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b3c:	e003      	b.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002b52:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002b56:	2300      	movs	r3, #0
 8002b58:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002b5c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4313      	orrs	r3, r2
 8002b64:	d051      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b70:	d035      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002b72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b76:	d82e      	bhi.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002b78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b7c:	d031      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002b7e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002b82:	d828      	bhi.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002b84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b88:	d01a      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b8e:	d822      	bhi.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b98:	d007      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002b9a:	e01c      	b.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b9c:	4b4b      	ldr	r3, [pc, #300]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba0:	4a4a      	ldr	r2, [pc, #296]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002ba8:	e01c      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bae:	3308      	adds	r3, #8
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f001 fa6e 	bl	8004094 <RCCEx_PLL2_Config>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002bbe:	e011      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bc4:	3328      	adds	r3, #40	@ 0x28
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f001 fb15 	bl	80041f8 <RCCEx_PLL3_Config>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002bd4:	e006      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002bdc:	e002      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002bde:	bf00      	nop
 8002be0:	e000      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002be4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002bec:	4b37      	ldr	r3, [pc, #220]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bfa:	4a34      	ldr	r2, [pc, #208]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c00:	e003      	b.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c12:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002c16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002c20:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002c24:	460b      	mov	r3, r1
 8002c26:	4313      	orrs	r3, r2
 8002c28:	d056      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c34:	d033      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002c36:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c3a:	d82c      	bhi.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c40:	d02f      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002c42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c46:	d826      	bhi.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c4c:	d02b      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002c4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c52:	d820      	bhi.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c58:	d012      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002c5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c5e:	d81a      	bhi.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d022      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c68:	d115      	bne.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c6e:	3308      	adds	r3, #8
 8002c70:	2101      	movs	r1, #1
 8002c72:	4618      	mov	r0, r3
 8002c74:	f001 fa0e 	bl	8004094 <RCCEx_PLL2_Config>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002c7e:	e015      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c84:	3328      	adds	r3, #40	@ 0x28
 8002c86:	2101      	movs	r1, #1
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f001 fab5 	bl	80041f8 <RCCEx_PLL3_Config>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002c94:	e00a      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c9c:	e006      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002c9e:	bf00      	nop
 8002ca0:	e004      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002ca2:	bf00      	nop
 8002ca4:	e002      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002ca6:	bf00      	nop
 8002ca8:	e000      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002caa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10d      	bne.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002cb4:	4b05      	ldr	r3, [pc, #20]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cb8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cc2:	4a02      	ldr	r2, [pc, #8]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002cc4:	430b      	orrs	r3, r1
 8002cc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8002cc8:	e006      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002cca:	bf00      	nop
 8002ccc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002ce4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002ce8:	2300      	movs	r3, #0
 8002cea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002cee:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	d055      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cfc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d04:	d033      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002d06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d0a:	d82c      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d10:	d02f      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002d12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d16:	d826      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d18:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002d1c:	d02b      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002d1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002d22:	d820      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d28:	d012      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002d2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d2e:	d81a      	bhi.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d022      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002d34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d38:	d115      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d3e:	3308      	adds	r3, #8
 8002d40:	2101      	movs	r1, #1
 8002d42:	4618      	mov	r0, r3
 8002d44:	f001 f9a6 	bl	8004094 <RCCEx_PLL2_Config>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d4e:	e015      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d54:	3328      	adds	r3, #40	@ 0x28
 8002d56:	2101      	movs	r1, #1
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f001 fa4d 	bl	80041f8 <RCCEx_PLL3_Config>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002d64:	e00a      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d6c:	e006      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d6e:	bf00      	nop
 8002d70:	e004      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d72:	bf00      	nop
 8002d74:	e002      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d76:	bf00      	nop
 8002d78:	e000      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002d7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10b      	bne.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002d84:	4ba3      	ldr	r3, [pc, #652]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d94:	4a9f      	ldr	r2, [pc, #636]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d96:	430b      	orrs	r3, r1
 8002d98:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d9a:	e003      	b.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002da0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002db0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002db4:	2300      	movs	r3, #0
 8002db6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002dba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	d037      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dce:	d00e      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002dd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dd4:	d816      	bhi.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d018      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002dda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002dde:	d111      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002de0:	4b8c      	ldr	r3, [pc, #560]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de4:	4a8b      	ldr	r2, [pc, #556]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002dec:	e00f      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002df2:	3308      	adds	r3, #8
 8002df4:	2101      	movs	r1, #1
 8002df6:	4618      	mov	r0, r3
 8002df8:	f001 f94c 	bl	8004094 <RCCEx_PLL2_Config>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002e02:	e004      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e0a:	e000      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10a      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002e16:	4b7f      	ldr	r3, [pc, #508]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e1a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e24:	4a7b      	ldr	r2, [pc, #492]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e26:	430b      	orrs	r3, r1
 8002e28:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e2a:	e003      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002e40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002e4a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4313      	orrs	r3, r2
 8002e52:	d039      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e5a:	2b03      	cmp	r3, #3
 8002e5c:	d81c      	bhi.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e64 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e64:	08002ea1 	.word	0x08002ea1
 8002e68:	08002e75 	.word	0x08002e75
 8002e6c:	08002e83 	.word	0x08002e83
 8002e70:	08002ea1 	.word	0x08002ea1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e74:	4b67      	ldr	r3, [pc, #412]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e78:	4a66      	ldr	r2, [pc, #408]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002e80:	e00f      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e86:	3308      	adds	r3, #8
 8002e88:	2102      	movs	r1, #2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f001 f902 	bl	8004094 <RCCEx_PLL2_Config>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002e96:	e004      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002ea0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10a      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002eaa:	4b5a      	ldr	r3, [pc, #360]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eae:	f023 0103 	bic.w	r1, r3, #3
 8002eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eb8:	4a56      	ldr	r2, [pc, #344]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002eba:	430b      	orrs	r3, r1
 8002ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ebe:	e003      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ec4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002ed4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002ede:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	f000 809f 	beq.w	8003028 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eea:	4b4b      	ldr	r3, [pc, #300]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a4a      	ldr	r2, [pc, #296]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ef4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ef6:	f7fe f853 	bl	8000fa0 <HAL_GetTick>
 8002efa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002efe:	e00b      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f00:	f7fe f84e 	bl	8000fa0 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b64      	cmp	r3, #100	@ 0x64
 8002f0e:	d903      	bls.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f16:	e005      	b.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f18:	4b3f      	ldr	r3, [pc, #252]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d0ed      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002f24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d179      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002f2c:	4b39      	ldr	r3, [pc, #228]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f38:	4053      	eors	r3, r2
 8002f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d015      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f42:	4b34      	ldr	r3, [pc, #208]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f4a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f4e:	4b31      	ldr	r3, [pc, #196]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f52:	4a30      	ldr	r2, [pc, #192]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f58:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f5e:	4a2d      	ldr	r2, [pc, #180]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f64:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002f66:	4a2b      	ldr	r2, [pc, #172]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002f68:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f6c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002f6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f7a:	d118      	bne.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7c:	f7fe f810 	bl	8000fa0 <HAL_GetTick>
 8002f80:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f84:	e00d      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f86:	f7fe f80b 	bl	8000fa0 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002f90:	1ad2      	subs	r2, r2, r3
 8002f92:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d903      	bls.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002fa0:	e005      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0eb      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d129      	bne.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fc6:	d10e      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002fc8:	4b12      	ldr	r3, [pc, #72]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fd4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002fd8:	091a      	lsrs	r2, r3, #4
 8002fda:	4b10      	ldr	r3, [pc, #64]	@ (800301c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	4a0d      	ldr	r2, [pc, #52]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	6113      	str	r3, [r2, #16]
 8002fe4:	e005      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	4a0a      	ldr	r2, [pc, #40]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002fec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002ff0:	6113      	str	r3, [r2, #16]
 8002ff2:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002ff4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ffa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003002:	4a04      	ldr	r2, [pc, #16]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003004:	430b      	orrs	r3, r1
 8003006:	6713      	str	r3, [r2, #112]	@ 0x70
 8003008:	e00e      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800300a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800300e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003012:	e009      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003014:	58024400 	.word	0x58024400
 8003018:	58024800 	.word	0x58024800
 800301c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003024:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f002 0301 	and.w	r3, r2, #1
 8003034:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003038:	2300      	movs	r3, #0
 800303a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800303e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003042:	460b      	mov	r3, r1
 8003044:	4313      	orrs	r3, r2
 8003046:	f000 8089 	beq.w	800315c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800304a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800304e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003050:	2b28      	cmp	r3, #40	@ 0x28
 8003052:	d86b      	bhi.n	800312c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003054:	a201      	add	r2, pc, #4	@ (adr r2, 800305c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305a:	bf00      	nop
 800305c:	08003135 	.word	0x08003135
 8003060:	0800312d 	.word	0x0800312d
 8003064:	0800312d 	.word	0x0800312d
 8003068:	0800312d 	.word	0x0800312d
 800306c:	0800312d 	.word	0x0800312d
 8003070:	0800312d 	.word	0x0800312d
 8003074:	0800312d 	.word	0x0800312d
 8003078:	0800312d 	.word	0x0800312d
 800307c:	08003101 	.word	0x08003101
 8003080:	0800312d 	.word	0x0800312d
 8003084:	0800312d 	.word	0x0800312d
 8003088:	0800312d 	.word	0x0800312d
 800308c:	0800312d 	.word	0x0800312d
 8003090:	0800312d 	.word	0x0800312d
 8003094:	0800312d 	.word	0x0800312d
 8003098:	0800312d 	.word	0x0800312d
 800309c:	08003117 	.word	0x08003117
 80030a0:	0800312d 	.word	0x0800312d
 80030a4:	0800312d 	.word	0x0800312d
 80030a8:	0800312d 	.word	0x0800312d
 80030ac:	0800312d 	.word	0x0800312d
 80030b0:	0800312d 	.word	0x0800312d
 80030b4:	0800312d 	.word	0x0800312d
 80030b8:	0800312d 	.word	0x0800312d
 80030bc:	08003135 	.word	0x08003135
 80030c0:	0800312d 	.word	0x0800312d
 80030c4:	0800312d 	.word	0x0800312d
 80030c8:	0800312d 	.word	0x0800312d
 80030cc:	0800312d 	.word	0x0800312d
 80030d0:	0800312d 	.word	0x0800312d
 80030d4:	0800312d 	.word	0x0800312d
 80030d8:	0800312d 	.word	0x0800312d
 80030dc:	08003135 	.word	0x08003135
 80030e0:	0800312d 	.word	0x0800312d
 80030e4:	0800312d 	.word	0x0800312d
 80030e8:	0800312d 	.word	0x0800312d
 80030ec:	0800312d 	.word	0x0800312d
 80030f0:	0800312d 	.word	0x0800312d
 80030f4:	0800312d 	.word	0x0800312d
 80030f8:	0800312d 	.word	0x0800312d
 80030fc:	08003135 	.word	0x08003135
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003104:	3308      	adds	r3, #8
 8003106:	2101      	movs	r1, #1
 8003108:	4618      	mov	r0, r3
 800310a:	f000 ffc3 	bl	8004094 <RCCEx_PLL2_Config>
 800310e:	4603      	mov	r3, r0
 8003110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003114:	e00f      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311a:	3328      	adds	r3, #40	@ 0x28
 800311c:	2101      	movs	r1, #1
 800311e:	4618      	mov	r0, r3
 8003120:	f001 f86a 	bl	80041f8 <RCCEx_PLL3_Config>
 8003124:	4603      	mov	r3, r0
 8003126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800312a:	e004      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003132:	e000      	b.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003134:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10a      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800313e:	4bbf      	ldr	r3, [pc, #764]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003142:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800314a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800314c:	4abb      	ldr	r2, [pc, #748]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800314e:	430b      	orrs	r3, r1
 8003150:	6553      	str	r3, [r2, #84]	@ 0x54
 8003152:	e003      	b.n	800315c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800315c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003164:	f002 0302 	and.w	r3, r2, #2
 8003168:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800316c:	2300      	movs	r3, #0
 800316e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003172:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003176:	460b      	mov	r3, r1
 8003178:	4313      	orrs	r3, r2
 800317a:	d041      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800317c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003180:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003182:	2b05      	cmp	r3, #5
 8003184:	d824      	bhi.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003186:	a201      	add	r2, pc, #4	@ (adr r2, 800318c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318c:	080031d9 	.word	0x080031d9
 8003190:	080031a5 	.word	0x080031a5
 8003194:	080031bb 	.word	0x080031bb
 8003198:	080031d9 	.word	0x080031d9
 800319c:	080031d9 	.word	0x080031d9
 80031a0:	080031d9 	.word	0x080031d9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80031a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031a8:	3308      	adds	r3, #8
 80031aa:	2101      	movs	r1, #1
 80031ac:	4618      	mov	r0, r3
 80031ae:	f000 ff71 	bl	8004094 <RCCEx_PLL2_Config>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80031b8:	e00f      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80031ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031be:	3328      	adds	r3, #40	@ 0x28
 80031c0:	2101      	movs	r1, #1
 80031c2:	4618      	mov	r0, r3
 80031c4:	f001 f818 	bl	80041f8 <RCCEx_PLL3_Config>
 80031c8:	4603      	mov	r3, r0
 80031ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80031ce:	e004      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031d6:	e000      	b.n	80031da <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80031d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10a      	bne.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80031e2:	4b96      	ldr	r3, [pc, #600]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e6:	f023 0107 	bic.w	r1, r3, #7
 80031ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031f0:	4a92      	ldr	r2, [pc, #584]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031f2:	430b      	orrs	r3, r1
 80031f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80031f6:	e003      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f002 0304 	and.w	r3, r2, #4
 800320c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003210:	2300      	movs	r3, #0
 8003212:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003216:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800321a:	460b      	mov	r3, r1
 800321c:	4313      	orrs	r3, r2
 800321e:	d044      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003224:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003228:	2b05      	cmp	r3, #5
 800322a:	d825      	bhi.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800322c:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003281 	.word	0x08003281
 8003238:	0800324d 	.word	0x0800324d
 800323c:	08003263 	.word	0x08003263
 8003240:	08003281 	.word	0x08003281
 8003244:	08003281 	.word	0x08003281
 8003248:	08003281 	.word	0x08003281
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800324c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003250:	3308      	adds	r3, #8
 8003252:	2101      	movs	r1, #1
 8003254:	4618      	mov	r0, r3
 8003256:	f000 ff1d 	bl	8004094 <RCCEx_PLL2_Config>
 800325a:	4603      	mov	r3, r0
 800325c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003260:	e00f      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003266:	3328      	adds	r3, #40	@ 0x28
 8003268:	2101      	movs	r1, #1
 800326a:	4618      	mov	r0, r3
 800326c:	f000 ffc4 	bl	80041f8 <RCCEx_PLL3_Config>
 8003270:	4603      	mov	r3, r0
 8003272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003276:	e004      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800327e:	e000      	b.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10b      	bne.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800328a:	4b6c      	ldr	r3, [pc, #432]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800328c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800328e:	f023 0107 	bic.w	r1, r3, #7
 8003292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800329a:	4a68      	ldr	r2, [pc, #416]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800329c:	430b      	orrs	r3, r1
 800329e:	6593      	str	r3, [r2, #88]	@ 0x58
 80032a0:	e003      	b.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b2:	f002 0320 	and.w	r3, r2, #32
 80032b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032ba:	2300      	movs	r3, #0
 80032bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80032c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80032c4:	460b      	mov	r3, r1
 80032c6:	4313      	orrs	r3, r2
 80032c8:	d055      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80032ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d6:	d033      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80032d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032dc:	d82c      	bhi.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80032de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e2:	d02f      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80032e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e8:	d826      	bhi.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80032ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80032ee:	d02b      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80032f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80032f4:	d820      	bhi.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80032f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032fa:	d012      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80032fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003300:	d81a      	bhi.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003302:	2b00      	cmp	r3, #0
 8003304:	d022      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003306:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800330a:	d115      	bne.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800330c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003310:	3308      	adds	r3, #8
 8003312:	2100      	movs	r1, #0
 8003314:	4618      	mov	r0, r3
 8003316:	f000 febd 	bl	8004094 <RCCEx_PLL2_Config>
 800331a:	4603      	mov	r3, r0
 800331c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003320:	e015      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003326:	3328      	adds	r3, #40	@ 0x28
 8003328:	2102      	movs	r1, #2
 800332a:	4618      	mov	r0, r3
 800332c:	f000 ff64 	bl	80041f8 <RCCEx_PLL3_Config>
 8003330:	4603      	mov	r3, r0
 8003332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003336:	e00a      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800333e:	e006      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003340:	bf00      	nop
 8003342:	e004      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003344:	bf00      	nop
 8003346:	e002      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003348:	bf00      	nop
 800334a:	e000      	b.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800334c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800334e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10b      	bne.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003356:	4b39      	ldr	r3, [pc, #228]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800335a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800335e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003366:	4a35      	ldr	r2, [pc, #212]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003368:	430b      	orrs	r3, r1
 800336a:	6553      	str	r3, [r2, #84]	@ 0x54
 800336c:	e003      	b.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800336e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003372:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800337a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003382:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003386:	2300      	movs	r3, #0
 8003388:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800338c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003390:	460b      	mov	r3, r1
 8003392:	4313      	orrs	r3, r2
 8003394:	d058      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800339a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800339e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80033a2:	d033      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80033a4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80033a8:	d82c      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033ae:	d02f      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80033b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033b4:	d826      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033ba:	d02b      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80033bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033c0:	d820      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033c6:	d012      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80033c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033cc:	d81a      	bhi.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d022      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80033d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033d6:	d115      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033dc:	3308      	adds	r3, #8
 80033de:	2100      	movs	r1, #0
 80033e0:	4618      	mov	r0, r3
 80033e2:	f000 fe57 	bl	8004094 <RCCEx_PLL2_Config>
 80033e6:	4603      	mov	r3, r0
 80033e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80033ec:	e015      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f2:	3328      	adds	r3, #40	@ 0x28
 80033f4:	2102      	movs	r1, #2
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 fefe 	bl	80041f8 <RCCEx_PLL3_Config>
 80033fc:	4603      	mov	r3, r0
 80033fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003402:	e00a      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800340a:	e006      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800340c:	bf00      	nop
 800340e:	e004      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003410:	bf00      	nop
 8003412:	e002      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003414:	bf00      	nop
 8003416:	e000      	b.n	800341a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003418:	bf00      	nop
    }

    if (ret == HAL_OK)
 800341a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10e      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003422:	4b06      	ldr	r3, [pc, #24]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003426:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800342a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800342e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003432:	4a02      	ldr	r2, [pc, #8]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003434:	430b      	orrs	r3, r1
 8003436:	6593      	str	r3, [r2, #88]	@ 0x58
 8003438:	e006      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800343a:	bf00      	nop
 800343c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003440:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003444:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800344c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003450:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003454:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003458:	2300      	movs	r3, #0
 800345a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800345e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003462:	460b      	mov	r3, r1
 8003464:	4313      	orrs	r3, r2
 8003466:	d055      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003470:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003474:	d033      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003476:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800347a:	d82c      	bhi.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800347c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003480:	d02f      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003482:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003486:	d826      	bhi.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003488:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800348c:	d02b      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800348e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003492:	d820      	bhi.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003494:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003498:	d012      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800349a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800349e:	d81a      	bhi.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d022      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80034a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034a8:	d115      	bne.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ae:	3308      	adds	r3, #8
 80034b0:	2100      	movs	r1, #0
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fdee 	bl	8004094 <RCCEx_PLL2_Config>
 80034b8:	4603      	mov	r3, r0
 80034ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80034be:	e015      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80034c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c4:	3328      	adds	r3, #40	@ 0x28
 80034c6:	2102      	movs	r1, #2
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 fe95 	bl	80041f8 <RCCEx_PLL3_Config>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80034d4:	e00a      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034dc:	e006      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80034de:	bf00      	nop
 80034e0:	e004      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80034e2:	bf00      	nop
 80034e4:	e002      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80034e6:	bf00      	nop
 80034e8:	e000      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80034ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80034f4:	4ba1      	ldr	r3, [pc, #644]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80034fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003500:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003504:	4a9d      	ldr	r2, [pc, #628]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003506:	430b      	orrs	r3, r1
 8003508:	6593      	str	r3, [r2, #88]	@ 0x58
 800350a:	e003      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800350c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003510:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351c:	f002 0308 	and.w	r3, r2, #8
 8003520:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003524:	2300      	movs	r3, #0
 8003526:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800352a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800352e:	460b      	mov	r3, r1
 8003530:	4313      	orrs	r3, r2
 8003532:	d01e      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800353c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003540:	d10c      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003546:	3328      	adds	r3, #40	@ 0x28
 8003548:	2102      	movs	r1, #2
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fe54 	bl	80041f8 <RCCEx_PLL3_Config>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d002      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800355c:	4b87      	ldr	r3, [pc, #540]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800355e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003560:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003568:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800356c:	4a83      	ldr	r2, [pc, #524]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800356e:	430b      	orrs	r3, r1
 8003570:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357a:	f002 0310 	and.w	r3, r2, #16
 800357e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003582:	2300      	movs	r3, #0
 8003584:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003588:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800358c:	460b      	mov	r3, r1
 800358e:	4313      	orrs	r3, r2
 8003590:	d01e      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003596:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800359a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800359e:	d10c      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a4:	3328      	adds	r3, #40	@ 0x28
 80035a6:	2102      	movs	r1, #2
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 fe25 	bl	80041f8 <RCCEx_PLL3_Config>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80035ba:	4b70      	ldr	r3, [pc, #448]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80035c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80035ca:	4a6c      	ldr	r2, [pc, #432]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035cc:	430b      	orrs	r3, r1
 80035ce:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80035dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80035e6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80035ea:	460b      	mov	r3, r1
 80035ec:	4313      	orrs	r3, r2
 80035ee:	d03e      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80035f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80035fc:	d022      	beq.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80035fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003602:	d81b      	bhi.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003604:	2b00      	cmp	r3, #0
 8003606:	d003      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800360c:	d00b      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800360e:	e015      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003614:	3308      	adds	r3, #8
 8003616:	2100      	movs	r1, #0
 8003618:	4618      	mov	r0, r3
 800361a:	f000 fd3b 	bl	8004094 <RCCEx_PLL2_Config>
 800361e:	4603      	mov	r3, r0
 8003620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003624:	e00f      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362a:	3328      	adds	r3, #40	@ 0x28
 800362c:	2102      	movs	r1, #2
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fde2 	bl	80041f8 <RCCEx_PLL3_Config>
 8003634:	4603      	mov	r3, r0
 8003636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800363a:	e004      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003642:	e000      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003644:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800364a:	2b00      	cmp	r3, #0
 800364c:	d10b      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800364e:	4b4b      	ldr	r3, [pc, #300]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800365a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800365e:	4a47      	ldr	r2, [pc, #284]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003660:	430b      	orrs	r3, r1
 8003662:	6593      	str	r3, [r2, #88]	@ 0x58
 8003664:	e003      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800366a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800366e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003676:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800367a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800367c:	2300      	movs	r3, #0
 800367e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003680:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003684:	460b      	mov	r3, r1
 8003686:	4313      	orrs	r3, r2
 8003688:	d03b      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800368a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003692:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003696:	d01f      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003698:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800369c:	d818      	bhi.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800369e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036a2:	d003      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80036a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036a8:	d007      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80036aa:	e011      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036ac:	4b33      	ldr	r3, [pc, #204]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	4a32      	ldr	r2, [pc, #200]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80036b8:	e00f      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036be:	3328      	adds	r3, #40	@ 0x28
 80036c0:	2101      	movs	r1, #1
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 fd98 	bl	80041f8 <RCCEx_PLL3_Config>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80036ce:	e004      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036d6:	e000      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80036d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10b      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036e2:	4b26      	ldr	r3, [pc, #152]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80036ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f2:	4a22      	ldr	r2, [pc, #136]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80036f8:	e003      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800370e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003710:	2300      	movs	r3, #0
 8003712:	677b      	str	r3, [r7, #116]	@ 0x74
 8003714:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003718:	460b      	mov	r3, r1
 800371a:	4313      	orrs	r3, r2
 800371c:	d034      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800371e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003724:	2b00      	cmp	r3, #0
 8003726:	d003      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800372c:	d007      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800372e:	e011      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003730:	4b12      	ldr	r3, [pc, #72]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003734:	4a11      	ldr	r2, [pc, #68]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800373a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800373c:	e00e      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800373e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003742:	3308      	adds	r3, #8
 8003744:	2102      	movs	r1, #2
 8003746:	4618      	mov	r0, r3
 8003748:	f000 fca4 	bl	8004094 <RCCEx_PLL2_Config>
 800374c:	4603      	mov	r3, r0
 800374e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003752:	e003      	b.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800375a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800375c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10d      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003764:	4b05      	ldr	r3, [pc, #20]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003768:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800376c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003772:	4a02      	ldr	r2, [pc, #8]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003774:	430b      	orrs	r3, r1
 8003776:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003778:	e006      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800377a:	bf00      	nop
 800377c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003780:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003784:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003790:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003796:	2300      	movs	r3, #0
 8003798:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800379a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800379e:	460b      	mov	r3, r1
 80037a0:	4313      	orrs	r3, r2
 80037a2:	d00c      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80037a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a8:	3328      	adds	r3, #40	@ 0x28
 80037aa:	2102      	movs	r1, #2
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fd23 	bl	80041f8 <RCCEx_PLL3_Config>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80037be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80037ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80037cc:	2300      	movs	r3, #0
 80037ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80037d0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80037d4:	460b      	mov	r3, r1
 80037d6:	4313      	orrs	r3, r2
 80037d8:	d038      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80037da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037e6:	d018      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80037e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80037ec:	d811      	bhi.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80037ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f2:	d014      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80037f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f8:	d80b      	bhi.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d011      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80037fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003802:	d106      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003804:	4bc3      	ldr	r3, [pc, #780]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	4ac2      	ldr	r2, [pc, #776]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800380a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800380e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003810:	e008      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003818:	e004      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800381a:	bf00      	nop
 800381c:	e002      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10b      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800382c:	4bb9      	ldr	r3, [pc, #740]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800382e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003830:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800383c:	4ab5      	ldr	r2, [pc, #724]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800383e:	430b      	orrs	r3, r1
 8003840:	6553      	str	r3, [r2, #84]	@ 0x54
 8003842:	e003      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003848:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800384c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003854:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003858:	65bb      	str	r3, [r7, #88]	@ 0x58
 800385a:	2300      	movs	r3, #0
 800385c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800385e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003862:	460b      	mov	r3, r1
 8003864:	4313      	orrs	r3, r2
 8003866:	d009      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003868:	4baa      	ldr	r3, [pc, #680]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800386a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800386c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003874:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003876:	4aa7      	ldr	r2, [pc, #668]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003878:	430b      	orrs	r3, r1
 800387a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800387c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003888:	653b      	str	r3, [r7, #80]	@ 0x50
 800388a:	2300      	movs	r3, #0
 800388c:	657b      	str	r3, [r7, #84]	@ 0x54
 800388e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003892:	460b      	mov	r3, r1
 8003894:	4313      	orrs	r3, r2
 8003896:	d00a      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003898:	4b9e      	ldr	r3, [pc, #632]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80038a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80038a8:	4a9a      	ldr	r2, [pc, #616]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038aa:	430b      	orrs	r3, r1
 80038ac:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038b6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80038ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038bc:	2300      	movs	r3, #0
 80038be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038c0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80038c4:	460b      	mov	r3, r1
 80038c6:	4313      	orrs	r3, r2
 80038c8:	d009      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80038ca:	4b92      	ldr	r3, [pc, #584]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ce:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80038d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038d8:	4a8e      	ldr	r2, [pc, #568]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038da:	430b      	orrs	r3, r1
 80038dc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80038de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80038ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80038ec:	2300      	movs	r3, #0
 80038ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80038f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80038f4:	460b      	mov	r3, r1
 80038f6:	4313      	orrs	r3, r2
 80038f8:	d00e      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038fa:	4b86      	ldr	r3, [pc, #536]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	4a85      	ldr	r2, [pc, #532]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003900:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003904:	6113      	str	r3, [r2, #16]
 8003906:	4b83      	ldr	r3, [pc, #524]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003908:	6919      	ldr	r1, [r3, #16]
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003912:	4a80      	ldr	r2, [pc, #512]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003914:	430b      	orrs	r3, r1
 8003916:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003920:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003924:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003926:	2300      	movs	r3, #0
 8003928:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800392a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800392e:	460b      	mov	r3, r1
 8003930:	4313      	orrs	r3, r2
 8003932:	d009      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003934:	4b77      	ldr	r3, [pc, #476]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003936:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003938:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800393c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003942:	4a74      	ldr	r2, [pc, #464]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003944:	430b      	orrs	r3, r1
 8003946:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800394c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003950:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003954:	633b      	str	r3, [r7, #48]	@ 0x30
 8003956:	2300      	movs	r3, #0
 8003958:	637b      	str	r3, [r7, #52]	@ 0x34
 800395a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800395e:	460b      	mov	r3, r1
 8003960:	4313      	orrs	r3, r2
 8003962:	d00a      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003964:	4b6b      	ldr	r3, [pc, #428]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003968:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003974:	4a67      	ldr	r2, [pc, #412]	@ (8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003976:	430b      	orrs	r3, r1
 8003978:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003982:	2100      	movs	r1, #0
 8003984:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800398c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003990:	460b      	mov	r3, r1
 8003992:	4313      	orrs	r3, r2
 8003994:	d011      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399a:	3308      	adds	r3, #8
 800399c:	2100      	movs	r1, #0
 800399e:	4618      	mov	r0, r3
 80039a0:	f000 fb78 	bl	8004094 <RCCEx_PLL2_Config>
 80039a4:	4603      	mov	r3, r0
 80039a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80039aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80039ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c2:	2100      	movs	r1, #0
 80039c4:	6239      	str	r1, [r7, #32]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80039cc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80039d0:	460b      	mov	r3, r1
 80039d2:	4313      	orrs	r3, r2
 80039d4:	d011      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039da:	3308      	adds	r3, #8
 80039dc:	2101      	movs	r1, #1
 80039de:	4618      	mov	r0, r3
 80039e0:	f000 fb58 	bl	8004094 <RCCEx_PLL2_Config>
 80039e4:	4603      	mov	r3, r0
 80039e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80039ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a02:	2100      	movs	r1, #0
 8003a04:	61b9      	str	r1, [r7, #24]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	61fb      	str	r3, [r7, #28]
 8003a0c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003a10:	460b      	mov	r3, r1
 8003a12:	4313      	orrs	r3, r2
 8003a14:	d011      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1a:	3308      	adds	r3, #8
 8003a1c:	2102      	movs	r1, #2
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 fb38 	bl	8004094 <RCCEx_PLL2_Config>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a42:	2100      	movs	r1, #0
 8003a44:	6139      	str	r1, [r7, #16]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003a50:	460b      	mov	r3, r1
 8003a52:	4313      	orrs	r3, r2
 8003a54:	d011      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5a:	3328      	adds	r3, #40	@ 0x28
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fbca 	bl	80041f8 <RCCEx_PLL3_Config>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a82:	2100      	movs	r1, #0
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	f003 0310 	and.w	r3, r3, #16
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003a90:	460b      	mov	r3, r1
 8003a92:	4313      	orrs	r3, r2
 8003a94:	d011      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9a:	3328      	adds	r3, #40	@ 0x28
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fbaa 	bl	80041f8 <RCCEx_PLL3_Config>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ab6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	6039      	str	r1, [r7, #0]
 8003ac6:	f003 0320 	and.w	r3, r3, #32
 8003aca:	607b      	str	r3, [r7, #4]
 8003acc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	d011      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ada:	3328      	adds	r3, #40	@ 0x28
 8003adc:	2102      	movs	r1, #2
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 fb8a 	bl	80041f8 <RCCEx_PLL3_Config>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003afa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	e000      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b14:	58024400 	.word	0x58024400

08003b18 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003b1c:	f7fe fd96 	bl	800264c <HAL_RCC_GetHCLKFreq>
 8003b20:	4602      	mov	r2, r0
 8003b22:	4b06      	ldr	r3, [pc, #24]	@ (8003b3c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	f003 0307 	and.w	r3, r3, #7
 8003b2c:	4904      	ldr	r1, [pc, #16]	@ (8003b40 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003b2e:	5ccb      	ldrb	r3, [r1, r3]
 8003b30:	f003 031f 	and.w	r3, r3, #31
 8003b34:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	58024400 	.word	0x58024400
 8003b40:	080056b4 	.word	0x080056b4

08003b44 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b089      	sub	sp, #36	@ 0x24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b4c:	4ba1      	ldr	r3, [pc, #644]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b50:	f003 0303 	and.w	r3, r3, #3
 8003b54:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003b56:	4b9f      	ldr	r3, [pc, #636]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b5a:	0b1b      	lsrs	r3, r3, #12
 8003b5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b60:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003b62:	4b9c      	ldr	r3, [pc, #624]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b66:	091b      	lsrs	r3, r3, #4
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003b6e:	4b99      	ldr	r3, [pc, #612]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b72:	08db      	lsrs	r3, r3, #3
 8003b74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	fb02 f303 	mul.w	r3, r2, r3
 8003b7e:	ee07 3a90 	vmov	s15, r3
 8003b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 8111 	beq.w	8003db4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	f000 8083 	beq.w	8003ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	f200 80a1 	bhi.w	8003ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d003      	beq.n	8003bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d056      	beq.n	8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003bae:	e099      	b.n	8003ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003bb0:	4b88      	ldr	r3, [pc, #544]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0320 	and.w	r3, r3, #32
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d02d      	beq.n	8003c18 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bbc:	4b85      	ldr	r3, [pc, #532]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	08db      	lsrs	r3, r3, #3
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	4a84      	ldr	r2, [pc, #528]	@ (8003dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bcc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	ee07 3a90 	vmov	s15, r3
 8003bd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	ee07 3a90 	vmov	s15, r3
 8003bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003be6:	4b7b      	ldr	r3, [pc, #492]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bee:	ee07 3a90 	vmov	s15, r3
 8003bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bfa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003c16:	e087      	b.n	8003d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003de0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c2a:	4b6a      	ldr	r3, [pc, #424]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c32:	ee07 3a90 	vmov	s15, r3
 8003c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c5a:	e065      	b.n	8003d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	ee07 3a90 	vmov	s15, r3
 8003c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003de4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c6e:	4b59      	ldr	r3, [pc, #356]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c9e:	e043      	b.n	8003d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	ee07 3a90 	vmov	s15, r3
 8003ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003caa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003de8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003cae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cb2:	4b48      	ldr	r3, [pc, #288]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cba:	ee07 3a90 	vmov	s15, r3
 8003cbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cc6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003cca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ce2:	e021      	b.n	8003d28 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	ee07 3a90 	vmov	s15, r3
 8003cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003de4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003cf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cf6:	4b37      	ldr	r3, [pc, #220]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cfe:	ee07 3a90 	vmov	s15, r3
 8003d02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d06:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003ddc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003d0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d26:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003d28:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d2c:	0a5b      	lsrs	r3, r3, #9
 8003d2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d32:	ee07 3a90 	vmov	s15, r3
 8003d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d42:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d4e:	ee17 2a90 	vmov	r2, s15
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003d56:	4b1f      	ldr	r3, [pc, #124]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5a:	0c1b      	lsrs	r3, r3, #16
 8003d5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d60:	ee07 3a90 	vmov	s15, r3
 8003d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d70:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d7c:	ee17 2a90 	vmov	r2, s15
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003d84:	4b13      	ldr	r3, [pc, #76]	@ (8003dd4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d88:	0e1b      	lsrs	r3, r3, #24
 8003d8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d8e:	ee07 3a90 	vmov	s15, r3
 8003d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003da2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003daa:	ee17 2a90 	vmov	r2, s15
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003db2:	e008      	b.n	8003dc6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	609a      	str	r2, [r3, #8]
}
 8003dc6:	bf00      	nop
 8003dc8:	3724      	adds	r7, #36	@ 0x24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	58024400 	.word	0x58024400
 8003dd8:	03d09000 	.word	0x03d09000
 8003ddc:	46000000 	.word	0x46000000
 8003de0:	4c742400 	.word	0x4c742400
 8003de4:	4a742400 	.word	0x4a742400
 8003de8:	4af42400 	.word	0x4af42400

08003dec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b089      	sub	sp, #36	@ 0x24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003df4:	4ba1      	ldr	r3, [pc, #644]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	f003 0303 	and.w	r3, r3, #3
 8003dfc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003dfe:	4b9f      	ldr	r3, [pc, #636]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e02:	0d1b      	lsrs	r3, r3, #20
 8003e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e08:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003e0a:	4b9c      	ldr	r3, [pc, #624]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003e16:	4b99      	ldr	r3, [pc, #612]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e1a:	08db      	lsrs	r3, r3, #3
 8003e1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	fb02 f303 	mul.w	r3, r2, r3
 8003e26:	ee07 3a90 	vmov	s15, r3
 8003e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 8111 	beq.w	800405c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	f000 8083 	beq.w	8003f48 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	f200 80a1 	bhi.w	8003f8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d003      	beq.n	8003e58 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d056      	beq.n	8003f04 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003e56:	e099      	b.n	8003f8c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e58:	4b88      	ldr	r3, [pc, #544]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0320 	and.w	r3, r3, #32
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d02d      	beq.n	8003ec0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e64:	4b85      	ldr	r3, [pc, #532]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	08db      	lsrs	r3, r3, #3
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	4a84      	ldr	r2, [pc, #528]	@ (8004080 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003e70:	fa22 f303 	lsr.w	r3, r2, r3
 8003e74:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	ee07 3a90 	vmov	s15, r3
 8003e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	ee07 3a90 	vmov	s15, r3
 8003e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e96:	ee07 3a90 	vmov	s15, r3
 8003e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ea2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003ebe:	e087      	b.n	8003fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	ee07 3a90 	vmov	s15, r3
 8003ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004088 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ee6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f02:	e065      	b.n	8003fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	ee07 3a90 	vmov	s15, r3
 8003f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800408c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f16:	4b59      	ldr	r3, [pc, #356]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f1e:	ee07 3a90 	vmov	s15, r3
 8003f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f46:	e043      	b.n	8003fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	ee07 3a90 	vmov	s15, r3
 8003f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004090 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f5a:	4b48      	ldr	r3, [pc, #288]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f62:	ee07 3a90 	vmov	s15, r3
 8003f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f8a:	e021      	b.n	8003fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800408c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f9e:	4b37      	ldr	r3, [pc, #220]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004084 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003fd0:	4b2a      	ldr	r3, [pc, #168]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd4:	0a5b      	lsrs	r3, r3, #9
 8003fd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fda:	ee07 3a90 	vmov	s15, r3
 8003fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003fe6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003fea:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ff6:	ee17 2a90 	vmov	r2, s15
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	0c1b      	lsrs	r3, r3, #16
 8004004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004008:	ee07 3a90 	vmov	s15, r3
 800400c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004010:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004014:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004018:	edd7 6a07 	vldr	s13, [r7, #28]
 800401c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004024:	ee17 2a90 	vmov	r2, s15
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800402c:	4b13      	ldr	r3, [pc, #76]	@ (800407c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	0e1b      	lsrs	r3, r3, #24
 8004032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004036:	ee07 3a90 	vmov	s15, r3
 800403a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800403e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004042:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004046:	edd7 6a07 	vldr	s13, [r7, #28]
 800404a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800404e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004052:	ee17 2a90 	vmov	r2, s15
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800405a:	e008      	b.n	800406e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	609a      	str	r2, [r3, #8]
}
 800406e:	bf00      	nop
 8004070:	3724      	adds	r7, #36	@ 0x24
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	58024400 	.word	0x58024400
 8004080:	03d09000 	.word	0x03d09000
 8004084:	46000000 	.word	0x46000000
 8004088:	4c742400 	.word	0x4c742400
 800408c:	4a742400 	.word	0x4a742400
 8004090:	4af42400 	.word	0x4af42400

08004094 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80040a2:	4b53      	ldr	r3, [pc, #332]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80040a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	2b03      	cmp	r3, #3
 80040ac:	d101      	bne.n	80040b2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e099      	b.n	80041e6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80040b2:	4b4f      	ldr	r3, [pc, #316]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a4e      	ldr	r2, [pc, #312]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80040b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040be:	f7fc ff6f 	bl	8000fa0 <HAL_GetTick>
 80040c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80040c4:	e008      	b.n	80040d8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80040c6:	f7fc ff6b 	bl	8000fa0 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e086      	b.n	80041e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80040d8:	4b45      	ldr	r3, [pc, #276]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1f0      	bne.n	80040c6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80040e4:	4b42      	ldr	r3, [pc, #264]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80040e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	031b      	lsls	r3, r3, #12
 80040f2:	493f      	ldr	r1, [pc, #252]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	3b01      	subs	r3, #1
 80040fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	3b01      	subs	r3, #1
 8004108:	025b      	lsls	r3, r3, #9
 800410a:	b29b      	uxth	r3, r3
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	3b01      	subs	r3, #1
 8004114:	041b      	lsls	r3, r3, #16
 8004116:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	3b01      	subs	r3, #1
 8004122:	061b      	lsls	r3, r3, #24
 8004124:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004128:	4931      	ldr	r1, [pc, #196]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800412a:	4313      	orrs	r3, r2
 800412c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800412e:	4b30      	ldr	r3, [pc, #192]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004132:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	492d      	ldr	r1, [pc, #180]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800413c:	4313      	orrs	r3, r2
 800413e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004140:	4b2b      	ldr	r3, [pc, #172]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004144:	f023 0220 	bic.w	r2, r3, #32
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	4928      	ldr	r1, [pc, #160]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800414e:	4313      	orrs	r3, r2
 8004150:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004152:	4b27      	ldr	r3, [pc, #156]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004156:	4a26      	ldr	r2, [pc, #152]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004158:	f023 0310 	bic.w	r3, r3, #16
 800415c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800415e:	4b24      	ldr	r3, [pc, #144]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004160:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004162:	4b24      	ldr	r3, [pc, #144]	@ (80041f4 <RCCEx_PLL2_Config+0x160>)
 8004164:	4013      	ands	r3, r2
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	69d2      	ldr	r2, [r2, #28]
 800416a:	00d2      	lsls	r2, r2, #3
 800416c:	4920      	ldr	r1, [pc, #128]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800416e:	4313      	orrs	r3, r2
 8004170:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004172:	4b1f      	ldr	r3, [pc, #124]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004176:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004178:	f043 0310 	orr.w	r3, r3, #16
 800417c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004184:	4b1a      	ldr	r3, [pc, #104]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 8004186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004188:	4a19      	ldr	r2, [pc, #100]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800418a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800418e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004190:	e00f      	b.n	80041b2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d106      	bne.n	80041a6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004198:	4b15      	ldr	r3, [pc, #84]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800419a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419c:	4a14      	ldr	r2, [pc, #80]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 800419e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80041a4:	e005      	b.n	80041b2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80041a6:	4b12      	ldr	r3, [pc, #72]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	4a11      	ldr	r2, [pc, #68]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80041ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80041b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80041b2:	4b0f      	ldr	r3, [pc, #60]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a0e      	ldr	r2, [pc, #56]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80041b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80041bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041be:	f7fc feef 	bl	8000fa0 <HAL_GetTick>
 80041c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80041c4:	e008      	b.n	80041d8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80041c6:	f7fc feeb 	bl	8000fa0 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e006      	b.n	80041e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80041d8:	4b05      	ldr	r3, [pc, #20]	@ (80041f0 <RCCEx_PLL2_Config+0x15c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	58024400 	.word	0x58024400
 80041f4:	ffff0007 	.word	0xffff0007

080041f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004202:	2300      	movs	r3, #0
 8004204:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004206:	4b53      	ldr	r3, [pc, #332]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	2b03      	cmp	r3, #3
 8004210:	d101      	bne.n	8004216 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e099      	b.n	800434a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004216:	4b4f      	ldr	r3, [pc, #316]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a4e      	ldr	r2, [pc, #312]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800421c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004220:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004222:	f7fc febd 	bl	8000fa0 <HAL_GetTick>
 8004226:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004228:	e008      	b.n	800423c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800422a:	f7fc feb9 	bl	8000fa0 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e086      	b.n	800434a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800423c:	4b45      	ldr	r3, [pc, #276]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1f0      	bne.n	800422a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004248:	4b42      	ldr	r3, [pc, #264]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800424a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	051b      	lsls	r3, r3, #20
 8004256:	493f      	ldr	r1, [pc, #252]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004258:	4313      	orrs	r3, r2
 800425a:	628b      	str	r3, [r1, #40]	@ 0x28
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	3b01      	subs	r3, #1
 8004262:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	3b01      	subs	r3, #1
 800426c:	025b      	lsls	r3, r3, #9
 800426e:	b29b      	uxth	r3, r3
 8004270:	431a      	orrs	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	3b01      	subs	r3, #1
 8004278:	041b      	lsls	r3, r3, #16
 800427a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	3b01      	subs	r3, #1
 8004286:	061b      	lsls	r3, r3, #24
 8004288:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800428c:	4931      	ldr	r1, [pc, #196]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800428e:	4313      	orrs	r3, r2
 8004290:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004292:	4b30      	ldr	r3, [pc, #192]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004296:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	492d      	ldr	r1, [pc, #180]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80042a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	4928      	ldr	r1, [pc, #160]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80042b6:	4b27      	ldr	r3, [pc, #156]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	4a26      	ldr	r2, [pc, #152]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80042c2:	4b24      	ldr	r3, [pc, #144]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042c6:	4b24      	ldr	r3, [pc, #144]	@ (8004358 <RCCEx_PLL3_Config+0x160>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	69d2      	ldr	r2, [r2, #28]
 80042ce:	00d2      	lsls	r2, r2, #3
 80042d0:	4920      	ldr	r1, [pc, #128]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80042d6:	4b1f      	ldr	r3, [pc, #124]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	4a1e      	ldr	r2, [pc, #120]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d106      	bne.n	80042f6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80042e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ec:	4a19      	ldr	r2, [pc, #100]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80042f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80042f4:	e00f      	b.n	8004316 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d106      	bne.n	800430a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80042fc:	4b15      	ldr	r3, [pc, #84]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	4a14      	ldr	r2, [pc, #80]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004302:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004306:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004308:	e005      	b.n	8004316 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800430a:	4b12      	ldr	r3, [pc, #72]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800430c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430e:	4a11      	ldr	r2, [pc, #68]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004310:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004314:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004316:	4b0f      	ldr	r3, [pc, #60]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a0e      	ldr	r2, [pc, #56]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800431c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004320:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004322:	f7fc fe3d 	bl	8000fa0 <HAL_GetTick>
 8004326:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004328:	e008      	b.n	800433c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800432a:	f7fc fe39 	bl	8000fa0 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e006      	b.n	800434a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800433c:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <RCCEx_PLL3_Config+0x15c>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004348:	7bfb      	ldrb	r3, [r7, #15]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3710      	adds	r7, #16
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	58024400 	.word	0x58024400
 8004358:	ffff0007 	.word	0xffff0007

0800435c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e042      	b.n	80043f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004374:	2b00      	cmp	r3, #0
 8004376:	d106      	bne.n	8004386 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7fc faad 	bl	80008e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2224      	movs	r2, #36	@ 0x24
 800438a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 0201 	bic.w	r2, r2, #1
 800439c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 fe1e 	bl	8004fe8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8b3 	bl	8004518 <UART_SetConfig>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d101      	bne.n	80043bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e01b      	b.n	80043f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685a      	ldr	r2, [r3, #4]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80043ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0201 	orr.w	r2, r2, #1
 80043ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 fe9d 	bl	800512c <UART_CheckIdleState>
 80043f2:	4603      	mov	r3, r0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08a      	sub	sp, #40	@ 0x28
 8004400:	af02      	add	r7, sp, #8
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	4613      	mov	r3, r2
 800440a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004412:	2b20      	cmp	r3, #32
 8004414:	d17b      	bne.n	800450e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <HAL_UART_Transmit+0x26>
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e074      	b.n	8004510 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2221      	movs	r2, #33	@ 0x21
 8004432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004436:	f7fc fdb3 	bl	8000fa0 <HAL_GetTick>
 800443a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	88fa      	ldrh	r2, [r7, #6]
 8004440:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	88fa      	ldrh	r2, [r7, #6]
 8004448:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004454:	d108      	bne.n	8004468 <HAL_UART_Transmit+0x6c>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d104      	bne.n	8004468 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800445e:	2300      	movs	r3, #0
 8004460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	e003      	b.n	8004470 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800446c:	2300      	movs	r3, #0
 800446e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004470:	e030      	b.n	80044d4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2180      	movs	r1, #128	@ 0x80
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 feff 	bl	8005280 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2220      	movs	r2, #32
 800448c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e03d      	b.n	8004510 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d10b      	bne.n	80044b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	881b      	ldrh	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	3302      	adds	r3, #2
 80044ae:	61bb      	str	r3, [r7, #24]
 80044b0:	e007      	b.n	80044c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	781a      	ldrb	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	3301      	adds	r3, #1
 80044c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80044da:	b29b      	uxth	r3, r3
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1c8      	bne.n	8004472 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	2200      	movs	r2, #0
 80044e8:	2140      	movs	r1, #64	@ 0x40
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f000 fec8 	bl	8005280 <UART_WaitOnFlagUntilTimeout>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d005      	beq.n	8004502 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2220      	movs	r2, #32
 80044fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e006      	b.n	8004510 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2220      	movs	r2, #32
 8004506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800450a:	2300      	movs	r3, #0
 800450c:	e000      	b.n	8004510 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800450e:	2302      	movs	r3, #2
  }
}
 8004510:	4618      	mov	r0, r3
 8004512:	3720      	adds	r7, #32
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800451c:	b092      	sub	sp, #72	@ 0x48
 800451e:	af00      	add	r7, sp, #0
 8004520:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004522:	2300      	movs	r3, #0
 8004524:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	431a      	orrs	r2, r3
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	431a      	orrs	r2, r3
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	4313      	orrs	r3, r2
 800453e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	4bbe      	ldr	r3, [pc, #760]	@ (8004840 <UART_SetConfig+0x328>)
 8004548:	4013      	ands	r3, r2
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004550:	430b      	orrs	r3, r1
 8004552:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	68da      	ldr	r2, [r3, #12]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4ab3      	ldr	r2, [pc, #716]	@ (8004844 <UART_SetConfig+0x32c>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d004      	beq.n	8004584 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004580:	4313      	orrs	r3, r2
 8004582:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	4baf      	ldr	r3, [pc, #700]	@ (8004848 <UART_SetConfig+0x330>)
 800458c:	4013      	ands	r3, r2
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	6812      	ldr	r2, [r2, #0]
 8004592:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004594:	430b      	orrs	r3, r1
 8004596:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459e:	f023 010f 	bic.w	r1, r3, #15
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4aa6      	ldr	r2, [pc, #664]	@ (800484c <UART_SetConfig+0x334>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d177      	bne.n	80046a8 <UART_SetConfig+0x190>
 80045b8:	4ba5      	ldr	r3, [pc, #660]	@ (8004850 <UART_SetConfig+0x338>)
 80045ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045c0:	2b28      	cmp	r3, #40	@ 0x28
 80045c2:	d86d      	bhi.n	80046a0 <UART_SetConfig+0x188>
 80045c4:	a201      	add	r2, pc, #4	@ (adr r2, 80045cc <UART_SetConfig+0xb4>)
 80045c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ca:	bf00      	nop
 80045cc:	08004671 	.word	0x08004671
 80045d0:	080046a1 	.word	0x080046a1
 80045d4:	080046a1 	.word	0x080046a1
 80045d8:	080046a1 	.word	0x080046a1
 80045dc:	080046a1 	.word	0x080046a1
 80045e0:	080046a1 	.word	0x080046a1
 80045e4:	080046a1 	.word	0x080046a1
 80045e8:	080046a1 	.word	0x080046a1
 80045ec:	08004679 	.word	0x08004679
 80045f0:	080046a1 	.word	0x080046a1
 80045f4:	080046a1 	.word	0x080046a1
 80045f8:	080046a1 	.word	0x080046a1
 80045fc:	080046a1 	.word	0x080046a1
 8004600:	080046a1 	.word	0x080046a1
 8004604:	080046a1 	.word	0x080046a1
 8004608:	080046a1 	.word	0x080046a1
 800460c:	08004681 	.word	0x08004681
 8004610:	080046a1 	.word	0x080046a1
 8004614:	080046a1 	.word	0x080046a1
 8004618:	080046a1 	.word	0x080046a1
 800461c:	080046a1 	.word	0x080046a1
 8004620:	080046a1 	.word	0x080046a1
 8004624:	080046a1 	.word	0x080046a1
 8004628:	080046a1 	.word	0x080046a1
 800462c:	08004689 	.word	0x08004689
 8004630:	080046a1 	.word	0x080046a1
 8004634:	080046a1 	.word	0x080046a1
 8004638:	080046a1 	.word	0x080046a1
 800463c:	080046a1 	.word	0x080046a1
 8004640:	080046a1 	.word	0x080046a1
 8004644:	080046a1 	.word	0x080046a1
 8004648:	080046a1 	.word	0x080046a1
 800464c:	08004691 	.word	0x08004691
 8004650:	080046a1 	.word	0x080046a1
 8004654:	080046a1 	.word	0x080046a1
 8004658:	080046a1 	.word	0x080046a1
 800465c:	080046a1 	.word	0x080046a1
 8004660:	080046a1 	.word	0x080046a1
 8004664:	080046a1 	.word	0x080046a1
 8004668:	080046a1 	.word	0x080046a1
 800466c:	08004699 	.word	0x08004699
 8004670:	2301      	movs	r3, #1
 8004672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004676:	e222      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004678:	2304      	movs	r3, #4
 800467a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800467e:	e21e      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004680:	2308      	movs	r3, #8
 8004682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004686:	e21a      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004688:	2310      	movs	r3, #16
 800468a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800468e:	e216      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004690:	2320      	movs	r3, #32
 8004692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004696:	e212      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004698:	2340      	movs	r3, #64	@ 0x40
 800469a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800469e:	e20e      	b.n	8004abe <UART_SetConfig+0x5a6>
 80046a0:	2380      	movs	r3, #128	@ 0x80
 80046a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046a6:	e20a      	b.n	8004abe <UART_SetConfig+0x5a6>
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a69      	ldr	r2, [pc, #420]	@ (8004854 <UART_SetConfig+0x33c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d130      	bne.n	8004714 <UART_SetConfig+0x1fc>
 80046b2:	4b67      	ldr	r3, [pc, #412]	@ (8004850 <UART_SetConfig+0x338>)
 80046b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	2b05      	cmp	r3, #5
 80046bc:	d826      	bhi.n	800470c <UART_SetConfig+0x1f4>
 80046be:	a201      	add	r2, pc, #4	@ (adr r2, 80046c4 <UART_SetConfig+0x1ac>)
 80046c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c4:	080046dd 	.word	0x080046dd
 80046c8:	080046e5 	.word	0x080046e5
 80046cc:	080046ed 	.word	0x080046ed
 80046d0:	080046f5 	.word	0x080046f5
 80046d4:	080046fd 	.word	0x080046fd
 80046d8:	08004705 	.word	0x08004705
 80046dc:	2300      	movs	r3, #0
 80046de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046e2:	e1ec      	b.n	8004abe <UART_SetConfig+0x5a6>
 80046e4:	2304      	movs	r3, #4
 80046e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046ea:	e1e8      	b.n	8004abe <UART_SetConfig+0x5a6>
 80046ec:	2308      	movs	r3, #8
 80046ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046f2:	e1e4      	b.n	8004abe <UART_SetConfig+0x5a6>
 80046f4:	2310      	movs	r3, #16
 80046f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046fa:	e1e0      	b.n	8004abe <UART_SetConfig+0x5a6>
 80046fc:	2320      	movs	r3, #32
 80046fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004702:	e1dc      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004704:	2340      	movs	r3, #64	@ 0x40
 8004706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800470a:	e1d8      	b.n	8004abe <UART_SetConfig+0x5a6>
 800470c:	2380      	movs	r3, #128	@ 0x80
 800470e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004712:	e1d4      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a4f      	ldr	r2, [pc, #316]	@ (8004858 <UART_SetConfig+0x340>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d130      	bne.n	8004780 <UART_SetConfig+0x268>
 800471e:	4b4c      	ldr	r3, [pc, #304]	@ (8004850 <UART_SetConfig+0x338>)
 8004720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	2b05      	cmp	r3, #5
 8004728:	d826      	bhi.n	8004778 <UART_SetConfig+0x260>
 800472a:	a201      	add	r2, pc, #4	@ (adr r2, 8004730 <UART_SetConfig+0x218>)
 800472c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004730:	08004749 	.word	0x08004749
 8004734:	08004751 	.word	0x08004751
 8004738:	08004759 	.word	0x08004759
 800473c:	08004761 	.word	0x08004761
 8004740:	08004769 	.word	0x08004769
 8004744:	08004771 	.word	0x08004771
 8004748:	2300      	movs	r3, #0
 800474a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800474e:	e1b6      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004750:	2304      	movs	r3, #4
 8004752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004756:	e1b2      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004758:	2308      	movs	r3, #8
 800475a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800475e:	e1ae      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004760:	2310      	movs	r3, #16
 8004762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004766:	e1aa      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004768:	2320      	movs	r3, #32
 800476a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800476e:	e1a6      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004770:	2340      	movs	r3, #64	@ 0x40
 8004772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004776:	e1a2      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004778:	2380      	movs	r3, #128	@ 0x80
 800477a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800477e:	e19e      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a35      	ldr	r2, [pc, #212]	@ (800485c <UART_SetConfig+0x344>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d130      	bne.n	80047ec <UART_SetConfig+0x2d4>
 800478a:	4b31      	ldr	r3, [pc, #196]	@ (8004850 <UART_SetConfig+0x338>)
 800478c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	2b05      	cmp	r3, #5
 8004794:	d826      	bhi.n	80047e4 <UART_SetConfig+0x2cc>
 8004796:	a201      	add	r2, pc, #4	@ (adr r2, 800479c <UART_SetConfig+0x284>)
 8004798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800479c:	080047b5 	.word	0x080047b5
 80047a0:	080047bd 	.word	0x080047bd
 80047a4:	080047c5 	.word	0x080047c5
 80047a8:	080047cd 	.word	0x080047cd
 80047ac:	080047d5 	.word	0x080047d5
 80047b0:	080047dd 	.word	0x080047dd
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ba:	e180      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047bc:	2304      	movs	r3, #4
 80047be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047c2:	e17c      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047c4:	2308      	movs	r3, #8
 80047c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ca:	e178      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047cc:	2310      	movs	r3, #16
 80047ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047d2:	e174      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047d4:	2320      	movs	r3, #32
 80047d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047da:	e170      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047dc:	2340      	movs	r3, #64	@ 0x40
 80047de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047e2:	e16c      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047e4:	2380      	movs	r3, #128	@ 0x80
 80047e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ea:	e168      	b.n	8004abe <UART_SetConfig+0x5a6>
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004860 <UART_SetConfig+0x348>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d142      	bne.n	800487c <UART_SetConfig+0x364>
 80047f6:	4b16      	ldr	r3, [pc, #88]	@ (8004850 <UART_SetConfig+0x338>)
 80047f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fa:	f003 0307 	and.w	r3, r3, #7
 80047fe:	2b05      	cmp	r3, #5
 8004800:	d838      	bhi.n	8004874 <UART_SetConfig+0x35c>
 8004802:	a201      	add	r2, pc, #4	@ (adr r2, 8004808 <UART_SetConfig+0x2f0>)
 8004804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004808:	08004821 	.word	0x08004821
 800480c:	08004829 	.word	0x08004829
 8004810:	08004831 	.word	0x08004831
 8004814:	08004839 	.word	0x08004839
 8004818:	08004865 	.word	0x08004865
 800481c:	0800486d 	.word	0x0800486d
 8004820:	2300      	movs	r3, #0
 8004822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004826:	e14a      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004828:	2304      	movs	r3, #4
 800482a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800482e:	e146      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004830:	2308      	movs	r3, #8
 8004832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004836:	e142      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004838:	2310      	movs	r3, #16
 800483a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800483e:	e13e      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004840:	cfff69f3 	.word	0xcfff69f3
 8004844:	58000c00 	.word	0x58000c00
 8004848:	11fff4ff 	.word	0x11fff4ff
 800484c:	40011000 	.word	0x40011000
 8004850:	58024400 	.word	0x58024400
 8004854:	40004400 	.word	0x40004400
 8004858:	40004800 	.word	0x40004800
 800485c:	40004c00 	.word	0x40004c00
 8004860:	40005000 	.word	0x40005000
 8004864:	2320      	movs	r3, #32
 8004866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800486a:	e128      	b.n	8004abe <UART_SetConfig+0x5a6>
 800486c:	2340      	movs	r3, #64	@ 0x40
 800486e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004872:	e124      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004874:	2380      	movs	r3, #128	@ 0x80
 8004876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800487a:	e120      	b.n	8004abe <UART_SetConfig+0x5a6>
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4acb      	ldr	r2, [pc, #812]	@ (8004bb0 <UART_SetConfig+0x698>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d176      	bne.n	8004974 <UART_SetConfig+0x45c>
 8004886:	4bcb      	ldr	r3, [pc, #812]	@ (8004bb4 <UART_SetConfig+0x69c>)
 8004888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800488a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800488e:	2b28      	cmp	r3, #40	@ 0x28
 8004890:	d86c      	bhi.n	800496c <UART_SetConfig+0x454>
 8004892:	a201      	add	r2, pc, #4	@ (adr r2, 8004898 <UART_SetConfig+0x380>)
 8004894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004898:	0800493d 	.word	0x0800493d
 800489c:	0800496d 	.word	0x0800496d
 80048a0:	0800496d 	.word	0x0800496d
 80048a4:	0800496d 	.word	0x0800496d
 80048a8:	0800496d 	.word	0x0800496d
 80048ac:	0800496d 	.word	0x0800496d
 80048b0:	0800496d 	.word	0x0800496d
 80048b4:	0800496d 	.word	0x0800496d
 80048b8:	08004945 	.word	0x08004945
 80048bc:	0800496d 	.word	0x0800496d
 80048c0:	0800496d 	.word	0x0800496d
 80048c4:	0800496d 	.word	0x0800496d
 80048c8:	0800496d 	.word	0x0800496d
 80048cc:	0800496d 	.word	0x0800496d
 80048d0:	0800496d 	.word	0x0800496d
 80048d4:	0800496d 	.word	0x0800496d
 80048d8:	0800494d 	.word	0x0800494d
 80048dc:	0800496d 	.word	0x0800496d
 80048e0:	0800496d 	.word	0x0800496d
 80048e4:	0800496d 	.word	0x0800496d
 80048e8:	0800496d 	.word	0x0800496d
 80048ec:	0800496d 	.word	0x0800496d
 80048f0:	0800496d 	.word	0x0800496d
 80048f4:	0800496d 	.word	0x0800496d
 80048f8:	08004955 	.word	0x08004955
 80048fc:	0800496d 	.word	0x0800496d
 8004900:	0800496d 	.word	0x0800496d
 8004904:	0800496d 	.word	0x0800496d
 8004908:	0800496d 	.word	0x0800496d
 800490c:	0800496d 	.word	0x0800496d
 8004910:	0800496d 	.word	0x0800496d
 8004914:	0800496d 	.word	0x0800496d
 8004918:	0800495d 	.word	0x0800495d
 800491c:	0800496d 	.word	0x0800496d
 8004920:	0800496d 	.word	0x0800496d
 8004924:	0800496d 	.word	0x0800496d
 8004928:	0800496d 	.word	0x0800496d
 800492c:	0800496d 	.word	0x0800496d
 8004930:	0800496d 	.word	0x0800496d
 8004934:	0800496d 	.word	0x0800496d
 8004938:	08004965 	.word	0x08004965
 800493c:	2301      	movs	r3, #1
 800493e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004942:	e0bc      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004944:	2304      	movs	r3, #4
 8004946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800494a:	e0b8      	b.n	8004abe <UART_SetConfig+0x5a6>
 800494c:	2308      	movs	r3, #8
 800494e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004952:	e0b4      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004954:	2310      	movs	r3, #16
 8004956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800495a:	e0b0      	b.n	8004abe <UART_SetConfig+0x5a6>
 800495c:	2320      	movs	r3, #32
 800495e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004962:	e0ac      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004964:	2340      	movs	r3, #64	@ 0x40
 8004966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800496a:	e0a8      	b.n	8004abe <UART_SetConfig+0x5a6>
 800496c:	2380      	movs	r3, #128	@ 0x80
 800496e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004972:	e0a4      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a8f      	ldr	r2, [pc, #572]	@ (8004bb8 <UART_SetConfig+0x6a0>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d130      	bne.n	80049e0 <UART_SetConfig+0x4c8>
 800497e:	4b8d      	ldr	r3, [pc, #564]	@ (8004bb4 <UART_SetConfig+0x69c>)
 8004980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	2b05      	cmp	r3, #5
 8004988:	d826      	bhi.n	80049d8 <UART_SetConfig+0x4c0>
 800498a:	a201      	add	r2, pc, #4	@ (adr r2, 8004990 <UART_SetConfig+0x478>)
 800498c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004990:	080049a9 	.word	0x080049a9
 8004994:	080049b1 	.word	0x080049b1
 8004998:	080049b9 	.word	0x080049b9
 800499c:	080049c1 	.word	0x080049c1
 80049a0:	080049c9 	.word	0x080049c9
 80049a4:	080049d1 	.word	0x080049d1
 80049a8:	2300      	movs	r3, #0
 80049aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049ae:	e086      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049b0:	2304      	movs	r3, #4
 80049b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049b6:	e082      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049b8:	2308      	movs	r3, #8
 80049ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049be:	e07e      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049c0:	2310      	movs	r3, #16
 80049c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049c6:	e07a      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049c8:	2320      	movs	r3, #32
 80049ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049ce:	e076      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049d0:	2340      	movs	r3, #64	@ 0x40
 80049d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049d6:	e072      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049d8:	2380      	movs	r3, #128	@ 0x80
 80049da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049de:	e06e      	b.n	8004abe <UART_SetConfig+0x5a6>
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a75      	ldr	r2, [pc, #468]	@ (8004bbc <UART_SetConfig+0x6a4>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d130      	bne.n	8004a4c <UART_SetConfig+0x534>
 80049ea:	4b72      	ldr	r3, [pc, #456]	@ (8004bb4 <UART_SetConfig+0x69c>)
 80049ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ee:	f003 0307 	and.w	r3, r3, #7
 80049f2:	2b05      	cmp	r3, #5
 80049f4:	d826      	bhi.n	8004a44 <UART_SetConfig+0x52c>
 80049f6:	a201      	add	r2, pc, #4	@ (adr r2, 80049fc <UART_SetConfig+0x4e4>)
 80049f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fc:	08004a15 	.word	0x08004a15
 8004a00:	08004a1d 	.word	0x08004a1d
 8004a04:	08004a25 	.word	0x08004a25
 8004a08:	08004a2d 	.word	0x08004a2d
 8004a0c:	08004a35 	.word	0x08004a35
 8004a10:	08004a3d 	.word	0x08004a3d
 8004a14:	2300      	movs	r3, #0
 8004a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a1a:	e050      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a22:	e04c      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a24:	2308      	movs	r3, #8
 8004a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a2a:	e048      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a2c:	2310      	movs	r3, #16
 8004a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a32:	e044      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a34:	2320      	movs	r3, #32
 8004a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a3a:	e040      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a3c:	2340      	movs	r3, #64	@ 0x40
 8004a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a42:	e03c      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a44:	2380      	movs	r3, #128	@ 0x80
 8004a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a4a:	e038      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a5b      	ldr	r2, [pc, #364]	@ (8004bc0 <UART_SetConfig+0x6a8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d130      	bne.n	8004ab8 <UART_SetConfig+0x5a0>
 8004a56:	4b57      	ldr	r3, [pc, #348]	@ (8004bb4 <UART_SetConfig+0x69c>)
 8004a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a5a:	f003 0307 	and.w	r3, r3, #7
 8004a5e:	2b05      	cmp	r3, #5
 8004a60:	d826      	bhi.n	8004ab0 <UART_SetConfig+0x598>
 8004a62:	a201      	add	r2, pc, #4	@ (adr r2, 8004a68 <UART_SetConfig+0x550>)
 8004a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a68:	08004a81 	.word	0x08004a81
 8004a6c:	08004a89 	.word	0x08004a89
 8004a70:	08004a91 	.word	0x08004a91
 8004a74:	08004a99 	.word	0x08004a99
 8004a78:	08004aa1 	.word	0x08004aa1
 8004a7c:	08004aa9 	.word	0x08004aa9
 8004a80:	2302      	movs	r3, #2
 8004a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a86:	e01a      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a88:	2304      	movs	r3, #4
 8004a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a8e:	e016      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a90:	2308      	movs	r3, #8
 8004a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a96:	e012      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004a98:	2310      	movs	r3, #16
 8004a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004a9e:	e00e      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004aa0:	2320      	movs	r3, #32
 8004aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aa6:	e00a      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004aa8:	2340      	movs	r3, #64	@ 0x40
 8004aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004aae:	e006      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004ab0:	2380      	movs	r3, #128	@ 0x80
 8004ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ab6:	e002      	b.n	8004abe <UART_SetConfig+0x5a6>
 8004ab8:	2380      	movs	r3, #128	@ 0x80
 8004aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a3f      	ldr	r2, [pc, #252]	@ (8004bc0 <UART_SetConfig+0x6a8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	f040 80f8 	bne.w	8004cba <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004aca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004ace:	2b20      	cmp	r3, #32
 8004ad0:	dc46      	bgt.n	8004b60 <UART_SetConfig+0x648>
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	f2c0 8082 	blt.w	8004bdc <UART_SetConfig+0x6c4>
 8004ad8:	3b02      	subs	r3, #2
 8004ada:	2b1e      	cmp	r3, #30
 8004adc:	d87e      	bhi.n	8004bdc <UART_SetConfig+0x6c4>
 8004ade:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae4 <UART_SetConfig+0x5cc>)
 8004ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae4:	08004b67 	.word	0x08004b67
 8004ae8:	08004bdd 	.word	0x08004bdd
 8004aec:	08004b6f 	.word	0x08004b6f
 8004af0:	08004bdd 	.word	0x08004bdd
 8004af4:	08004bdd 	.word	0x08004bdd
 8004af8:	08004bdd 	.word	0x08004bdd
 8004afc:	08004b7f 	.word	0x08004b7f
 8004b00:	08004bdd 	.word	0x08004bdd
 8004b04:	08004bdd 	.word	0x08004bdd
 8004b08:	08004bdd 	.word	0x08004bdd
 8004b0c:	08004bdd 	.word	0x08004bdd
 8004b10:	08004bdd 	.word	0x08004bdd
 8004b14:	08004bdd 	.word	0x08004bdd
 8004b18:	08004bdd 	.word	0x08004bdd
 8004b1c:	08004b8f 	.word	0x08004b8f
 8004b20:	08004bdd 	.word	0x08004bdd
 8004b24:	08004bdd 	.word	0x08004bdd
 8004b28:	08004bdd 	.word	0x08004bdd
 8004b2c:	08004bdd 	.word	0x08004bdd
 8004b30:	08004bdd 	.word	0x08004bdd
 8004b34:	08004bdd 	.word	0x08004bdd
 8004b38:	08004bdd 	.word	0x08004bdd
 8004b3c:	08004bdd 	.word	0x08004bdd
 8004b40:	08004bdd 	.word	0x08004bdd
 8004b44:	08004bdd 	.word	0x08004bdd
 8004b48:	08004bdd 	.word	0x08004bdd
 8004b4c:	08004bdd 	.word	0x08004bdd
 8004b50:	08004bdd 	.word	0x08004bdd
 8004b54:	08004bdd 	.word	0x08004bdd
 8004b58:	08004bdd 	.word	0x08004bdd
 8004b5c:	08004bcf 	.word	0x08004bcf
 8004b60:	2b40      	cmp	r3, #64	@ 0x40
 8004b62:	d037      	beq.n	8004bd4 <UART_SetConfig+0x6bc>
 8004b64:	e03a      	b.n	8004bdc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004b66:	f7fe ffd7 	bl	8003b18 <HAL_RCCEx_GetD3PCLK1Freq>
 8004b6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004b6c:	e03c      	b.n	8004be8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fe ffe6 	bl	8003b44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b7c:	e034      	b.n	8004be8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004b7e:	f107 0318 	add.w	r3, r7, #24
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7ff f932 	bl	8003dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b8c:	e02c      	b.n	8004be8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b8e:	4b09      	ldr	r3, [pc, #36]	@ (8004bb4 <UART_SetConfig+0x69c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d016      	beq.n	8004bc8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <UART_SetConfig+0x69c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	08db      	lsrs	r3, r3, #3
 8004ba0:	f003 0303 	and.w	r3, r3, #3
 8004ba4:	4a07      	ldr	r2, [pc, #28]	@ (8004bc4 <UART_SetConfig+0x6ac>)
 8004ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8004baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004bac:	e01c      	b.n	8004be8 <UART_SetConfig+0x6d0>
 8004bae:	bf00      	nop
 8004bb0:	40011400 	.word	0x40011400
 8004bb4:	58024400 	.word	0x58024400
 8004bb8:	40007800 	.word	0x40007800
 8004bbc:	40007c00 	.word	0x40007c00
 8004bc0:	58000c00 	.word	0x58000c00
 8004bc4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004bc8:	4b9d      	ldr	r3, [pc, #628]	@ (8004e40 <UART_SetConfig+0x928>)
 8004bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bcc:	e00c      	b.n	8004be8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004bce:	4b9d      	ldr	r3, [pc, #628]	@ (8004e44 <UART_SetConfig+0x92c>)
 8004bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bd2:	e009      	b.n	8004be8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bd4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bda:	e005      	b.n	8004be8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004be6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f000 81de 	beq.w	8004fac <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	4a94      	ldr	r2, [pc, #592]	@ (8004e48 <UART_SetConfig+0x930>)
 8004bf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c02:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	005b      	lsls	r3, r3, #1
 8004c0c:	4413      	add	r3, r2
 8004c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d305      	bcc.n	8004c20 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d903      	bls.n	8004c28 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004c26:	e1c1      	b.n	8004fac <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	60bb      	str	r3, [r7, #8]
 8004c2e:	60fa      	str	r2, [r7, #12]
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c34:	4a84      	ldr	r2, [pc, #528]	@ (8004e48 <UART_SetConfig+0x930>)
 8004c36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	607a      	str	r2, [r7, #4]
 8004c42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c46:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c4a:	f7fb fb45 	bl	80002d8 <__aeabi_uldivmod>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	460b      	mov	r3, r1
 8004c52:	4610      	mov	r0, r2
 8004c54:	4619      	mov	r1, r3
 8004c56:	f04f 0200 	mov.w	r2, #0
 8004c5a:	f04f 0300 	mov.w	r3, #0
 8004c5e:	020b      	lsls	r3, r1, #8
 8004c60:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004c64:	0202      	lsls	r2, r0, #8
 8004c66:	6979      	ldr	r1, [r7, #20]
 8004c68:	6849      	ldr	r1, [r1, #4]
 8004c6a:	0849      	lsrs	r1, r1, #1
 8004c6c:	2000      	movs	r0, #0
 8004c6e:	460c      	mov	r4, r1
 8004c70:	4605      	mov	r5, r0
 8004c72:	eb12 0804 	adds.w	r8, r2, r4
 8004c76:	eb43 0905 	adc.w	r9, r3, r5
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	469a      	mov	sl, r3
 8004c82:	4693      	mov	fp, r2
 8004c84:	4652      	mov	r2, sl
 8004c86:	465b      	mov	r3, fp
 8004c88:	4640      	mov	r0, r8
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	f7fb fb24 	bl	80002d8 <__aeabi_uldivmod>
 8004c90:	4602      	mov	r2, r0
 8004c92:	460b      	mov	r3, r1
 8004c94:	4613      	mov	r3, r2
 8004c96:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c9e:	d308      	bcc.n	8004cb2 <UART_SetConfig+0x79a>
 8004ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ca6:	d204      	bcs.n	8004cb2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004cae:	60da      	str	r2, [r3, #12]
 8004cb0:	e17c      	b.n	8004fac <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004cb8:	e178      	b.n	8004fac <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cc2:	f040 80c5 	bne.w	8004e50 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004cc6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004cca:	2b20      	cmp	r3, #32
 8004ccc:	dc48      	bgt.n	8004d60 <UART_SetConfig+0x848>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	db7b      	blt.n	8004dca <UART_SetConfig+0x8b2>
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	d879      	bhi.n	8004dca <UART_SetConfig+0x8b2>
 8004cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cdc <UART_SetConfig+0x7c4>)
 8004cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cdc:	08004d67 	.word	0x08004d67
 8004ce0:	08004d6f 	.word	0x08004d6f
 8004ce4:	08004dcb 	.word	0x08004dcb
 8004ce8:	08004dcb 	.word	0x08004dcb
 8004cec:	08004d77 	.word	0x08004d77
 8004cf0:	08004dcb 	.word	0x08004dcb
 8004cf4:	08004dcb 	.word	0x08004dcb
 8004cf8:	08004dcb 	.word	0x08004dcb
 8004cfc:	08004d87 	.word	0x08004d87
 8004d00:	08004dcb 	.word	0x08004dcb
 8004d04:	08004dcb 	.word	0x08004dcb
 8004d08:	08004dcb 	.word	0x08004dcb
 8004d0c:	08004dcb 	.word	0x08004dcb
 8004d10:	08004dcb 	.word	0x08004dcb
 8004d14:	08004dcb 	.word	0x08004dcb
 8004d18:	08004dcb 	.word	0x08004dcb
 8004d1c:	08004d97 	.word	0x08004d97
 8004d20:	08004dcb 	.word	0x08004dcb
 8004d24:	08004dcb 	.word	0x08004dcb
 8004d28:	08004dcb 	.word	0x08004dcb
 8004d2c:	08004dcb 	.word	0x08004dcb
 8004d30:	08004dcb 	.word	0x08004dcb
 8004d34:	08004dcb 	.word	0x08004dcb
 8004d38:	08004dcb 	.word	0x08004dcb
 8004d3c:	08004dcb 	.word	0x08004dcb
 8004d40:	08004dcb 	.word	0x08004dcb
 8004d44:	08004dcb 	.word	0x08004dcb
 8004d48:	08004dcb 	.word	0x08004dcb
 8004d4c:	08004dcb 	.word	0x08004dcb
 8004d50:	08004dcb 	.word	0x08004dcb
 8004d54:	08004dcb 	.word	0x08004dcb
 8004d58:	08004dcb 	.word	0x08004dcb
 8004d5c:	08004dbd 	.word	0x08004dbd
 8004d60:	2b40      	cmp	r3, #64	@ 0x40
 8004d62:	d02e      	beq.n	8004dc2 <UART_SetConfig+0x8aa>
 8004d64:	e031      	b.n	8004dca <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d66:	f7fd fca1 	bl	80026ac <HAL_RCC_GetPCLK1Freq>
 8004d6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004d6c:	e033      	b.n	8004dd6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d6e:	f7fd fcb3 	bl	80026d8 <HAL_RCC_GetPCLK2Freq>
 8004d72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004d74:	e02f      	b.n	8004dd6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7fe fee2 	bl	8003b44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d84:	e027      	b.n	8004dd6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d86:	f107 0318 	add.w	r3, r7, #24
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7ff f82e 	bl	8003dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d94:	e01f      	b.n	8004dd6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d96:	4b2d      	ldr	r3, [pc, #180]	@ (8004e4c <UART_SetConfig+0x934>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0320 	and.w	r3, r3, #32
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d009      	beq.n	8004db6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004da2:	4b2a      	ldr	r3, [pc, #168]	@ (8004e4c <UART_SetConfig+0x934>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	08db      	lsrs	r3, r3, #3
 8004da8:	f003 0303 	and.w	r3, r3, #3
 8004dac:	4a24      	ldr	r2, [pc, #144]	@ (8004e40 <UART_SetConfig+0x928>)
 8004dae:	fa22 f303 	lsr.w	r3, r2, r3
 8004db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004db4:	e00f      	b.n	8004dd6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004db6:	4b22      	ldr	r3, [pc, #136]	@ (8004e40 <UART_SetConfig+0x928>)
 8004db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dba:	e00c      	b.n	8004dd6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004dbc:	4b21      	ldr	r3, [pc, #132]	@ (8004e44 <UART_SetConfig+0x92c>)
 8004dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dc0:	e009      	b.n	8004dd6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004dc8:	e005      	b.n	8004dd6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004dd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 80e7 	beq.w	8004fac <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de2:	4a19      	ldr	r2, [pc, #100]	@ (8004e48 <UART_SetConfig+0x930>)
 8004de4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004de8:	461a      	mov	r2, r3
 8004dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dec:	fbb3 f3f2 	udiv	r3, r3, r2
 8004df0:	005a      	lsls	r2, r3, #1
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	085b      	lsrs	r3, r3, #1
 8004df8:	441a      	add	r2, r3
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e02:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e06:	2b0f      	cmp	r3, #15
 8004e08:	d916      	bls.n	8004e38 <UART_SetConfig+0x920>
 8004e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e10:	d212      	bcs.n	8004e38 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	f023 030f 	bic.w	r3, r3, #15
 8004e1a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1e:	085b      	lsrs	r3, r3, #1
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	f003 0307 	and.w	r3, r3, #7
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004e34:	60da      	str	r2, [r3, #12]
 8004e36:	e0b9      	b.n	8004fac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004e3e:	e0b5      	b.n	8004fac <UART_SetConfig+0xa94>
 8004e40:	03d09000 	.word	0x03d09000
 8004e44:	003d0900 	.word	0x003d0900
 8004e48:	080056d0 	.word	0x080056d0
 8004e4c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e50:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004e54:	2b20      	cmp	r3, #32
 8004e56:	dc49      	bgt.n	8004eec <UART_SetConfig+0x9d4>
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	db7c      	blt.n	8004f56 <UART_SetConfig+0xa3e>
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d87a      	bhi.n	8004f56 <UART_SetConfig+0xa3e>
 8004e60:	a201      	add	r2, pc, #4	@ (adr r2, 8004e68 <UART_SetConfig+0x950>)
 8004e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e66:	bf00      	nop
 8004e68:	08004ef3 	.word	0x08004ef3
 8004e6c:	08004efb 	.word	0x08004efb
 8004e70:	08004f57 	.word	0x08004f57
 8004e74:	08004f57 	.word	0x08004f57
 8004e78:	08004f03 	.word	0x08004f03
 8004e7c:	08004f57 	.word	0x08004f57
 8004e80:	08004f57 	.word	0x08004f57
 8004e84:	08004f57 	.word	0x08004f57
 8004e88:	08004f13 	.word	0x08004f13
 8004e8c:	08004f57 	.word	0x08004f57
 8004e90:	08004f57 	.word	0x08004f57
 8004e94:	08004f57 	.word	0x08004f57
 8004e98:	08004f57 	.word	0x08004f57
 8004e9c:	08004f57 	.word	0x08004f57
 8004ea0:	08004f57 	.word	0x08004f57
 8004ea4:	08004f57 	.word	0x08004f57
 8004ea8:	08004f23 	.word	0x08004f23
 8004eac:	08004f57 	.word	0x08004f57
 8004eb0:	08004f57 	.word	0x08004f57
 8004eb4:	08004f57 	.word	0x08004f57
 8004eb8:	08004f57 	.word	0x08004f57
 8004ebc:	08004f57 	.word	0x08004f57
 8004ec0:	08004f57 	.word	0x08004f57
 8004ec4:	08004f57 	.word	0x08004f57
 8004ec8:	08004f57 	.word	0x08004f57
 8004ecc:	08004f57 	.word	0x08004f57
 8004ed0:	08004f57 	.word	0x08004f57
 8004ed4:	08004f57 	.word	0x08004f57
 8004ed8:	08004f57 	.word	0x08004f57
 8004edc:	08004f57 	.word	0x08004f57
 8004ee0:	08004f57 	.word	0x08004f57
 8004ee4:	08004f57 	.word	0x08004f57
 8004ee8:	08004f49 	.word	0x08004f49
 8004eec:	2b40      	cmp	r3, #64	@ 0x40
 8004eee:	d02e      	beq.n	8004f4e <UART_SetConfig+0xa36>
 8004ef0:	e031      	b.n	8004f56 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ef2:	f7fd fbdb 	bl	80026ac <HAL_RCC_GetPCLK1Freq>
 8004ef6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004ef8:	e033      	b.n	8004f62 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004efa:	f7fd fbed 	bl	80026d8 <HAL_RCC_GetPCLK2Freq>
 8004efe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004f00:	e02f      	b.n	8004f62 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fe fe1c 	bl	8003b44 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f10:	e027      	b.n	8004f62 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f12:	f107 0318 	add.w	r3, r7, #24
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7fe ff68 	bl	8003dec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f20:	e01f      	b.n	8004f62 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f22:	4b2d      	ldr	r3, [pc, #180]	@ (8004fd8 <UART_SetConfig+0xac0>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0320 	and.w	r3, r3, #32
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d009      	beq.n	8004f42 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004fd8 <UART_SetConfig+0xac0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	08db      	lsrs	r3, r3, #3
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	4a28      	ldr	r2, [pc, #160]	@ (8004fdc <UART_SetConfig+0xac4>)
 8004f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004f40:	e00f      	b.n	8004f62 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004f42:	4b26      	ldr	r3, [pc, #152]	@ (8004fdc <UART_SetConfig+0xac4>)
 8004f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f46:	e00c      	b.n	8004f62 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004f48:	4b25      	ldr	r3, [pc, #148]	@ (8004fe0 <UART_SetConfig+0xac8>)
 8004f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f4c:	e009      	b.n	8004f62 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004f54:	e005      	b.n	8004f62 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004f56:	2300      	movs	r3, #0
 8004f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004f60:	bf00      	nop
    }

    if (pclk != 0U)
 8004f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d021      	beq.n	8004fac <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe4 <UART_SetConfig+0xacc>)
 8004f6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f72:	461a      	mov	r2, r3
 8004f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f76:	fbb3 f2f2 	udiv	r2, r3, r2
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	085b      	lsrs	r3, r3, #1
 8004f80:	441a      	add	r2, r3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f8e:	2b0f      	cmp	r3, #15
 8004f90:	d909      	bls.n	8004fa6 <UART_SetConfig+0xa8e>
 8004f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f98:	d205      	bcs.n	8004fa6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	60da      	str	r2, [r3, #12]
 8004fa4:	e002      	b.n	8004fac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004fc8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3748      	adds	r7, #72	@ 0x48
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fd6:	bf00      	nop
 8004fd8:	58024400 	.word	0x58024400
 8004fdc:	03d09000 	.word	0x03d09000
 8004fe0:	003d0900 	.word	0x003d0900
 8004fe4:	080056d0 	.word	0x080056d0

08004fe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff4:	f003 0308 	and.w	r3, r3, #8
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	430a      	orrs	r2, r1
 8005010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b00      	cmp	r3, #0
 800501c:	d00a      	beq.n	8005034 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00a      	beq.n	8005056 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00a      	beq.n	8005078 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	430a      	orrs	r2, r1
 8005076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507c:	f003 0310 	and.w	r3, r3, #16
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00a      	beq.n	800509a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	430a      	orrs	r2, r1
 8005098:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	f003 0320 	and.w	r3, r3, #32
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d00a      	beq.n	80050bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01a      	beq.n	80050fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	430a      	orrs	r2, r1
 80050dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050e6:	d10a      	bne.n	80050fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	605a      	str	r2, [r3, #4]
  }
}
 8005120:	bf00      	nop
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b098      	sub	sp, #96	@ 0x60
 8005130:	af02      	add	r7, sp, #8
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800513c:	f7fb ff30 	bl	8000fa0 <HAL_GetTick>
 8005140:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b08      	cmp	r3, #8
 800514e:	d12f      	bne.n	80051b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005150:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005158:	2200      	movs	r2, #0
 800515a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f88e 	bl	8005280 <UART_WaitOnFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d022      	beq.n	80051b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005172:	e853 3f00 	ldrex	r3, [r3]
 8005176:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800517a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800517e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	461a      	mov	r2, r3
 8005186:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005188:	647b      	str	r3, [r7, #68]	@ 0x44
 800518a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800518e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005190:	e841 2300 	strex	r3, r2, [r1]
 8005194:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e6      	bne.n	800516a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2220      	movs	r2, #32
 80051a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e063      	b.n	8005278 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0304 	and.w	r3, r3, #4
 80051ba:	2b04      	cmp	r3, #4
 80051bc:	d149      	bne.n	8005252 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c6:	2200      	movs	r2, #0
 80051c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 f857 	bl	8005280 <UART_WaitOnFlagUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d03c      	beq.n	8005252 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	e853 3f00 	ldrex	r3, [r3]
 80051e4:	623b      	str	r3, [r7, #32]
   return(result);
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	461a      	mov	r2, r3
 80051f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80051f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051fe:	e841 2300 	strex	r3, r2, [r1]
 8005202:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1e6      	bne.n	80051d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3308      	adds	r3, #8
 8005210:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	e853 3f00 	ldrex	r3, [r3]
 8005218:	60fb      	str	r3, [r7, #12]
   return(result);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f023 0301 	bic.w	r3, r3, #1
 8005220:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3308      	adds	r3, #8
 8005228:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800522a:	61fa      	str	r2, [r7, #28]
 800522c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522e:	69b9      	ldr	r1, [r7, #24]
 8005230:	69fa      	ldr	r2, [r7, #28]
 8005232:	e841 2300 	strex	r3, r2, [r1]
 8005236:	617b      	str	r3, [r7, #20]
   return(result);
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1e5      	bne.n	800520a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2220      	movs	r2, #32
 8005242:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e012      	b.n	8005278 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2220      	movs	r2, #32
 8005256:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2220      	movs	r2, #32
 800525e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2200      	movs	r2, #0
 800526c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3758      	adds	r7, #88	@ 0x58
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	603b      	str	r3, [r7, #0]
 800528c:	4613      	mov	r3, r2
 800528e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005290:	e04f      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005298:	d04b      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800529a:	f7fb fe81 	bl	8000fa0 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d302      	bcc.n	80052b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052b0:	2303      	movs	r3, #3
 80052b2:	e04e      	b.n	8005352 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0304 	and.w	r3, r3, #4
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d037      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b80      	cmp	r3, #128	@ 0x80
 80052c6:	d034      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2b40      	cmp	r3, #64	@ 0x40
 80052cc:	d031      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69db      	ldr	r3, [r3, #28]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b08      	cmp	r3, #8
 80052da:	d110      	bne.n	80052fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2208      	movs	r2, #8
 80052e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 f839 	bl	800535c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2208      	movs	r2, #8
 80052ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e029      	b.n	8005352 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69db      	ldr	r3, [r3, #28]
 8005304:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005308:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800530c:	d111      	bne.n	8005332 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005316:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 f81f 	bl	800535c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e00f      	b.n	8005352 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69da      	ldr	r2, [r3, #28]
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4013      	ands	r3, r2
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	429a      	cmp	r2, r3
 8005340:	bf0c      	ite	eq
 8005342:	2301      	moveq	r3, #1
 8005344:	2300      	movne	r3, #0
 8005346:	b2db      	uxtb	r3, r3
 8005348:	461a      	mov	r2, r3
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	429a      	cmp	r2, r3
 800534e:	d0a0      	beq.n	8005292 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
	...

0800535c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800535c:	b480      	push	{r7}
 800535e:	b095      	sub	sp, #84	@ 0x54
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800536c:	e853 3f00 	ldrex	r3, [r3]
 8005370:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005374:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005378:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	461a      	mov	r2, r3
 8005380:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005382:	643b      	str	r3, [r7, #64]	@ 0x40
 8005384:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005386:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005388:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800538a:	e841 2300 	strex	r3, r2, [r1]
 800538e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1e6      	bne.n	8005364 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	3308      	adds	r3, #8
 800539c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	e853 3f00 	ldrex	r3, [r3]
 80053a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80053a6:	69fa      	ldr	r2, [r7, #28]
 80053a8:	4b1e      	ldr	r3, [pc, #120]	@ (8005424 <UART_EndRxTransfer+0xc8>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3308      	adds	r3, #8
 80053b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053be:	e841 2300 	strex	r3, r2, [r1]
 80053c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d1e5      	bne.n	8005396 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d118      	bne.n	8005404 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	60bb      	str	r3, [r7, #8]
   return(result);
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	f023 0310 	bic.w	r3, r3, #16
 80053e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	461a      	mov	r2, r3
 80053ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053f0:	61bb      	str	r3, [r7, #24]
 80053f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	6979      	ldr	r1, [r7, #20]
 80053f6:	69ba      	ldr	r2, [r7, #24]
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	613b      	str	r3, [r7, #16]
   return(result);
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e6      	bne.n	80053d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2220      	movs	r2, #32
 8005408:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005418:	bf00      	nop
 800541a:	3754      	adds	r7, #84	@ 0x54
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr
 8005424:	effffffe 	.word	0xeffffffe

08005428 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005436:	2b01      	cmp	r3, #1
 8005438:	d101      	bne.n	800543e <HAL_UARTEx_DisableFifoMode+0x16>
 800543a:	2302      	movs	r3, #2
 800543c:	e027      	b.n	800548e <HAL_UARTEx_DisableFifoMode+0x66>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2224      	movs	r2, #36	@ 0x24
 800544a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f022 0201 	bic.w	r2, r2, #1
 8005464:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800546c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2220      	movs	r2, #32
 8005480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b084      	sub	sp, #16
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d101      	bne.n	80054b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80054ae:	2302      	movs	r3, #2
 80054b0:	e02d      	b.n	800550e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2224      	movs	r2, #36	@ 0x24
 80054be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 0201 	bic.w	r2, r2, #1
 80054d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f850 	bl	8005594 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2220      	movs	r2, #32
 8005500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b084      	sub	sp, #16
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005526:	2b01      	cmp	r3, #1
 8005528:	d101      	bne.n	800552e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800552a:	2302      	movs	r3, #2
 800552c:	e02d      	b.n	800558a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2224      	movs	r2, #36	@ 0x24
 800553a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 0201 	bic.w	r2, r2, #1
 8005554:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	683a      	ldr	r2, [r7, #0]
 8005566:	430a      	orrs	r2, r1
 8005568:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f812 	bl	8005594 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3710      	adds	r7, #16
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d108      	bne.n	80055b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80055b4:	e031      	b.n	800561a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80055b6:	2310      	movs	r3, #16
 80055b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80055ba:	2310      	movs	r3, #16
 80055bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	0e5b      	lsrs	r3, r3, #25
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	f003 0307 	and.w	r3, r3, #7
 80055cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	0f5b      	lsrs	r3, r3, #29
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055de:	7bbb      	ldrb	r3, [r7, #14]
 80055e0:	7b3a      	ldrb	r2, [r7, #12]
 80055e2:	4911      	ldr	r1, [pc, #68]	@ (8005628 <UARTEx_SetNbDataToProcess+0x94>)
 80055e4:	5c8a      	ldrb	r2, [r1, r2]
 80055e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80055ea:	7b3a      	ldrb	r2, [r7, #12]
 80055ec:	490f      	ldr	r1, [pc, #60]	@ (800562c <UARTEx_SetNbDataToProcess+0x98>)
 80055ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055fc:	7bfb      	ldrb	r3, [r7, #15]
 80055fe:	7b7a      	ldrb	r2, [r7, #13]
 8005600:	4909      	ldr	r1, [pc, #36]	@ (8005628 <UARTEx_SetNbDataToProcess+0x94>)
 8005602:	5c8a      	ldrb	r2, [r1, r2]
 8005604:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005608:	7b7a      	ldrb	r2, [r7, #13]
 800560a:	4908      	ldr	r1, [pc, #32]	@ (800562c <UARTEx_SetNbDataToProcess+0x98>)
 800560c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800560e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005612:	b29a      	uxth	r2, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800561a:	bf00      	nop
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	080056e8 	.word	0x080056e8
 800562c:	080056f0 	.word	0x080056f0

08005630 <memset>:
 8005630:	4402      	add	r2, r0
 8005632:	4603      	mov	r3, r0
 8005634:	4293      	cmp	r3, r2
 8005636:	d100      	bne.n	800563a <memset+0xa>
 8005638:	4770      	bx	lr
 800563a:	f803 1b01 	strb.w	r1, [r3], #1
 800563e:	e7f9      	b.n	8005634 <memset+0x4>

08005640 <__libc_init_array>:
 8005640:	b570      	push	{r4, r5, r6, lr}
 8005642:	4d0d      	ldr	r5, [pc, #52]	@ (8005678 <__libc_init_array+0x38>)
 8005644:	4c0d      	ldr	r4, [pc, #52]	@ (800567c <__libc_init_array+0x3c>)
 8005646:	1b64      	subs	r4, r4, r5
 8005648:	10a4      	asrs	r4, r4, #2
 800564a:	2600      	movs	r6, #0
 800564c:	42a6      	cmp	r6, r4
 800564e:	d109      	bne.n	8005664 <__libc_init_array+0x24>
 8005650:	4d0b      	ldr	r5, [pc, #44]	@ (8005680 <__libc_init_array+0x40>)
 8005652:	4c0c      	ldr	r4, [pc, #48]	@ (8005684 <__libc_init_array+0x44>)
 8005654:	f000 f818 	bl	8005688 <_init>
 8005658:	1b64      	subs	r4, r4, r5
 800565a:	10a4      	asrs	r4, r4, #2
 800565c:	2600      	movs	r6, #0
 800565e:	42a6      	cmp	r6, r4
 8005660:	d105      	bne.n	800566e <__libc_init_array+0x2e>
 8005662:	bd70      	pop	{r4, r5, r6, pc}
 8005664:	f855 3b04 	ldr.w	r3, [r5], #4
 8005668:	4798      	blx	r3
 800566a:	3601      	adds	r6, #1
 800566c:	e7ee      	b.n	800564c <__libc_init_array+0xc>
 800566e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005672:	4798      	blx	r3
 8005674:	3601      	adds	r6, #1
 8005676:	e7f2      	b.n	800565e <__libc_init_array+0x1e>
 8005678:	08005700 	.word	0x08005700
 800567c:	08005700 	.word	0x08005700
 8005680:	08005700 	.word	0x08005700
 8005684:	08005704 	.word	0x08005704

08005688 <_init>:
 8005688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800568a:	bf00      	nop
 800568c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800568e:	bc08      	pop	{r3}
 8005690:	469e      	mov	lr, r3
 8005692:	4770      	bx	lr

08005694 <_fini>:
 8005694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005696:	bf00      	nop
 8005698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800569a:	bc08      	pop	{r3}
 800569c:	469e      	mov	lr, r3
 800569e:	4770      	bx	lr
