static struct regmap *max77686_get_regmap(struct max77686_dev *max77686,\r\nenum max77686_irq_source src)\r\n{\r\nswitch (src) {\r\ncase PMIC_INT1 ... PMIC_INT2:\r\nreturn max77686->regmap;\r\ncase RTC_INT:\r\nreturn max77686->rtc_regmap;\r\ndefault:\r\nreturn ERR_PTR(-EINVAL);\r\n}\r\n}\r\nstatic void max77686_irq_lock(struct irq_data *data)\r\n{\r\nstruct max77686_dev *max77686 = irq_get_chip_data(data->irq);\r\nif (debug_mask & MAX77686_DEBUG_IRQ_MASK)\r\npr_info("%s\n", __func__);\r\nmutex_lock(&max77686->irqlock);\r\n}\r\nstatic void max77686_irq_sync_unlock(struct irq_data *data)\r\n{\r\nstruct max77686_dev *max77686 = irq_get_chip_data(data->irq);\r\nint i;\r\nfor (i = 0; i < MAX77686_IRQ_GROUP_NR; i++) {\r\nu8 mask_reg = max77686_mask_reg[i];\r\nstruct regmap *map = max77686_get_regmap(max77686, i);\r\nif (debug_mask & MAX77686_DEBUG_IRQ_MASK)\r\npr_debug("%s: mask_reg[%d]=0x%x, cur=0x%x\n",\r\n__func__, i, mask_reg, max77686->irq_masks_cur[i]);\r\nif (mask_reg == MAX77686_REG_INVALID ||\r\nIS_ERR_OR_NULL(map))\r\ncontinue;\r\nmax77686->irq_masks_cache[i] = max77686->irq_masks_cur[i];\r\nregmap_write(map, max77686_mask_reg[i],\r\nmax77686->irq_masks_cur[i]);\r\n}\r\nmutex_unlock(&max77686->irqlock);\r\n}\r\nstatic const inline struct max77686_irq_data *to_max77686_irq(int irq)\r\n{\r\nstruct irq_data *data = irq_get_irq_data(irq);\r\nreturn &max77686_irqs[data->hwirq];\r\n}\r\nstatic void max77686_irq_mask(struct irq_data *data)\r\n{\r\nstruct max77686_dev *max77686 = irq_get_chip_data(data->irq);\r\nconst struct max77686_irq_data *irq_data = to_max77686_irq(data->irq);\r\nmax77686->irq_masks_cur[irq_data->group] |= irq_data->mask;\r\nif (debug_mask & MAX77686_DEBUG_IRQ_MASK)\r\npr_info("%s: group=%d, cur=0x%x\n",\r\n__func__, irq_data->group,\r\nmax77686->irq_masks_cur[irq_data->group]);\r\n}\r\nstatic void max77686_irq_unmask(struct irq_data *data)\r\n{\r\nstruct max77686_dev *max77686 = irq_get_chip_data(data->irq);\r\nconst struct max77686_irq_data *irq_data = to_max77686_irq(data->irq);\r\nmax77686->irq_masks_cur[irq_data->group] &= ~irq_data->mask;\r\nif (debug_mask & MAX77686_DEBUG_IRQ_MASK)\r\npr_info("%s: group=%d, cur=0x%x\n",\r\n__func__, irq_data->group,\r\nmax77686->irq_masks_cur[irq_data->group]);\r\n}\r\nstatic irqreturn_t max77686_irq_thread(int irq, void *data)\r\n{\r\nstruct max77686_dev *max77686 = data;\r\nunsigned int irq_reg[MAX77686_IRQ_GROUP_NR] = {};\r\nunsigned int irq_src;\r\nint ret;\r\nint i, cur_irq;\r\nret = regmap_read(max77686->regmap, MAX77686_REG_INTSRC, &irq_src);\r\nif (ret < 0) {\r\ndev_err(max77686->dev, "Failed to read interrupt source: %d\n",\r\nret);\r\nreturn IRQ_NONE;\r\n}\r\nif (debug_mask & MAX77686_DEBUG_IRQ_INT)\r\npr_info("%s: irq_src=0x%x\n", __func__, irq_src);\r\nif (irq_src == MAX77686_IRQSRC_PMIC) {\r\nret = regmap_bulk_read(max77686->regmap,\r\nMAX77686_REG_INT1, irq_reg, 2);\r\nif (ret < 0) {\r\ndev_err(max77686->dev, "Failed to read interrupt source: %d\n",\r\nret);\r\nreturn IRQ_NONE;\r\n}\r\nif (debug_mask & MAX77686_DEBUG_IRQ_INT)\r\npr_info("%s: int1=0x%x, int2=0x%x\n", __func__,\r\nirq_reg[PMIC_INT1], irq_reg[PMIC_INT2]);\r\n}\r\nif (irq_src & MAX77686_IRQSRC_RTC) {\r\nret = regmap_read(max77686->rtc_regmap,\r\nMAX77686_RTC_INT, &irq_reg[RTC_INT]);\r\nif (ret < 0) {\r\ndev_err(max77686->dev, "Failed to read interrupt source: %d\n",\r\nret);\r\nreturn IRQ_NONE;\r\n}\r\nif (debug_mask & MAX77686_DEBUG_IRQ_INT)\r\npr_info("%s: rtc int=0x%x\n", __func__,\r\nirq_reg[RTC_INT]);\r\n}\r\nfor (i = 0; i < MAX77686_IRQ_GROUP_NR; i++)\r\nirq_reg[i] &= ~max77686->irq_masks_cur[i];\r\nfor (i = 0; i < MAX77686_IRQ_NR; i++) {\r\nif (irq_reg[max77686_irqs[i].group] & max77686_irqs[i].mask) {\r\ncur_irq = irq_find_mapping(max77686->irq_domain, i);\r\nif (cur_irq)\r\nhandle_nested_irq(cur_irq);\r\n}\r\n}\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int max77686_irq_domain_map(struct irq_domain *d, unsigned int irq,\r\nirq_hw_number_t hw)\r\n{\r\nstruct max77686_dev *max77686 = d->host_data;\r\nirq_set_chip_data(irq, max77686);\r\nirq_set_chip_and_handler(irq, &max77686_irq_chip, handle_edge_irq);\r\nirq_set_nested_thread(irq, 1);\r\n#ifdef CONFIG_ARM\r\nset_irq_flags(irq, IRQF_VALID);\r\n#else\r\nirq_set_noprobe(irq);\r\n#endif\r\nreturn 0;\r\n}\r\nint max77686_irq_init(struct max77686_dev *max77686)\r\n{\r\nstruct irq_domain *domain;\r\nint i;\r\nint ret;\r\nint val;\r\nstruct regmap *map;\r\nmutex_init(&max77686->irqlock);\r\nif (max77686->irq_gpio && !max77686->irq) {\r\nmax77686->irq = gpio_to_irq(max77686->irq_gpio);\r\nif (debug_mask & MAX77686_DEBUG_IRQ_INT) {\r\nret = gpio_request(max77686->irq_gpio, "pmic_irq");\r\nif (ret < 0) {\r\ndev_err(max77686->dev,\r\n"Failed to request gpio %d with ret:"\r\n"%d\n", max77686->irq_gpio, ret);\r\nreturn IRQ_NONE;\r\n}\r\ngpio_direction_input(max77686->irq_gpio);\r\nval = gpio_get_value(max77686->irq_gpio);\r\ngpio_free(max77686->irq_gpio);\r\npr_info("%s: gpio_irq=%x\n", __func__, val);\r\n}\r\n}\r\nif (!max77686->irq) {\r\ndev_err(max77686->dev, "irq is not specified\n");\r\nreturn -ENODEV;\r\n}\r\nfor (i = 0; i < MAX77686_IRQ_GROUP_NR; i++) {\r\nmax77686->irq_masks_cur[i] = 0xff;\r\nmax77686->irq_masks_cache[i] = 0xff;\r\nmap = max77686_get_regmap(max77686, i);\r\nif (IS_ERR_OR_NULL(map))\r\ncontinue;\r\nif (max77686_mask_reg[i] == MAX77686_REG_INVALID)\r\ncontinue;\r\nregmap_write(map, max77686_mask_reg[i], 0xff);\r\n}\r\ndomain = irq_domain_add_linear(NULL, MAX77686_IRQ_NR,\r\n&max77686_irq_domain_ops, max77686);\r\nif (!domain) {\r\ndev_err(max77686->dev, "could not create irq domain\n");\r\nreturn -ENODEV;\r\n}\r\nmax77686->irq_domain = domain;\r\nret = request_threaded_irq(max77686->irq, NULL, max77686_irq_thread,\r\nIRQF_TRIGGER_FALLING | IRQF_ONESHOT,\r\n"max77686-irq", max77686);\r\nif (ret)\r\ndev_err(max77686->dev, "Failed to request IRQ %d: %d\n",\r\nmax77686->irq, ret);\r\nif (debug_mask & MAX77686_DEBUG_IRQ_INFO)\r\npr_info("%s-\n", __func__);\r\nreturn 0;\r\n}\r\nvoid max77686_irq_exit(struct max77686_dev *max77686)\r\n{\r\nif (max77686->irq)\r\nfree_irq(max77686->irq, max77686);\r\n}
