Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit converter_xs3_bcd
    Number of input ports   : 1
    Number of output ports  : 1
    Number of bidir ports   : 0
    Number of instances     : 40
    Number of nets          : 44

No design errors found in circuit converter_xs3_bcd

WriteBLIF ended normally.
