#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 15 22:41:03 2017
# Process ID: 18000
# Current directory: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16708 C:\Users\tmcphill\GitRepos\ultrazed-eg-platforms\starter-kit-demo\starter-kit-demo.xpr
# Log file: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/vivado.log
# Journal file: C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
200 Beta devices matching pattern found, 24 enabled.
start_gui
open_project C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1150.105 ; gain = 413.637
open_bd_design {C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/starter_kit_demo_design.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:2.0 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <starter_kit_demo_design> from BD file <C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.srcs/sources_1/bd/starter_kit_demo_design/starter_kit_demo_design.bd>
close_bd_design [get_bd_designs starter_kit_demo_design]
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i-es1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5148]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5155]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5162]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5169]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5176]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5183]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5190]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_0/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_3/starter_kit_demo_design_axi_gpio_0_1.edf:5197]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5156]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5163]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5170]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5177]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5184]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5191]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5198]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_1/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_5/starter_kit_demo_design_axi_gpio_1_0.edf:5205]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_2/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_7/starter_kit_demo_design_axi_gpio_2_0.edf:3443]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_2/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_7/starter_kit_demo_design_axi_gpio_2_0.edf:3450]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'starter_kit_demo_design_i/axi_gpio_2/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/.Xil/Vivado-18584-calypso-win/dcp_7/starter_kit_demo_design_axi_gpio_2_0.edf:3457]
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/.Xil/Vivado-18000-calypso-win/dcp/starter_kit_demo_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/.Xil/Vivado-18000-calypso-win/dcp/starter_kit_demo_design_wrapper_early.xdc]
Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/.Xil/Vivado-18000-calypso-win/dcp/starter_kit_demo_design_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/.Xil/Vivado-18000-calypso-win/dcp/starter_kit_demo_design_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1844.648 ; gain = 7.172
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1844.648 ; gain = 7.172
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUF => IBUF (INBUF, IBUFCTRL): 11 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 5 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2018.906 ; gain = 728.941
file mkdir C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.sdk
file copy -force C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.runs/impl_1/starter_kit_demo_design_wrapper.sysdef C:/Users/tmcphill/GitRepos/ultrazed-eg-platforms/starter-kit-demo/starter-kit-demo.sdk/starter_kit_demo_design_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 23:30:18 2017...
