{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@328:346@HdlStmProcess", "    end\n  end\n\n  // adc-status\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'b1) begin\n      if (rx_frame_d == rx_frame_d_s) begin\n        adc_status_p <= rx_locked;\n      end else begin\n        adc_status_p <= 1'b0;\n      end\n    end\n  end\n\n  // transfer to common clock\n\n  generate if (CLK_DESKEW) begin\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@257:273", "    endcase\n  end\n\n  // adc-status\n\n  always @(posedge l_clk) begin\n    if (rx_frame == rx_frame_s) begin\n      adc_status_p <= rx_locked;\n    end else begin\n      adc_status_p <= 1'b0;\n    end\n  end\n\n  // transfer to common clock\n\n  generate if (CLK_DESKEW) begin\n\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if.v@319:335", "    endcase\n  end\n\n  // adc-status\n\n  always @(posedge l_clk) begin\n    if (rx_frame_d == rx_frame_s) begin\n      adc_status_p <= locked_s;\n    end else begin\n      adc_status_p <= 1'b0;\n    end\n  end\n\n  // transfer to common clock\n\n  generate if (CLK_DESKEW) begin\n\n"]], "Diff Content": {"Delete": [[334, "    if (rx_valid == 1'b1) begin\n"], [335, "      if (rx_frame_d == rx_frame_d_s) begin\n"], [336, "        adc_status_p <= rx_locked;\n"], [337, "      end else begin\n"], [338, "        adc_status_p <= 1'b0;\n"], [339, "      end\n"]], "Add": [[339, "    if (adc_r1_mode == 1'b1) begin\n"], [339, "      adc_status_p <= ~rx_error_r1 & rx_locked;\n"], [339, "    end else begin\n"], [339, "      adc_status_p <= ~rx_error_r2 & rx_locked;\n"]]}}