Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date             : Thu Sep 15 12:47:45 2016
| Host             : RavishM-T440p running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.600  |
| Dynamic (W)              | 1.467  |
| Device Static (W)        | 0.133  |
| Total Off-Chip Power (W) | 0.121  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 66.5   |
| Junction Temperature (C) | 43.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |       13 |       --- |             --- |
| Slice Logic             |     0.004 |     2425 |       --- |             --- |
|   LUT as Logic          |     0.004 |      797 |     17600 |            4.52 |
|   Register              |    <0.001 |     1182 |     35200 |            3.35 |
|   CARRY4                |    <0.001 |       73 |      4400 |            1.65 |
|   LUT as Shift Register |    <0.001 |        9 |      6000 |            0.15 |
|   Others                |     0.000 |      269 |       --- |             --- |
| Signals                 |     0.005 |     2132 |       --- |             --- |
| Block RAM               |     0.033 |        8 |        60 |           13.33 |
| MMCM                    |     0.113 |        1 |         2 |           50.00 |
| I/O                     |    <0.001 |        6 |       100 |            6.00 |
| PS7                     |     1.302 |        1 |       --- |             --- |
| Static Power            |     0.133 |          |           |                 |
| Total                   |     1.600 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.056 |       0.049 |      0.007 |
| Vccaux    |       1.800 |     0.074 |       0.063 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.416 |       0.387 |      0.029 |
| Vccpaux   |       1.800 |     0.045 |       0.035 |      0.010 |
| Vccpll    |       1.800 |     0.115 |       0.112 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                      | Constraint (ns) |
+-------------------------------+-------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0     |            41.7 |
| clk_out3_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0     |            38.3 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0     |            40.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0     |            40.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             5.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| clk_in1                       | clk_in1                                                     |             8.0 |
| clk_out7_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out7_design_1_clk_wiz_0_0     |            41.7 |
| clk_out5_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out5_design_1_clk_wiz_0_0     |            37.4 |
| clk_out6_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out6_design_1_clk_wiz_0_0     |            33.0 |
| clk_out4_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0     |            40.9 |
+-------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| design_1_wrapper                                         |     1.467 |
|   design_1_i                                             |     1.467 |
|     axi_bram_ctrl_0                                      |     0.010 |
|       U0                                                 |     0.010 |
|         gext_inst.abcv4_0_ext_inst                       |     0.010 |
|           GEN_AXI4.I_FULL_AXI                            |     0.010 |
|             GEN_ARB.I_SNG_PORT                           |    <0.001 |
|             I_RD_CHNL                                    |     0.005 |
|               I_WRAP_BRST                                |    <0.001 |
|             I_WR_CHNL                                    |     0.004 |
|               BID_FIFO                                   |     0.001 |
|               I_WRAP_BRST                                |    <0.001 |
|     axi_mem_intercon                                     |     0.000 |
|       s00_couplers                                       |     0.000 |
|         auto_pc                                          |     0.000 |
|     blk_mem_gen_0                                        |     0.033 |
|       U0                                                 |     0.033 |
|         inst_blk_mem_gen                                 |     0.033 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.033 |
|             valid.cstr                                   |     0.033 |
|               ramloop[0].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[1].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[2].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[3].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[4].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[5].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[6].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|               ramloop[7].ram.r                           |     0.004 |
|                 prim_noinit.ram                          |     0.004 |
|     clk_wiz_0                                            |     0.114 |
|       inst                                               |     0.114 |
|     freq_counter_0                                       |     0.007 |
|       inst                                               |     0.007 |
|     processing_system7_0                                 |     1.303 |
|       inst                                               |     1.303 |
|     rst_processing_system7_0_100M                        |    <0.001 |
|       U0                                                 |    <0.001 |
|         EXT_LPF                                          |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                      |    <0.001 |
|         SEQ                                              |    <0.001 |
|           SEQ_COUNTER                                    |    <0.001 |
+----------------------------------------------------------+-----------+


