; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define ptx_kernel void @triton_red_fused__to_copy_add_div_mul_pow_sum_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7, ptr addrspace(1) readnone captures(none) %8) local_unnamed_addr !dbg !6 {
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %11 = shl i32 %10, 2, !dbg !10
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %.lobit2 = lshr i32 %12, 7, !dbg !11
  %13 = and i32 %.lobit2, 3, !dbg !11
  %14 = or disjoint i32 %13, %11, !dbg !12
  %15 = icmp slt i32 %14, %6, !dbg !13
  %16 = shl i32 %12, 2, !dbg !14
  %17 = and i32 %16, 508, !dbg !14
  %18 = and i32 %12, 511, !dbg !14
  %19 = shl i32 %14, 12, !dbg !15
  %20 = or disjoint i32 %19, %17
  %21 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %18
  %22 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %17
  %23 = zext nneg i32 %18 to i64, !dbg !16
  %24 = getelementptr inbounds nuw i8, ptr addrspace(3) %22, i32 8
  %25 = insertelement <4 x i1> poison, i1 %15, i64 0, !dbg !17
  %26 = shufflevector <4 x i1> %25, <4 x i1> poison, <4 x i32> zeroinitializer, !dbg !17
  br label %27, !dbg !16

27:                                               ; preds = %9, %27
  %indvars.iv = phi i64 [ 0, %9 ], [ %indvars.iv.next, %27 ]
  %28 = phi <4 x float> [ zeroinitializer, %9 ], [ %67, %27 ]
  %29 = or disjoint i64 %indvars.iv, %23, !dbg !18
  %30 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !19
  %31 = or i32 %20, %30, !dbg !19
  %32 = sext i32 %31 to i64, !dbg !20
  %33 = getelementptr half, ptr addrspace(1) %1, i64 %32, !dbg !20
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %33, i1 %15) #3, !dbg !21
  %35 = extractvalue { i32, i32 } %34, 0, !dbg !21
  %36 = bitcast i32 %35 to <2 x half>, !dbg !21
  %37 = extractvalue { i32, i32 } %34, 1, !dbg !21
  %38 = bitcast i32 %37 to <2 x half>, !dbg !21
  %39 = getelementptr half, ptr addrspace(1) %2, i64 %32, !dbg !22
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %39, i1 %15) #3, !dbg !23
  %41 = extractvalue { i32, i32 } %40, 0, !dbg !23
  %42 = bitcast i32 %41 to <2 x half>, !dbg !23
  %43 = extractvalue { i32, i32 } %40, 1, !dbg !23
  %44 = bitcast i32 %43 to <2 x half>, !dbg !23
  %45 = getelementptr half, ptr addrspace(1) %3, i64 %29, !dbg !24
  %46 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %45, i1 true) #3, !dbg !25
  %47 = bitcast i16 %46 to half, !dbg !25
  %48 = fpext half %47 to float, !dbg !26
  %49 = getelementptr half, ptr addrspace(1) %4, i64 %32, !dbg !27
  %50 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %49, i1 %15) #3, !dbg !28
  %51 = extractvalue { i32, i32 } %50, 0, !dbg !28
  %52 = bitcast i32 %51 to <2 x half>, !dbg !28
  %53 = extractvalue { i32, i32 } %50, 1, !dbg !28
  %54 = bitcast i32 %53 to <2 x half>, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %55 = bitcast float %48 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %21, <1 x i32> %55, i1 true) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %56 = shufflevector <2 x half> %36, <2 x half> %38, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !30
  %57 = fpext <4 x half> %56 to <4 x float>, !dbg !30
  %58 = shufflevector <2 x half> %42, <2 x half> %44, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !31
  %59 = fpext <4 x half> %58 to <4 x float>, !dbg !31
  %60 = shufflevector <2 x half> %52, <2 x half> %54, <4 x i32> <i32 0, i32 1, i32 2, i32 3>, !dbg !32
  %61 = fpext <4 x half> %60 to <4 x float>, !dbg !32
  %62 = fadd <4 x float> %57, %59, !dbg !33
  %63 = load <4 x float>, ptr addrspace(3) %22, align 16, !dbg !29
  %64 = fmul <4 x float> %62, %63, !dbg !29
  %65 = fmul <4 x float> %64, %61, !dbg !34
  %66 = fadd <4 x float> %28, %65, !dbg !35
  %67 = select <4 x i1> %26, <4 x float> %66, <4 x float> %28, !dbg !17
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 512, !dbg !16
  %68 = icmp samesign ult i64 %indvars.iv, 3584, !dbg !16
  br i1 %68, label %27, label %69, !dbg !16

69:                                               ; preds = %27
  %70 = lshr i32 %12, 5, !dbg !11
  %71 = and i32 %12, 31, !dbg !14
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %shift = shufflevector <4 x float> %67, <4 x float> poison, <4 x i32> <i32 1, i32 poison, i32 poison, i32 poison>, !dbg !40
  %72 = fadd <4 x float> %67, %shift, !dbg !40
  %shift24 = shufflevector <4 x float> %67, <4 x float> poison, <4 x i32> <i32 2, i32 poison, i32 poison, i32 poison>, !dbg !40
  %73 = fadd <4 x float> %shift24, %72, !dbg !40
  %shift25 = shufflevector <4 x float> %67, <4 x float> poison, <4 x i32> <i32 3, i32 poison, i32 poison, i32 poison>, !dbg !40
  %74 = fadd <4 x float> %shift25, %73, !dbg !40
  %75 = extractelement <4 x float> %74, i64 0, !dbg !40
  %76 = bitcast float %75 to i32, !dbg !36
  %77 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 16, i32 31), !dbg !36
  %78 = bitcast i32 %77 to float, !dbg !36
  %79 = fadd float %75, %78, !dbg !40
  %80 = bitcast float %79 to i32, !dbg !36
  %81 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %80, i32 8, i32 31), !dbg !36
  %82 = bitcast i32 %81 to float, !dbg !36
  %83 = fadd float %79, %82, !dbg !40
  %84 = bitcast float %83 to i32, !dbg !36
  %85 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %84, i32 4, i32 31), !dbg !36
  %86 = bitcast i32 %85 to float, !dbg !36
  %87 = fadd float %83, %86, !dbg !40
  %88 = bitcast float %87 to i32, !dbg !36
  %89 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %88, i32 2, i32 31), !dbg !36
  %90 = bitcast i32 %89 to float, !dbg !36
  %91 = fadd float %87, %90, !dbg !40
  %92 = bitcast float %91 to i32, !dbg !36
  %93 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %92, i32 1, i32 31), !dbg !36
  %94 = bitcast i32 %93 to float, !dbg !36
  %95 = fadd float %91, %94, !dbg !40
  %96 = and i32 %70, 3, !dbg !36
  %97 = icmp eq i32 %71, 0, !dbg !36
  %98 = shl nuw nsw i32 %13, 2, !dbg !36
  %99 = or disjoint i32 %98, %96, !dbg !36
  %100 = getelementptr float, ptr addrspace(3) @global_smem, i32 %99, !dbg !36
  %101 = bitcast float %95 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %100, <1 x i32> %101, i1 %97) #3, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %102 = icmp slt i32 %12, 16, !dbg !36
  %103 = getelementptr float, ptr addrspace(3) @global_smem, i32 %12, !dbg !36
  %104 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %103, i1 %102) #3, !dbg !36
  %105 = bitcast i32 %104 to float, !dbg !36
  %106 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %104, i32 2, i32 31), !dbg !36
  %107 = bitcast i32 %106 to float, !dbg !36
  %108 = fadd float %105, %107, !dbg !40
  %109 = bitcast float %108 to i32, !dbg !36
  %110 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %109, i32 1, i32 31), !dbg !36
  %111 = bitcast i32 %110 to float, !dbg !36
  %112 = fadd float %108, %111, !dbg !40
  %113 = and i32 %12, 3, !dbg !36
  %114 = icmp eq i32 %113, 0, !dbg !36
  %115 = and i1 %102, %114, !dbg !36
  %116 = bitcast float %112 to <1 x i32>, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %103, <1 x i32> %116, i1 %115) #3, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %117 = getelementptr float, ptr addrspace(3) @global_smem, i32 %98, !dbg !36
  %118 = load float, ptr addrspace(3) %117, align 16, !dbg !36
  %119 = sext i32 %14 to i64, !dbg !42
  %120 = getelementptr float, ptr addrspace(1) %5, i64 %119, !dbg !42
  %121 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %120, i1 %15) #3, !dbg !43
  %122 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %120, i1 %15) #3, !dbg !43
  %123 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %120, i1 %15) #3, !dbg !43
  %124 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %120, i1 %15) #3, !dbg !43
  %125 = bitcast i32 %124 to float, !dbg !43
  %126 = fmul float %118, -5.000000e-01, !dbg !44
  %127 = fmul float %125, %125, !dbg !45
  %128 = fmul float %127, %125, !dbg !46
  %129 = fmul float %126, %128, !dbg !47
  %130 = fmul float %129, 0x3F30000000000000, !dbg !48
  %131 = insertelement <2 x float> poison, float %130, i64 0, !dbg !49
  %132 = shufflevector <2 x float> %131, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !49
  %133 = insertelement <2 x float> poison, float %125, i64 0, !dbg !50
  %134 = shufflevector <2 x float> %133, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !50
  br label %135, !dbg !51

135:                                              ; preds = %69, %135
  %indvars.iv13 = phi i64 [ 0, %69 ], [ %indvars.iv.next14, %135 ]
  %136 = or disjoint i64 %indvars.iv13, %23, !dbg !52
  %137 = trunc nuw nsw i64 %indvars.iv13 to i32, !dbg !53
  %138 = or i32 %20, %137, !dbg !53
  %139 = sext i32 %138 to i64, !dbg !54
  %140 = getelementptr half, ptr addrspace(1) %0, i64 %139, !dbg !54
  %141 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %140, i1 %15) #3, !dbg !55
  %142 = extractvalue { i32, i32 } %141, 0, !dbg !55
  %143 = bitcast i32 %142 to <2 x half>, !dbg !55
  %144 = extractvalue { i32, i32 } %141, 1, !dbg !55
  %145 = bitcast i32 %144 to <2 x half>, !dbg !55
  %146 = getelementptr half, ptr addrspace(1) %1, i64 %139, !dbg !56
  %147 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %146, i1 %15) #3, !dbg !57
  %148 = extractvalue { i32, i32 } %147, 0, !dbg !57
  %149 = bitcast i32 %148 to <2 x half>, !dbg !57
  %150 = extractvalue { i32, i32 } %147, 1, !dbg !57
  %151 = bitcast i32 %150 to <2 x half>, !dbg !57
  %152 = getelementptr half, ptr addrspace(1) %2, i64 %139, !dbg !58
  %153 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %152, i1 %15) #3, !dbg !59
  %154 = extractvalue { i32, i32 } %153, 0, !dbg !59
  %155 = bitcast i32 %154 to <2 x half>, !dbg !59
  %156 = extractvalue { i32, i32 } %153, 1, !dbg !59
  %157 = bitcast i32 %156 to <2 x half>, !dbg !59
  %158 = getelementptr half, ptr addrspace(1) %3, i64 %136, !dbg !60
  %159 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %158, i1 true) #3, !dbg !61
  %160 = bitcast i16 %159 to half, !dbg !61
  %161 = fpext half %160 to float, !dbg !62
  %162 = getelementptr half, ptr addrspace(1) %4, i64 %139, !dbg !63
  %163 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %162, i1 %15) #3, !dbg !64
  %164 = extractvalue { i32, i32 } %163, 0, !dbg !64
  %165 = bitcast i32 %164 to <2 x half>, !dbg !64
  %166 = extractvalue { i32, i32 } %163, 1, !dbg !64
  %167 = bitcast i32 %166 to <2 x half>, !dbg !64
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %168 = bitcast float %161 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %21, <1 x i32> %168, i1 true) #3, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %169 = fpext <2 x half> %143 to <2 x float>, !dbg !65
  %170 = fpext <2 x half> %149 to <2 x float>, !dbg !66
  %171 = fpext <2 x half> %155 to <2 x float>, !dbg !67
  %172 = fpext <2 x half> %165 to <2 x float>, !dbg !68
  %173 = fadd <2 x float> %170, %171, !dbg !69
  %174 = load <2 x float>, ptr addrspace(3) %22, align 16, !dbg !50
  %175 = fmul <2 x float> %173, %174, !dbg !70
  %176 = fmul <2 x float> %175, %134, !dbg !50
  %177 = fmul <2 x float> %172, splat (float 2.000000e+00), !dbg !71
  %178 = fmul <2 x float> %132, %177, !dbg !49
  %179 = fadd <2 x float> %178, %176, !dbg !72
  %180 = fadd <2 x float> %179, %169, !dbg !73
  %181 = fptrunc <2 x float> %180 to <2 x half>, !dbg !74
  %182 = fpext <2 x half> %145 to <2 x float>, !dbg !65
  %183 = fpext <2 x half> %151 to <2 x float>, !dbg !66
  %184 = fpext <2 x half> %157 to <2 x float>, !dbg !67
  %185 = fpext <2 x half> %167 to <2 x float>, !dbg !68
  %186 = fadd <2 x float> %183, %184, !dbg !69
  %187 = load <2 x float>, ptr addrspace(3) %24, align 8, !dbg !50
  %188 = fmul <2 x float> %186, %187, !dbg !70
  %189 = fmul <2 x float> %188, %134, !dbg !50
  %190 = fmul <2 x float> %185, splat (float 2.000000e+00), !dbg !71
  %191 = fmul <2 x float> %132, %190, !dbg !49
  %192 = fadd <2 x float> %191, %189, !dbg !72
  %193 = fadd <2 x float> %192, %182, !dbg !73
  %194 = fptrunc <2 x float> %193 to <2 x half>, !dbg !74
  %195 = bitcast <2 x half> %181 to i32, !dbg !74
  %196 = bitcast <2 x half> %194 to i32, !dbg !74
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %195, i32 %196, ptr addrspace(1) %140, i1 %15) #3, !dbg !74
  %indvars.iv.next14 = add nuw nsw i64 %indvars.iv13, 512, !dbg !51
  %197 = icmp samesign ult i64 %indvars.iv13, 3584, !dbg !51
  br i1 %197, label %135, label %198, !dbg !51

198:                                              ; preds = %135
  ret void, !dbg !75
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cwurpsdpwva3f5frc5tvzo3fyhfiwqgisf52i24mru6cupi2tm3v.py", directory: "./local_cache/wu")
!4 = !{ptr @triton_red_fused__to_copy_add_div_mul_pow_sum_4, !"reqntidx", i32 512}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_div_mul_pow_sum_4", linkageName: "triton_red_fused__to_copy_add_div_mul_pow_sum_4", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 25, column: 37, scope: !6)
!15 = !DILocation(line: 35, column: 46, scope: !6)
!16 = !DILocation(line: 29, column: 40, scope: !6)
!17 = !DILocation(line: 46, column: 50, scope: !6)
!18 = !DILocation(line: 30, column: 31, scope: !6)
!19 = !DILocation(line: 35, column: 41, scope: !6)
!20 = !DILocation(line: 35, column: 34, scope: !6)
!21 = !DILocation(line: 35, column: 51, scope: !6)
!22 = !DILocation(line: 36, column: 34, scope: !6)
!23 = !DILocation(line: 36, column: 51, scope: !6)
!24 = !DILocation(line: 37, column: 34, scope: !6)
!25 = !DILocation(line: 37, column: 41, scope: !6)
!26 = !DILocation(line: 37, column: 94, scope: !6)
!27 = !DILocation(line: 38, column: 34, scope: !6)
!28 = !DILocation(line: 38, column: 51, scope: !6)
!29 = !DILocation(line: 40, column: 22, scope: !6)
!30 = !DILocation(line: 35, column: 112, scope: !6)
!31 = !DILocation(line: 36, column: 112, scope: !6)
!32 = !DILocation(line: 38, column: 112, scope: !6)
!33 = !DILocation(line: 39, column: 22, scope: !6)
!34 = !DILocation(line: 43, column: 22, scope: !6)
!35 = !DILocation(line: 45, column: 25, scope: !6)
!36 = !DILocation(line: 286, column: 36, scope: !37, inlinedAt: !39)
!37 = distinct !DILexicalBlockFile(scope: !6, file: !38, discriminator: 0)
!38 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!39 = !DILocation(line: 47, column: 27, scope: !6)
!40 = !DILocation(line: 256, column: 15, scope: !41, inlinedAt: !39)
!41 = distinct !DILexicalBlockFile(scope: !37, file: !38, discriminator: 0)
!42 = !DILocation(line: 48, column: 31, scope: !6)
!43 = !DILocation(line: 48, column: 36, scope: !6)
!44 = !DILocation(line: 65, column: 24, scope: !6)
!45 = !DILocation(line: 66, column: 24, scope: !6)
!46 = !DILocation(line: 67, column: 24, scope: !6)
!47 = !DILocation(line: 68, column: 24, scope: !6)
!48 = !DILocation(line: 70, column: 24, scope: !6)
!49 = !DILocation(line: 74, column: 24, scope: !6)
!50 = !DILocation(line: 63, column: 24, scope: !6)
!51 = !DILocation(line: 49, column: 40, scope: !6)
!52 = !DILocation(line: 50, column: 31, scope: !6)
!53 = !DILocation(line: 55, column: 46, scope: !6)
!54 = !DILocation(line: 55, column: 39, scope: !6)
!55 = !DILocation(line: 55, column: 56, scope: !6)
!56 = !DILocation(line: 56, column: 35, scope: !6)
!57 = !DILocation(line: 56, column: 52, scope: !6)
!58 = !DILocation(line: 57, column: 35, scope: !6)
!59 = !DILocation(line: 57, column: 52, scope: !6)
!60 = !DILocation(line: 58, column: 35, scope: !6)
!61 = !DILocation(line: 58, column: 42, scope: !6)
!62 = !DILocation(line: 58, column: 95, scope: !6)
!63 = !DILocation(line: 59, column: 35, scope: !6)
!64 = !DILocation(line: 59, column: 52, scope: !6)
!65 = !DILocation(line: 55, column: 118, scope: !6)
!66 = !DILocation(line: 56, column: 114, scope: !6)
!67 = !DILocation(line: 57, column: 114, scope: !6)
!68 = !DILocation(line: 59, column: 114, scope: !6)
!69 = !DILocation(line: 60, column: 24, scope: !6)
!70 = !DILocation(line: 61, column: 24, scope: !6)
!71 = !DILocation(line: 73, column: 24, scope: !6)
!72 = !DILocation(line: 75, column: 24, scope: !6)
!73 = !DILocation(line: 77, column: 24, scope: !6)
!74 = !DILocation(line: 78, column: 56, scope: !6)
!75 = !DILocation(line: 49, column: 4, scope: !6)
