set vcs_path /synopsys/vcs/T-2022.06-SP2/bin

set proj_name "adc_capture"
set work_dir [pwd]
set bitfile_path $work_dir/bitfile
file mkdir $work_dir/bitfile



# 0. **********************************************************************************************************
#* Generate rtl list
set filelist_path "/local/zlguo/prj/adc_capture/builds/filelist/rtl_fpga.f"
set filelist_content [list]
set file [open $filelist_path r]

while {[gets $file line] != -1} {
    set line [string trim $line]
    if {$line eq "" || [string index $line 0] eq "#"} {
        continue
    }
    lappend filelist_content $line
}

close $file

puts "RTL filelist: $filelist_content"

set rtl_filelist $filelist_content



# 1. **********************************************************************************************************
create_project -force $proj_name $work_dir/$proj_name -part xc7a75tfgg484-2
#* Create 'sources_1' fileset (if not found)ï¼›file mkdir ip, new, bd
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}
file mkdir $work_dir/$proj_name/$proj_name.srcs/sources_1/ip
file mkdir $work_dir/$proj_name/$proj_name.srcs/sources_1/new
file mkdir $work_dir/$proj_name/$proj_name.srcs/sources_1/bd
#* Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}
file mkdir $work_dir/$proj_name/$proj_name.srcs/constrs_1/new
#* Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}
file mkdir $work_dir/$proj_name/$proj_name.srcs/sim_1/new



# 2. **********************************************************************************************************
#* Update RTL source
foreach file_path $rtl_filelist {
    add_files -norecurse $file_path
}

update_compile_order -fileset sources_1



# 3. **********************************************************************************************************
#* set define FPGA
set_property verilog_define FPGA [current_fileset]
update_compile_order -fileset sources_1

remove_files  { /local/zlguo/prj/adc_capture/hw/rtl/ctrl_sys/mdio/cdc_200m_100m.v \
		        /local/zlguo/prj/adc_capture/hw/rtl/clk_rst_gen/clk_gen.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkdiv_even_with_cfg.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkdiv_even_with_phase.v \
				/local/zlguo/prj/adc_capture/hw/rtl/clk_rst_gen/rst_gen.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_logic_cell.v \
				/local/zlguo/prj/adc_capture/hw/rtl/top/iopad_pdd_inst.v \
				/local/zlguo/prj/adc_capture/hw/rtl/top/iopad_pdu_inst.v \
				/local/zlguo/prj/adc_capture/hw/rtl/analog/ANALOG_WRAPPER.sv \
				/local/zlguo/prj/adc_capture/hw/rtl/ctrl_sys/mdio/mdio_slave_22_45_frontend_sync.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkgate.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkmux_sel1.v \
				/local/zlguo/prj/adc_capture/hw/rtl/ctrl_sys/mdio/cdc_1clk_signal.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_and_cell.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkbuf.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_async_reset_low_sync.v \
				/local/zlguo/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_mux_cell.v \
}

update_compile_order -fileset sources_1



# 4. **********************************************************************************************************
#* create_ip clk_wiz
if { [file exists /local/zlguo/prj/adc_capture/fpga/prj/adc_capture/adc_capture.gen/sources_1/ip/clk_wiz_0] } {

} else {
    create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0

    set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.PRIMARY_PORT {CLK_100M} CONFIG.CLK_OUT1_PORT {CLK200M} CONFIG.CLK_OUT2_PORT {ADC_CLK500M} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT2_JITTER {97.082} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]

    generate_target {instantiation_template} [get_files $work_dir/adc_capture/adc_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]

    generate_target all [get_files  $work_dir/adc_capture/adc_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]

    catch { config_ip_cache -export [get_ips -all clk_wiz_0] }

    create_ip_run [get_files -of_objects [get_fileset sources_1] $work_dir/adc_capture/adc_capture.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]

    launch_runs clk_wiz_0_synth_1 -jobs 8

    update_compile_order -fileset sources_1
}


# 5. **********************************************************************************************************
#* create_ip blk_mem_gen 32768x36
if { [file exists $work_dir/adc_capture/adc_capture.gen/sources_1/ip/blk_mem_gen_0] } {

} else {
    create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0

    set_property -dict [list CONFIG.Write_Width_A {36} CONFIG.Write_Depth_A {32768} CONFIG.Read_Width_A {36} CONFIG.Write_Width_B {36} CONFIG.Read_Width_B {36}] [get_ips blk_mem_gen_0]

    generate_target {instantiation_template} [get_files $work_dir/adc_capture/adc_capture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]

    generate_target all [get_files  $work_dir/adc_capture/adc_capture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]

    catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }

    create_ip_run [get_files -of_objects [get_fileset sources_1] $work_dir/adc_capture/adc_capture.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]

    launch_runs blk_mem_gen_0_synth_1 -jobs 8

    update_compile_order -fileset sources_1
}


# 6. **********************************************************************************************************
#* update testbench simulation source and set FPGA define
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /local/zlguo/prj/adc_capture/fpga/rtl/tb_FPGA_TOP.sv
update_compile_order -fileset sim_1

set_property verilog_define FPGA [get_filesets sim_1]



# 7. **********************************************************************************************************
#* compile_simlib
if { [file exists $work_dir/compile_simlib] && [file exists $work_dir/synopsys_sim.setup] } {

} else {
    catch { compile_simlib -simulator vcs -simulator_exec_path {/synopsys/vcs/T-2022.06-SP2/bin} -gcc_exec_path {/tools/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin} -family all -language all -library all -dir {/local/zlguo/prj/adc_capture/fpga/prj/compile_simlib/vcs} -force -verbose } result
    puts "compile_simlib result: $result"
}



# 8. **********************************************************************************************************
#* run simulation
set_property target_simulator VCS [current_project]
set_property -name {vcs.compile.vlogan.more_options} -value {-sverilog -timescale=1ns/1ps} -objects [get_filesets sim_1]
set_property -name {vcs.simulate.runtime} -value {10ns} -objects [get_filesets sim_1]
set_property -name {vcs.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]

#* launch_simulation
launch_simulation -install_path $vcs_path

#* generate fsdb file for Verdi
cd $work_dir/adc_capture/adc_capture.sim/sim_1/behav/vcs

exec $work_dir/adc_capture/adc_capture.sim/sim_1/behav/vcs/tb_FPGA_TOP_simv

if { [file exists $work_dir/adc_capture/adc_capture.sim/sim_1/behav/vcs/tb_ASIC_000.fsdb] } {
    exec verdi -f /local/zlguo/prj/adc_capture/builds/filelist/rtl_fpga_sim.f -sv -top tb_FPGA_TOP -ssf tb_ASIC_000.fsdb &
} else {
    puts "========================================================================"
    puts "Failed to generate fsdb file ..."
    puts "========================================================================"
}



## 9. **********************************************************************************************************
##* run synthesis
#launch_runs synth_1 -jobs 8
#wait_on_run synth_1

#* Setting top-level file attributes
#set_property top_auto_detect true [current_project]

add_files -fileset constrs_1 -norecurse /local/zlguo/prj/adc_capture/fpga/constraint/timing_constraints.xdc

set_property top_file "/local/zlguo/prj/adc_capture/fpga/rtl/FPGA_TOP.v" [current_fileset]

##synth_design -to_current_top
synth_design -top FPGA_TOP -part xc7a75tfgg484-2



## 10. **********************************************************************************************************
##* Perform comprehensive logic optimization, mainly to optimize the logic circuit area, clock frequency, power consumption and other indicators
opt_design

##* Perform layout, mapping logical elements to physical locations and considering timing constraints
place_design

##* Performs wiring to connect logical elements of physical circuits together via signal lines
route_design

##**********************************************************************************************************
##* run inmplementation
launch_runs impl_1 -jobs 8



## 11. **********************************************************************************************************
##* Writes the bitstream to the specified file: generates a .bit file. The -force parameter is used to force overwriting of existing files
#write_bitstream -force $bitfile_path/$proj_name.bit
#
##* Generate signal probes for debugging, write the signal probes to the specified file: generate .ltx file
#write_debug_probes -file $bitfile_path/$proj_name.ltx
