#ifndef XENSIV_BGT60TRXX_CONF_H
#define XENSIV_BGT60TRXX_CONF_H

#define XENSIV_BGT60TRXX_CONF_DEVICE (XENSIV_DEVICE_BGT60UTR11)
#define XENSIV_BGT60TRXX_CONF_START_FREQ_HZ (61020100000)
#define XENSIV_BGT60TRXX_CONF_END_FREQ_HZ (61479904000)
#define XENSIV_BGT60TRXX_CONF_NUM_SAMPLES_PER_CHIRP (128)
#define XENSIV_BGT60TRXX_CONF_NUM_CHIRPS_PER_FRAME (16)
#define XENSIV_BGT60TRXX_CONF_NUM_RX_ANTENNAS (1)
#define XENSIV_BGT60TRXX_CONF_NUM_TX_ANTENNAS (1)
#define XENSIV_BGT60TRXX_CONF_SAMPLE_RATE (2352941)
#define XENSIV_BGT60TRXX_CONF_CHIRP_REPETITION_TIME_S (6.9475e-05)
#define XENSIV_BGT60TRXX_CONF_FRAME_REPETITION_TIME_S (0.00498943)
#define XENSIV_BGT60TRXX_CONF_NUM_REGS (40)

#if defined(XENSIV_BGT60TRXX_CONF_IMPL)
const uint32_t register_list[] = { 
    0x11c0e20UL, 
    0x3088210UL, 
    0x9e967fdUL, 
    0xb4805b4UL, 
    0xdf083ffUL, 
    0x11000000UL, 
    0x13000000UL, 
    0x15000000UL, 
    0x17d0d9e0UL, 
    0x19000000UL, 
    0x1b000000UL, 
    0x1d000000UL, 
    0x1f000960UL, 
    0x21003c71UL, 
    0x2314001fUL, 
    0x25000032UL, 
    0x2d000490UL, 
    0x3b000480UL, 
    0x49000480UL, 
    0x57000480UL, 
    0x5911be0eUL, 
    0x5b3eec0aUL, 
    0x5d00f000UL, 
    0x5fbf3e1eUL, 
    0x61f5208cUL, 
    0x630000a4UL, 
    0x65030252UL, 
    0x67000080UL, 
    0x69000000UL, 
    0x6b000000UL, 
    0x6d000000UL, 
    0x6f023910UL, 
    0x7f000100UL, 
    0x8f000100UL, 
    0x9f000100UL, 
    0xa10a0000UL, 
    0xad000000UL, 
    0xb7000000UL, 
    0xbf000400UL, 
    0xc1000827UL
};
#endif /* XENSIV_BGT60TRXX_CONF_IMPL */

#endif /* XENSIV_BGT60TRXX_CONF_H */



