Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 21 18:09:33 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -67.857    -6929.813                    964                  964        0.017        0.000                      0                  964        3.000        0.000                       0                   222  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clock/clk_25/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_VGA          {0.000 20.000}     40.000          25.000          
  clkfbout_clk_VGA         {0.000 5.000}      10.000          100.000         
clock/clk_36/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_36m_clk_VGA_1        {0.000 13.521}     27.042          36.979          
  clkfbout_clk_VGA_1       {0.000 5.000}      10.000          100.000         
clock/clk_45/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_45m_clk_VGA_2        {0.000 10.704}     21.408          46.711          
  clkfbout_clk_VGA_2       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/clk_25/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25m_clk_VGA              -27.226     -632.346                     30                  964        0.951        0.000                      0                  964       19.500        0.000                       0                   206  
  clkfbout_clk_VGA                                                                                                                                                           7.845        0.000                       0                     3  
clock/clk_36/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_36m_clk_VGA_1            -40.178    -1020.891                     30                  964        0.951        0.000                      0                  964       13.021        0.000                       0                   206  
  clkfbout_clk_VGA_1                                                                                                                                                         7.845        0.000                       0                     3  
clock/clk_45/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_45m_clk_VGA_2            -45.808    -1189.801                     30                  964        0.951        0.000                      0                  964       10.204        0.000                       0                   206  
  clkfbout_clk_VGA_2                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_36m_clk_VGA_1  clk_25m_clk_VGA        -67.440    -6528.247                    964                  964        0.386        0.000                      0                  964  
clk_45m_clk_VGA_2  clk_25m_clk_VGA        -67.857    -6929.813                    964                  964        0.535        0.000                      0                  964  
clk_25m_clk_VGA    clk_36m_clk_VGA_1      -66.929    -6035.165                    964                  964        0.190        0.000                      0                  964  
clk_45m_clk_VGA_2  clk_36m_clk_VGA_1      -67.058    -6159.952                    964                  964        0.433        0.000                      0                  964  
clk_25m_clk_VGA    clk_45m_clk_VGA_2      -66.581    -5699.629                    964                  964        0.017        0.000                      0                  964  
clk_36m_clk_VGA_1  clk_45m_clk_VGA_2      -66.293    -5422.698                    964                  964        0.111        0.000                      0                  964  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_25/inst/clk_in1
  To Clock:  clock/clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_25m_clk_VGA

Setup :           30  Failing Endpoints,  Worst Slack      -27.226ns,  Total Violation     -632.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -27.226ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.558 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.558    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.881 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295    71.176    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306    71.482 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000    71.482    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520    43.977    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.345    44.322    
                         clock uncertainty           -0.097    44.225    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031    44.256    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                         44.256    
                         arrival time                         -71.482    
  -------------------------------------------------------------------
                         slack                                -27.226    

Slack (VIOLATED) :        -27.110ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.764 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295    71.059    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306    71.365 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000    71.365    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    43.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.345    44.321    
                         clock uncertainty           -0.097    44.224    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031    44.255    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         44.255    
                         arrival time                         -71.365    
  -------------------------------------------------------------------
                         slack                                -27.110    

Slack (VIOLATED) :        -27.108ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.558 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.558    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.777 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293    71.070    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295    71.365 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000    71.365    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521    43.978    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.345    44.323    
                         clock uncertainty           -0.097    44.226    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031    44.257    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                         -71.365    
  -------------------------------------------------------------------
                         slack                                -27.108    

Slack (VIOLATED) :        -27.106ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 43.977 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.756 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300    71.056    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307    71.363 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000    71.363    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520    43.977    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.345    44.322    
                         clock uncertainty           -0.097    44.225    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032    44.257    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         44.257    
                         arrival time                         -71.363    
  -------------------------------------------------------------------
                         slack                                -27.106    

Slack (VIOLATED) :        -27.022ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    70.680 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296    70.976    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301    71.277 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000    71.277    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    43.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.345    44.321    
                         clock uncertainty           -0.097    44.224    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031    44.255    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         44.255    
                         arrival time                         -71.277    
  -------------------------------------------------------------------
                         slack                                -27.022    

Slack (VIOLATED) :        -26.996ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.660 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296    70.956    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295    71.251 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000    71.251    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    43.976    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.345    44.321    
                         clock uncertainty           -0.097    44.224    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    44.255    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         44.255    
                         arrival time                         -71.251    
  -------------------------------------------------------------------
                         slack                                -26.996    

Slack (VIOLATED) :        -26.993ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.647 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295    70.942    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306    71.248 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000    71.248    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    43.976    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.345    44.321    
                         clock uncertainty           -0.097    44.224    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    44.255    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         44.255    
                         arrival time                         -71.248    
  -------------------------------------------------------------------
                         slack                                -26.993    

Slack (VIOLATED) :        -26.990ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.639 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300    70.939    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307    71.246 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000    71.246    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    43.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.345    44.321    
                         clock uncertainty           -0.097    44.224    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032    44.256    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         44.256    
                         arrival time                         -71.246    
  -------------------------------------------------------------------
                         slack                                -26.990    

Slack (VIOLATED) :        -26.914ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 43.973 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    70.563 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302    70.865    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301    71.166 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000    71.166    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516    43.973    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.345    44.318    
                         clock uncertainty           -0.097    44.221    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031    44.252    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         44.252    
                         arrival time                         -71.166    
  -------------------------------------------------------------------
                         slack                                -26.914    

Slack (VIOLATED) :        -26.884ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 43.976 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.815 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.096    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     4.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     6.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     8.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     8.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     8.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    10.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    12.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    12.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.202    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.326 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.326    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.839 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    16.839    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.956 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    17.892    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.016 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.016    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.566 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.566    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    19.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    19.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    21.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    24.821    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    24.945 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    24.945    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.495 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    26.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    28.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    29.900    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.024 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.024    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.556 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.556    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.670 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.393    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.517 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.517    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.050 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.050    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.167 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    36.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    36.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.218 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.218    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    40.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    41.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    43.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    43.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    48.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    50.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    50.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    50.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    54.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    54.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    55.820    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.193 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.193    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.726 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    56.726    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.843 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    56.843    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.097 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    57.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    58.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    59.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    60.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    61.860    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.233 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.233    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    62.746 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    62.746    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    63.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.543 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299    70.842    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295    71.137 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000    71.137    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    41.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    38.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    39.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628    41.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    43.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.345    44.321    
                         clock uncertainty           -0.097    44.224    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029    44.253    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         44.253    
                         arrival time                         -71.137    
  -------------------------------------------------------------------
                         slack                                -26.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.527    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.741    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.167    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.560     1.607    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.790    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.518    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.472    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.118    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.560     1.558    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     1.519    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.530    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.396    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.441 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.160    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.331     1.829    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.925    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.565    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.610 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.610    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.125    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.560     1.565    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     1.656    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.528    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.062    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.256    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.331     1.925    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.108    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.528    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     2.959    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.153    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.331     1.822    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.005    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.581     1.543    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.527    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.581     1.543    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.527    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.581     1.543    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.527    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.581     1.543    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.527    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.959    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_VGA
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y84     rgb/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y85      rgb/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y86     rgb/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y86     rgb/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y86     rgb/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     rgb/addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y82     rgb/addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y84     rgb/addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y65     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y84     rgb/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y85      rgb/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y86     rgb/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y85     rgb/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y86     rgb/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y86     rgb/addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     rgb/addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     rgb/addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     rgb/addr_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA
  To Clock:  clkfbout_clk_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock/clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_36/inst/clk_in1
  To Clock:  clock/clk_36/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_36/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_36/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_36m_clk_VGA_1

Setup :           30  Failing Endpoints,  Worst Slack      -40.178ns,  Total Violation    -1020.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -40.178ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 31.248 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.724 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.724    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.841 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.841    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.164 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295    71.459    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306    71.765 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000    71.765    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520    31.248    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.399    31.647    
                         clock uncertainty           -0.091    31.556    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031    31.587    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                         31.587    
                         arrival time                         -71.765    
  -------------------------------------------------------------------
                         slack                                -40.178    

Slack (VIOLATED) :        -40.062ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 31.247 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.724 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.724    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.047 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295    71.342    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306    71.648 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000    71.648    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    31.247    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.399    31.646    
                         clock uncertainty           -0.091    31.555    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031    31.586    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         31.586    
                         arrival time                         -71.648    
  -------------------------------------------------------------------
                         slack                                -40.062    

Slack (VIOLATED) :        -40.059ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 31.249 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.724 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.724    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.841 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.841    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.060 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293    71.353    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295    71.648 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000    71.648    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521    31.249    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.399    31.648    
                         clock uncertainty           -0.091    31.557    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031    31.588    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                         31.588    
                         arrival time                         -71.648    
  -------------------------------------------------------------------
                         slack                                -40.059    

Slack (VIOLATED) :        -40.057ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 31.248 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.724 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.724    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    71.039 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300    71.339    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307    71.646 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000    71.646    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520    31.248    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.399    31.647    
                         clock uncertainty           -0.091    31.556    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032    31.588    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         31.588    
                         arrival time                         -71.646    
  -------------------------------------------------------------------
                         slack                                -40.057    

Slack (VIOLATED) :        -39.973ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 31.247 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.724 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.724    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    70.963 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296    71.259    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301    71.560 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000    71.560    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    31.247    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.399    31.646    
                         clock uncertainty           -0.091    31.555    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031    31.586    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         31.586    
                         arrival time                         -71.560    
  -------------------------------------------------------------------
                         slack                                -39.973    

Slack (VIOLATED) :        -39.947ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 31.247 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.724 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    70.724    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.943 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296    71.239    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295    71.534 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000    71.534    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    31.247    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.399    31.646    
                         clock uncertainty           -0.091    31.555    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    31.586    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         31.586    
                         arrival time                         -71.534    
  -------------------------------------------------------------------
                         slack                                -39.947    

Slack (VIOLATED) :        -39.945ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 31.247 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.930 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295    71.225    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306    71.531 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000    71.531    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    31.247    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.399    31.646    
                         clock uncertainty           -0.091    31.555    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    31.586    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         31.586    
                         arrival time                         -71.531    
  -------------------------------------------------------------------
                         slack                                -39.945    

Slack (VIOLATED) :        -39.941ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 31.247 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    70.922 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300    71.222    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307    71.529 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000    71.529    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    31.247    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.399    31.646    
                         clock uncertainty           -0.091    31.555    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032    31.587    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         31.587    
                         arrival time                         -71.529    
  -------------------------------------------------------------------
                         slack                                -39.941    

Slack (VIOLATED) :        -39.866ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 31.244 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    70.846 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302    71.148    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301    71.449 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000    71.449    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516    31.244    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.399    31.643    
                         clock uncertainty           -0.091    31.552    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031    31.583    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         31.583    
                         arrival time                         -71.449    
  -------------------------------------------------------------------
                         slack                                -39.866    

Slack (VIOLATED) :        -39.835ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 31.247 - 27.042 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.806 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064     2.064    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.188 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.908    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.004 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     4.637    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.093 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.188    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.312    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.844 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.844    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.958    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.046    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.170    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000     9.720    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.834 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000     9.834    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.948 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000     9.948    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.282 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.140    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.443 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.443    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.844 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    11.844    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.066 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    12.817    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.116 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.116    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.629 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    13.629    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.746 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    14.727    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.851 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    14.851    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.383 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.383    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.497 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.485    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    16.609 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    16.609    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.122 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.122    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.239 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.175    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.299 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.299    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.849 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    18.849    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.963 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    19.951    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.075 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.075    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.588 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    20.588    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.705 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    21.612    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    21.736 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    21.736    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.269 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.269    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.337    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.461 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.461    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.974 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    23.974    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.091 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.104    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.228 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.228    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.778 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    26.667    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.262 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.262    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.379 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.476    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    28.600 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    28.600    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.132 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.132    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.246 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.183    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.307 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.307    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    30.839    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    31.872    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.467 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.467    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.584 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    33.676    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    33.800 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    33.800    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.333 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.333    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.450 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.389    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.513 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.513    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.911 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    35.920    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    36.882    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.006 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.006    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.539 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.539    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.656 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    38.616    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    38.740 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    38.740    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.290 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.290    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.404 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.377    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.501 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.501    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.014 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.014    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.131 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.176    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.300 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.300    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.832 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    42.832    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.946 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    43.941    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.065 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.065    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.578 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.578    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.695 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    45.688    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    45.812 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    45.812    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.361 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.361    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.475 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.432    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.556 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.556    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.106 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.106    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.220 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.205    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.329 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.329    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.861 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    49.861    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.975 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.080    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.204 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.204    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.737 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    52.662    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    52.786 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    52.786    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.318 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.318    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.393    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.517 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.517    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.067 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.067    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.181 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.181    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.452 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.103    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.476 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.476    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.009 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.009    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.126 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.126    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.380 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.034    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.401 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.401    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.934 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    58.934    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.051 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.051    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.305 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.010    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.377 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.377    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.927 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    60.927    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.041    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.312 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.143    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.516 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.516    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.029 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.029    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.146 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    63.916    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.040 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.332    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.456 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    64.858    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    68.699 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    69.853    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    69.977 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    69.977    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.490 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.490    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.607 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.607    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.826 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299    71.125    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295    71.420 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000    71.420    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    28.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    25.321 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856    28.899    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    28.999 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.637    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.728 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    31.247    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.399    31.646    
                         clock uncertainty           -0.091    31.555    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029    31.584    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         31.584    
                         arrival time                         -71.420    
  -------------------------------------------------------------------
                         slack                                -39.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.615    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.828    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.276    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.581     1.695    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.606    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.560    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.227    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.581     1.646    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     1.607    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.618    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.484    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.529 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     2.966    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.269    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.352     1.917    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.013    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.653    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.698 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.698    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.234    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.581     1.653    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     1.744    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.616    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.150    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.365    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.352     2.013    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.196    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.616    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     3.047    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.262    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.352     1.910    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.093    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.602     1.631    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.615    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.602     1.631    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.615    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.602     1.631    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.615    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.602     1.631    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.615    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.959    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36m_clk_VGA_1
Waveform(ns):       { 0.000 13.521 }
Period(ns):         27.042
Sources:            { clock/clk_36/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X0Y11     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X0Y8      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X0Y9      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X1Y11     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X1Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X0Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X0Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X0Y10     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       27.042      186.318    MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y84     rgb/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X9Y85      rgb/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y86     rgb/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y85     rgb/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y86     rgb/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y86     rgb/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y87     rgb/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y88     rgb/addr_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y87     rgb/addr_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y82     rgb/addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y84     rgb/addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X9Y85      rgb/addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y86     rgb/addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y85     rgb/addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y86     rgb/addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y86     rgb/addr_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y87     rgb/addr_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y87     rgb/addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y83     rgb/addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X11Y83     rgb/addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_1
  To Clock:  clkfbout_clk_VGA_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock/clk_36/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_45/inst/clk_in1
  To Clock:  clock/clk_45/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_45/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_45/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_45m_clk_VGA_2

Setup :           30  Failing Endpoints,  Worst Slack      -45.808ns,  Total Violation    -1189.801ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -45.808ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 25.959 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.144 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.144    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.261 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.261    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.584 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295    71.880    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306    72.186 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000    72.186    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520    25.959    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.475    26.434    
                         clock uncertainty           -0.087    26.347    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031    26.378    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -72.186    
  -------------------------------------------------------------------
                         slack                                -45.808    

Slack (VIOLATED) :        -45.692ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 25.958 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.144 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.144    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.467 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295    71.763    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306    72.069 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000    72.069    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    25.958    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.475    26.433    
                         clock uncertainty           -0.087    26.346    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031    26.377    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         26.377    
                         arrival time                         -72.069    
  -------------------------------------------------------------------
                         slack                                -45.692    

Slack (VIOLATED) :        -45.689ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 25.960 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.144 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.144    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.261 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.261    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.480 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293    71.773    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295    72.068 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000    72.068    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521    25.960    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.475    26.435    
                         clock uncertainty           -0.087    26.348    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031    26.379    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                         26.379    
                         arrival time                         -72.068    
  -------------------------------------------------------------------
                         slack                                -45.689    

Slack (VIOLATED) :        -45.688ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 25.959 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.144 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.144    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    71.459 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300    71.759    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307    72.066 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000    72.066    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520    25.959    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.475    26.434    
                         clock uncertainty           -0.087    26.347    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032    26.379    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         26.379    
                         arrival time                         -72.066    
  -------------------------------------------------------------------
                         slack                                -45.688    

Slack (VIOLATED) :        -45.603ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 25.958 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.144 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.144    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    71.383 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296    71.679    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301    71.980 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000    71.980    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    25.958    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.475    26.433    
                         clock uncertainty           -0.087    26.346    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031    26.377    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                         26.377    
                         arrival time                         -71.980    
  -------------------------------------------------------------------
                         slack                                -45.603    

Slack (VIOLATED) :        -45.577ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 25.958 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.144 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    71.144    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.363 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296    71.659    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295    71.954 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000    71.954    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    25.958    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.475    26.433    
                         clock uncertainty           -0.087    26.346    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    26.377    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         26.377    
                         arrival time                         -71.954    
  -------------------------------------------------------------------
                         slack                                -45.577    

Slack (VIOLATED) :        -45.575ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 25.958 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.350 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295    71.646    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306    71.952 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000    71.952    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    25.958    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.475    26.433    
                         clock uncertainty           -0.087    26.346    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    26.377    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         26.377    
                         arrival time                         -71.952    
  -------------------------------------------------------------------
                         slack                                -45.575    

Slack (VIOLATED) :        -45.572ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 25.958 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    71.342 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300    71.642    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307    71.949 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000    71.949    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    25.958    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.475    26.433    
                         clock uncertainty           -0.087    26.346    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032    26.378    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -71.949    
  -------------------------------------------------------------------
                         slack                                -45.572    

Slack (VIOLATED) :        -45.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 25.955 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    71.266 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302    71.569    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301    71.870 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000    71.870    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516    25.955    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.475    26.430    
                         clock uncertainty           -0.087    26.343    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031    26.374    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         26.374    
                         arrival time                         -71.869    
  -------------------------------------------------------------------
                         slack                                -45.496    

Slack (VIOLATED) :        -45.465ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 25.958 - 21.408 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.114 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632     5.057    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095     7.608    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.732 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000     7.732    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.264 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.264    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.378 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.378    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.492 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974     9.466    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000     9.590    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.140 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000    10.140    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.254 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000    10.254    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.368 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000    10.368    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.702 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859    11.561    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303    11.864 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000    11.864    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.265 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000    12.265    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.487 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750    13.237    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299    13.536 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000    13.536    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.049 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000    14.049    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981    15.148    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    15.272 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000    15.272    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.804 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000    15.804    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.918 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988    16.906    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124    17.030 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000    17.030    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.543 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000    17.543    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.660 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936    18.596    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124    18.720 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000    18.720    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.270 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000    19.270    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.384 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988    20.372    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124    20.496 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000    20.496    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.009 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000    21.009    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906    22.032    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124    22.156 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000    22.156    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.689 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000    22.689    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.806 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951    23.757    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124    23.881 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000    23.881    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.394 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000    24.394    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.511 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013    25.525    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124    25.649 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000    25.649    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.199 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889    27.087    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.682 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000    27.682    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.799 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097    28.897    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124    29.021 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000    29.021    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.553 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000    29.553    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.667 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937    30.604    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124    30.728 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000    30.728    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.260 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.260    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.374 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919    32.292    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.887 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000    32.887    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.004 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092    34.097    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124    34.221 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000    34.221    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000    34.754    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939    35.810    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124    35.934 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000    35.934    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.332 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009    36.341    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.455 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847    37.302    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124    37.426 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000    37.426    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.959 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000    37.959    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.076 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961    39.037    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124    39.161 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000    39.161    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.711 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000    39.711    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.825 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973    40.797    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124    40.921 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000    40.921    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.434 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000    41.434    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.551 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045    42.597    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124    42.721 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000    42.721    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.253 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000    43.253    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.367 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994    44.361    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124    44.485 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000    44.485    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.998 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000    44.998    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.115 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993    46.108    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124    46.232 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000    46.232    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.782 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000    46.782    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.896 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956    47.852    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124    47.976 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000    47.976    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.526 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000    48.526    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986    49.626    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124    49.750 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000    49.750    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.282 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000    50.282    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.396 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104    51.500    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124    51.624 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000    51.624    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.157 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926    53.083    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124    53.207 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000    53.207    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.739 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000    53.739    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.853 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960    54.813    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124    54.937 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000    54.937    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.487 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000    55.487    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.601 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000    55.601    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.872 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651    56.523    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373    56.896 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000    56.896    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.429 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000    57.429    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.546 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000    57.546    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    57.800 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654    58.455    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367    58.822 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000    58.822    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.355 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000    59.355    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.472 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000    59.472    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.726 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705    60.430    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367    60.797 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000    60.797    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.347 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000    61.347    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.461 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000    61.461    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.732 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831    62.564    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373    62.937 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000    62.937    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    63.450 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000    63.450    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.567 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770    64.337    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    64.461 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291    64.752    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124    64.876 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402    65.278    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841    69.119 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154    70.273    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124    70.397 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000    70.397    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.910 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.910    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.027 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.027    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.246 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299    71.545    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295    71.840 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000    71.840    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    23.088    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    19.394 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201    23.609    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.709 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.347    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.438 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519    25.958    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.475    26.433    
                         clock uncertainty           -0.087    26.346    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029    26.375    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -71.840    
  -------------------------------------------------------------------
                         slack                                -45.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.761    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.974    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.452    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.612     1.840    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.023    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.752    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.893 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.705    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.404    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.612     1.792    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     1.753    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.764    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.629    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.674 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     3.111    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.445    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.383     2.062    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.158    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.798    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.843 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.843    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.411    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.612     1.799    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     1.890    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.762    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.295    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.541    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.158    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.341    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.762    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     3.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.438    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.383     2.055    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.238    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.633     1.777    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.761    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.633     1.777    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.761    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.633     1.777    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.761    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.633     1.777    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     1.761    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.959    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_45m_clk_VGA_2
Waveform(ns):       { 0.000 10.704 }
Period(ns):         21.408
Sources:            { clock/clk_45/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X0Y11     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X0Y8      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X0Y9      rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X1Y11     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X1Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X0Y12     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X0Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X0Y10     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       21.408      191.952    MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y88     rgb/addr_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.704      10.204     SLICE_X42Y54     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y84     rgb/addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X9Y85      rgb/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y86     rgb/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y85     rgb/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y86     rgb/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y86     rgb/addr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y87     rgb/addr_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y87     rgb/addr_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.704      10.204     SLICE_X40Y65     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X11Y88     rgb/addr_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X44Y101    rgb/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X44Y101    rgb/g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X49Y90     rgb/g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X40Y83     syn/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X41Y82     syn/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X30Y81     syn/hc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X33Y81     syn/hc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X35Y82     syn/hc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_2
  To Clock:  clkfbout_clk_VGA_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clock/clk_45/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_25m_clk_VGA

Setup :          964  Failing Endpoints,  Worst Slack      -67.440ns,  Total Violation    -6528.247ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -67.440ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 923.977 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.161 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.161    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.278 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.278    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   990.601 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295   990.897    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306   991.203 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000   991.203    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   923.977    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.080   924.057    
                         clock uncertainty           -0.326   923.731    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031   923.762    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                        923.762    
                         arrival time                        -991.202    
  -------------------------------------------------------------------
                         slack                                -67.440    

Slack (VIOLATED) :        -67.324ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 923.976 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.161 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.161    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   990.484 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295   990.780    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306   991.086 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   991.086    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   923.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   924.056    
                         clock uncertainty           -0.326   923.730    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   923.761    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        923.761    
                         arrival time                        -991.085    
  -------------------------------------------------------------------
                         slack                                -67.324    

Slack (VIOLATED) :        -67.322ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 923.978 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.161 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.161    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.278 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.278    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   990.497 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293   990.790    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295   991.085 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000   991.085    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521   923.978    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.080   924.058    
                         clock uncertainty           -0.326   923.732    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031   923.763    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                        923.763    
                         arrival time                        -991.084    
  -------------------------------------------------------------------
                         slack                                -67.322    

Slack (VIOLATED) :        -67.320ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 923.977 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.161 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.161    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   990.476 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300   990.776    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307   991.083 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   991.083    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   923.977    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   924.057    
                         clock uncertainty           -0.326   923.731    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032   923.763    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        923.763    
                         arrival time                        -991.083    
  -------------------------------------------------------------------
                         slack                                -67.320    

Slack (VIOLATED) :        -67.236ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 923.976 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.161 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.161    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   990.400 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296   990.696    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301   990.997 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000   990.997    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   923.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.080   924.056    
                         clock uncertainty           -0.326   923.730    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   923.761    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        923.761    
                         arrival time                        -990.996    
  -------------------------------------------------------------------
                         slack                                -67.236    

Slack (VIOLATED) :        -67.210ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 923.976 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.161 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.161    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   990.380 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296   990.676    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295   990.971 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   990.971    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   923.976    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   924.056    
                         clock uncertainty           -0.326   923.730    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   923.761    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        923.761    
                         arrival time                        -990.970    
  -------------------------------------------------------------------
                         slack                                -67.210    

Slack (VIOLATED) :        -67.207ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 923.976 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   990.367 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295   990.663    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306   990.969 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000   990.969    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   923.976    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.080   924.056    
                         clock uncertainty           -0.326   923.730    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   923.761    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                        923.761    
                         arrival time                        -990.968    
  -------------------------------------------------------------------
                         slack                                -67.207    

Slack (VIOLATED) :        -67.204ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 923.976 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   990.359 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300   990.659    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307   990.966 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000   990.966    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   923.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.080   924.056    
                         clock uncertainty           -0.326   923.730    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032   923.762    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                        923.762    
                         arrival time                        -990.965    
  -------------------------------------------------------------------
                         slack                                -67.204    

Slack (VIOLATED) :        -67.128ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 923.973 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   990.283 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302   990.586    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301   990.887 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   990.887    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516   923.973    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   924.053    
                         clock uncertainty           -0.326   923.727    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031   923.758    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        923.758    
                         arrival time                        -990.886    
  -------------------------------------------------------------------
                         slack                                -67.128    

Slack (VIOLATED) :        -67.098ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 923.976 - 920.000 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 924.073 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   921.071    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   917.630 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   921.501    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   921.625 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.345    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.441 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.073    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.529 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.624    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   926.748 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   926.748    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.280 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.280    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.394 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.394    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.508 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.482    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.606 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.606    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.156 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.156    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.270 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.270    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.384 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.384    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.718 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.577    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   930.880 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   930.880    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.281 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.281    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.503 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.253    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.552 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.552    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.065 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.065    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.182 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.164    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.288 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.288    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   934.820 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   934.820    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   934.934 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   935.922    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.046 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.046    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.559 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.559    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.676 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.612    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   937.736 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   937.736    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.286 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.286    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.400 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.388    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.512 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.512    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.025 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.025    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.142 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.049    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.173 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.173    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.706 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.706    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   941.823 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   942.773    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   942.898 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   942.898    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.411 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.411    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.528 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.541    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.665 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.665    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.215 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.104    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.699 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.699    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   946.816 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   947.913    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.037 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.037    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.569 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.569    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.683 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.620    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   949.744 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   949.744    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.276 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.276    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.390 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.309    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   951.904 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   951.904    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.021 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.113    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.237 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.237    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   953.770 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   953.770    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   953.887 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   954.826    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   954.950 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   954.950    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.348 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.357    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.471 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.319    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.443 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.443    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   956.976 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   956.976    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.093 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.053    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.177 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.177    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   958.727 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   958.727    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   958.841 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   959.814    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   959.938 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   959.938    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.451 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.451    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.568 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.613    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   961.737 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   961.737    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.269 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.269    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.383 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.378    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.502 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.502    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.015 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.015    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.132 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.125    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.249 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.249    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   965.799 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   965.799    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   965.913 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   966.869    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   966.993 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   966.993    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.543 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.543    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.657 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.643    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   968.767 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   968.767    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.299 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.299    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.413 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.517    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.641 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.641    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.174 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.099    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.223 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.223    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   972.755 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   972.755    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   972.869 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   973.830    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   973.954 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   973.954    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.504 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.504    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.618 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.618    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   974.889 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.540    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   975.913 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   975.913    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.446 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.446    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.563 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.563    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   976.817 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.471    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   977.839 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   977.839    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.372 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.372    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.489 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.489    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   978.743 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.447    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   979.814 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   979.814    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.364 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.364    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.478 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.478    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   980.749 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.580    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   981.953 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   981.953    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.466 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.466    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.583 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.354    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.478 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   983.769    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   983.893 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.295    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.136 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.290    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.414 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.414    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   989.927 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   989.927    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.044 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.044    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   990.263 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299   990.562    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295   990.857 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000   990.857    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   921.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   918.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   919.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   921.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   923.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.080   924.056    
                         clock uncertainty           -0.326   923.730    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029   923.759    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                        923.759    
                         arrival time                        -990.856    
  -------------------------------------------------------------------
                         slack                                -67.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.615    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.828    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.167    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     1.933    
                         clock uncertainty            0.326     2.259    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.442    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.606    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.560    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.118    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.234     1.884    
                         clock uncertainty            0.326     2.211    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     2.172    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.618    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.484    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.529 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     2.966    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.160    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.155    
                         clock uncertainty            0.326     2.481    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.577    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.653    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.698 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.698    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.125    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.234     1.891    
                         clock uncertainty            0.326     2.218    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     2.309    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.616    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.150    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.256    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.251    
                         clock uncertainty            0.326     2.577    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.760    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.616    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     3.047    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.153    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.148    
                         clock uncertainty            0.326     2.474    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.657    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.326     2.196    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.180    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.326     2.196    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.180    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.326     2.196    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.180    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.326     2.196    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.180    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_25m_clk_VGA

Setup :          964  Failing Endpoints,  Worst Slack      -67.857ns,  Total Violation    -6929.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -67.857ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 603.977 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.582 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.582    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.699 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.699    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   671.022 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295   671.317    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306   671.623 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000   671.623    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   603.977    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.080   604.057    
                         clock uncertainty           -0.323   603.734    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031   603.765    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                        603.765    
                         arrival time                        -671.622    
  -------------------------------------------------------------------
                         slack                                -67.857    

Slack (VIOLATED) :        -67.741ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 603.976 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.582 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.582    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   670.905 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295   671.200    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306   671.506 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   671.506    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   603.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   604.056    
                         clock uncertainty           -0.323   603.733    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   603.764    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        603.764    
                         arrival time                        -671.505    
  -------------------------------------------------------------------
                         slack                                -67.741    

Slack (VIOLATED) :        -67.738ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 603.978 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.582 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.582    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.699 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.699    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   670.918 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293   671.210    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295   671.505 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000   671.505    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521   603.978    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.080   604.058    
                         clock uncertainty           -0.323   603.735    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031   603.766    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                        603.766    
                         arrival time                        -671.505    
  -------------------------------------------------------------------
                         slack                                -67.738    

Slack (VIOLATED) :        -67.736ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 603.977 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.582 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.582    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   670.897 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300   671.197    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307   671.504 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   671.504    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   603.977    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   604.057    
                         clock uncertainty           -0.323   603.734    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032   603.766    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        603.766    
                         arrival time                        -671.503    
  -------------------------------------------------------------------
                         slack                                -67.736    

Slack (VIOLATED) :        -67.652ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 603.976 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.582 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.582    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   670.821 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296   671.116    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301   671.417 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000   671.417    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   603.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.080   604.056    
                         clock uncertainty           -0.323   603.733    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   603.764    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        603.764    
                         arrival time                        -671.417    
  -------------------------------------------------------------------
                         slack                                -67.652    

Slack (VIOLATED) :        -67.626ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 603.976 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.582 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   670.582    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   670.801 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296   671.096    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295   671.391 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   671.391    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   603.976    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   604.056    
                         clock uncertainty           -0.323   603.733    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   603.764    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        603.764    
                         arrival time                        -671.391    
  -------------------------------------------------------------------
                         slack                                -67.626    

Slack (VIOLATED) :        -67.624ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 603.976 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   670.788 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295   671.083    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306   671.389 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000   671.389    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   603.976    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.080   604.056    
                         clock uncertainty           -0.323   603.733    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   603.764    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                        603.764    
                         arrival time                        -671.388    
  -------------------------------------------------------------------
                         slack                                -67.624    

Slack (VIOLATED) :        -67.620ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 603.976 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   670.780 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300   671.080    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307   671.387 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000   671.387    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   603.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.080   604.056    
                         clock uncertainty           -0.323   603.733    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032   603.765    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                        603.765    
                         arrival time                        -671.386    
  -------------------------------------------------------------------
                         slack                                -67.620    

Slack (VIOLATED) :        -67.545ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 603.973 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   670.704 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302   671.006    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301   671.307 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   671.307    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516   603.973    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   604.053    
                         clock uncertainty           -0.323   603.730    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031   603.761    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        603.761    
                         arrival time                        -671.306    
  -------------------------------------------------------------------
                         slack                                -67.545    

Slack (VIOLATED) :        -67.514ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 603.976 - 600.000 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 604.494 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   601.244    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   597.322 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   601.921    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   602.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.861 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   604.494    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   604.950 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   607.045    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   607.169 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   607.169    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   607.701 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   607.701    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.815 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   607.815    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   607.929 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   608.903    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   609.027 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   609.027    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   609.577 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   609.577    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.691 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   609.691    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   609.805 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   609.805    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   610.139 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   610.997    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   611.300 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   611.300    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   611.701 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   611.701    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   611.923 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   612.674    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   612.973 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   612.973    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   613.486 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   613.486    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   613.603 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   614.584    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   614.708 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   614.708    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   615.240 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   615.240    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   615.354 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   616.342    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   616.466 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   616.466    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   616.979 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   616.979    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   617.096 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   618.032    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   618.156 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   618.156    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   618.706 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   618.706    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   618.820 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   619.808    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   619.932 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   619.932    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   620.445 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   620.445    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   620.562 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   621.469    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   621.593 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   621.593    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   622.126 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   622.126    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   622.243 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   623.194    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   623.318 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   623.318    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   623.831 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   623.831    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   623.948 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   624.961    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   625.085 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   625.085    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   625.635 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   626.524    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   627.119 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   627.119    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   627.236 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   628.333    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   628.457 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   628.457    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   628.989 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   628.989    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   629.103 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   630.040    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   630.164 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   630.164    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   630.696 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   630.696    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   630.810 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   631.729    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   632.324 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   632.324    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   632.441 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   633.533    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   633.657 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   633.657    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   634.190 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   634.190    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   634.307 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   635.246    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   635.370 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   635.370    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   635.768 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   635.778    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   635.892 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   636.739    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   636.863 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   636.863    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   637.396 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   637.396    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   637.513 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   638.474    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   638.598 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   638.598    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   639.148 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   639.148    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   639.262 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   640.234    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   640.358 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   640.358    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   640.871 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   640.871    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   640.988 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   642.034    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   642.158 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   642.158    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   642.690 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   642.690    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   642.804 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   643.798    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   643.922 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   643.922    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   644.435 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   644.435    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   644.552 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   645.545    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   645.669 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   645.669    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   646.219 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   646.219    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   646.333 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   647.289    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   647.413 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   647.413    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   647.963 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   647.963    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   648.077 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   649.063    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   649.187 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   649.187    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   649.719 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   649.719    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   649.833 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   650.937    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   651.061 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   651.061    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   651.594 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   652.520    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   652.644 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   652.644    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   653.176 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   653.176    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   653.290 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   654.250    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   654.374 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   654.374    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   654.924 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   654.924    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   655.038 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   655.038    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   655.309 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   655.961    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   656.333 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   656.333    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   656.867 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   656.867    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   656.984 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   656.984    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   657.238 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   657.892    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   658.259 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   658.259    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   658.792 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   658.792    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   658.909 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   658.909    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   659.163 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   659.867    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   660.234 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   660.234    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   660.784 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   660.784    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   660.898 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   660.898    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   661.169 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   662.001    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   662.374 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   662.374    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   662.887 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   662.887    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   663.004 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   663.774    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   663.898 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   664.189    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   664.313 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   664.715    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   668.556 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   669.711    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   669.835 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   669.835    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   670.348 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.348    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   670.465 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   670.465    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   670.684 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299   670.982    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295   671.277 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000   671.277    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   601.519    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249   598.270 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   599.909    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   600.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.628   601.628    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.728 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.457 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   603.976    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.080   604.056    
                         clock uncertainty           -0.323   603.733    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029   603.762    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                        603.762    
                         arrival time                        -671.277    
  -------------------------------------------------------------------
                         slack                                -67.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.761    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.974    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.167    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     1.933    
                         clock uncertainty            0.323     2.256    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.439    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.752    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.893 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.705    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.118    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.234     1.884    
                         clock uncertainty            0.323     2.207    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     2.168    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.764    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.629    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.674 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     3.111    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.160    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.155    
                         clock uncertainty            0.323     2.478    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.574    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.798    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.843 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.843    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.125    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.234     1.891    
                         clock uncertainty            0.323     2.214    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     2.305    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.762    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.295    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.256    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.251    
                         clock uncertainty            0.323     2.574    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.757    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.762    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     3.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.153    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.148    
                         clock uncertainty            0.323     2.471    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.654    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.323     2.192    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.176    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.323     2.192    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.176    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.323     2.192    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.176    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.573 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.029    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.124    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.255     1.869    
                         clock uncertainty            0.323     2.192    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.176    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_36m_clk_VGA_1

Setup :          964  Failing Endpoints,  Worst Slack      -66.929ns,  Total Violation    -6035.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -66.929ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 1004.769 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.558 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.558    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1070.881 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295  1071.176    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306  1071.482 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000  1071.482    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520  1004.769    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.080  1004.849    
                         clock uncertainty           -0.326  1004.523    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031  1004.554    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                       1004.554    
                         arrival time                       -1071.482    
  -------------------------------------------------------------------
                         slack                                -66.929    

Slack (VIOLATED) :        -66.813ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 1004.768 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1070.764 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295  1071.059    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306  1071.365 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000  1071.365    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519  1004.768    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080  1004.848    
                         clock uncertainty           -0.326  1004.522    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031  1004.553    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                       1004.553    
                         arrival time                       -1071.365    
  -------------------------------------------------------------------
                         slack                                -66.813    

Slack (VIOLATED) :        -66.810ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 1004.770 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.558 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.558    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  1070.777 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293  1071.070    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295  1071.365 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000  1071.365    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521  1004.770    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.080  1004.850    
                         clock uncertainty           -0.326  1004.524    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031  1004.555    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                       1004.555    
                         arrival time                       -1071.365    
  -------------------------------------------------------------------
                         slack                                -66.810    

Slack (VIOLATED) :        -66.808ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 1004.769 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1070.756 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300  1071.056    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307  1071.363 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000  1071.363    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520  1004.769    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080  1004.849    
                         clock uncertainty           -0.326  1004.523    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032  1004.555    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                       1004.555    
                         arrival time                       -1071.363    
  -------------------------------------------------------------------
                         slack                                -66.808    

Slack (VIOLATED) :        -66.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 1004.768 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1070.680 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296  1070.976    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301  1071.277 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000  1071.277    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519  1004.768    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.080  1004.848    
                         clock uncertainty           -0.326  1004.522    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031  1004.553    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                       1004.553    
                         arrival time                       -1071.277    
  -------------------------------------------------------------------
                         slack                                -66.724    

Slack (VIOLATED) :        -66.698ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 1004.768 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.441 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000  1070.441    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  1070.660 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296  1070.956    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295  1071.251 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000  1071.251    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519  1004.768    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080  1004.848    
                         clock uncertainty           -0.326  1004.522    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031  1004.553    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                       1004.553    
                         arrival time                       -1071.251    
  -------------------------------------------------------------------
                         slack                                -66.698    

Slack (VIOLATED) :        -66.696ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 1004.768 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1070.647 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295  1070.943    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306  1071.249 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000  1071.249    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519  1004.768    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.080  1004.848    
                         clock uncertainty           -0.326  1004.522    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031  1004.553    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                       1004.553    
                         arrival time                       -1071.248    
  -------------------------------------------------------------------
                         slack                                -66.696    

Slack (VIOLATED) :        -66.692ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 1004.768 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1070.639 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300  1070.939    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307  1071.246 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000  1071.246    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519  1004.768    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.080  1004.848    
                         clock uncertainty           -0.326  1004.522    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032  1004.554    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                       1004.554    
                         arrival time                       -1071.246    
  -------------------------------------------------------------------
                         slack                                -66.692    

Slack (VIOLATED) :        -66.617ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 1004.765 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1070.563 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302  1070.865    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301  1071.167 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000  1071.167    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516  1004.765    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080  1004.845    
                         clock uncertainty           -0.326  1004.519    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031  1004.550    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                       1004.550    
                         arrival time                       -1071.166    
  -------------------------------------------------------------------
                         slack                                -66.617    

Slack (VIOLATED) :        -66.586ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 1004.768 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641  1001.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   998.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   999.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1000.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782  1001.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1001.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1002.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632  1004.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456  1004.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095  1006.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124  1007.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000  1007.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1007.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000  1007.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000  1007.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1007.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974  1008.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124  1008.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000  1008.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1009.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000  1009.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000  1009.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1009.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000  1009.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1009.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859  1010.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303  1011.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000  1011.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1011.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000  1011.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1011.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750  1012.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299  1012.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000  1012.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1013.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000  1013.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1013.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981  1014.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124  1014.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000  1014.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1015.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000  1015.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1015.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988  1016.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124  1016.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000  1016.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1016.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000  1016.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1016.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936  1017.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124  1018.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000  1018.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1018.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000  1018.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1018.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988  1019.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124  1019.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000  1019.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1020.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000  1020.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1020.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906  1021.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124  1021.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000  1021.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1021.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000  1021.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1022.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951  1023.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124  1023.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000  1023.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1023.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000  1023.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1023.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013  1024.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124  1024.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000  1024.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1025.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889  1026.385    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1026.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000  1026.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1027.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097  1028.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124  1028.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000  1028.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1028.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000  1028.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1028.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937  1029.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124  1030.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000  1030.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1030.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000  1030.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1030.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919  1031.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595  1032.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000  1032.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1032.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092  1033.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124  1033.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000  1033.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1034.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000  1034.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1034.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939  1035.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124  1035.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000  1035.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  1035.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009  1035.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1035.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847  1036.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124  1036.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000  1036.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1037.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000  1037.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1037.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961  1038.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124  1038.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000  1038.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1039.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000  1039.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1039.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973  1040.094    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124  1040.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000  1040.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1040.731 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000  1040.731    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1040.848 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045  1041.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124  1042.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000  1042.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1042.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000  1042.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1042.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994  1043.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124  1043.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000  1043.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1044.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000  1044.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1044.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993  1045.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124  1045.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000  1045.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1046.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000  1046.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1046.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956  1047.149    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124  1047.273 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000  1047.273    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1047.823 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000  1047.823    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1047.937 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986  1048.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124  1049.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000  1049.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1049.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000  1049.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1049.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104  1050.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124  1050.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000  1050.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1051.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926  1052.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124  1052.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000  1052.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1053.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000  1053.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1053.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960  1054.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124  1054.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000  1054.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1054.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000  1054.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1054.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000  1054.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1055.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651  1055.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373  1056.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000  1056.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1056.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000  1056.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1056.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000  1056.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1057.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654  1057.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367  1058.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000  1058.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1058.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000  1058.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1058.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000  1058.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254  1059.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705  1059.727    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367  1060.094 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000  1060.094    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1060.644 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000  1060.644    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1060.758 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000  1060.758    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  1061.029 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831  1061.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373  1062.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000  1062.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1062.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000  1062.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1062.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770  1063.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124  1063.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291  1064.049    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124  1064.173 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402  1064.575    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841  1068.416 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154  1069.570    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124  1069.694 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000  1069.694    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  1070.207 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.207    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1070.324 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000  1070.324    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  1070.543 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299  1070.842    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295  1071.137 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000  1071.137    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513  1002.077    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   998.842 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856  1002.420    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.520 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.158    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.249 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519  1004.768    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.080  1004.848    
                         clock uncertainty           -0.326  1004.522    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029  1004.551    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                       1004.551    
                         arrival time                       -1071.137    
  -------------------------------------------------------------------
                         slack                                -66.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.527    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.741    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.276    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     2.042    
                         clock uncertainty            0.326     2.368    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.551    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.518    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.472    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.227    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.234     1.993    
                         clock uncertainty            0.326     2.320    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     2.281    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.530    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.396    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.441 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.269    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.264    
                         clock uncertainty            0.326     2.590    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.686    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.565    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.610 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.610    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.234    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.234     2.000    
                         clock uncertainty            0.326     2.327    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     2.418    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.528    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.062    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.365    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.360    
                         clock uncertainty            0.326     2.686    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.869    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.528    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     2.959    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.262    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.257    
                         clock uncertainty            0.326     2.583    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.766    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.326     2.305    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.289    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.326     2.305    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.289    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.326     2.305    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.289    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.326     2.305    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.289    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_36m_clk_VGA_1

Setup :          964  Failing Endpoints,  Worst Slack      -67.058ns,  Total Violation    -6159.952ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -67.058ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 112.375 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.187 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.187    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.304 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.304    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   178.627 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295   178.922    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306   179.228 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000   179.228    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   112.375    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.080   112.455    
                         clock uncertainty           -0.316   112.139    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031   112.170    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                        112.170    
                         arrival time                        -179.228    
  -------------------------------------------------------------------
                         slack                                -67.058    

Slack (VIOLATED) :        -66.942ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 112.374 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.187 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.187    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   178.510 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295   178.805    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306   179.111 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   179.111    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   112.374    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   112.454    
                         clock uncertainty           -0.316   112.138    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   112.169    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        112.169    
                         arrival time                        -179.111    
  -------------------------------------------------------------------
                         slack                                -66.942    

Slack (VIOLATED) :        -66.940ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 112.376 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.187 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.187    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.304 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.304    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   178.523 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293   178.815    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295   179.110 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000   179.110    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521   112.376    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.080   112.456    
                         clock uncertainty           -0.316   112.140    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031   112.171    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                        112.171    
                         arrival time                        -179.110    
  -------------------------------------------------------------------
                         slack                                -66.940    

Slack (VIOLATED) :        -66.938ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 112.375 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.187 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.187    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   178.502 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300   178.801    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307   179.108 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   179.108    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   112.375    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   112.455    
                         clock uncertainty           -0.316   112.139    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032   112.171    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        112.171    
                         arrival time                        -179.108    
  -------------------------------------------------------------------
                         slack                                -66.938    

Slack (VIOLATED) :        -66.854ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 112.374 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.187 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.187    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   178.426 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296   178.721    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301   179.022 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000   179.022    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   112.374    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.080   112.454    
                         clock uncertainty           -0.316   112.138    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   112.169    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        112.169    
                         arrival time                        -179.022    
  -------------------------------------------------------------------
                         slack                                -66.854    

Slack (VIOLATED) :        -66.828ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 112.374 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.187 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   178.187    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   178.406 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296   178.701    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295   178.996 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   178.996    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   112.374    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   112.454    
                         clock uncertainty           -0.316   112.138    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   112.169    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        112.169    
                         arrival time                        -178.996    
  -------------------------------------------------------------------
                         slack                                -66.828    

Slack (VIOLATED) :        -66.825ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 112.374 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   178.393 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295   178.688    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306   178.994 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000   178.994    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   112.374    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.080   112.454    
                         clock uncertainty           -0.316   112.138    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   112.169    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                        112.169    
                         arrival time                        -178.994    
  -------------------------------------------------------------------
                         slack                                -66.825    

Slack (VIOLATED) :        -66.822ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 112.374 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   178.385 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300   178.684    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307   178.991 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000   178.991    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   112.374    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.080   112.454    
                         clock uncertainty           -0.316   112.138    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032   112.170    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                        112.170    
                         arrival time                        -178.991    
  -------------------------------------------------------------------
                         slack                                -66.822    

Slack (VIOLATED) :        -66.746ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 112.371 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   178.309 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302   178.611    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301   178.912 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   178.912    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516   112.371    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   112.451    
                         clock uncertainty           -0.316   112.135    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031   112.166    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        112.166    
                         arrival time                        -178.912    
  -------------------------------------------------------------------
                         slack                                -66.746    

Slack (VIOLATED) :        -66.716ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 112.374 - 108.169 ) 
    Source Clock Delay      (SCD):    5.057ns = ( 112.099 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   108.850    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922   104.928 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.485   109.527    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   109.651 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   110.371    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   110.467 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   112.099    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   112.555 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   114.650    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   114.774 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   114.774    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   115.306 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   115.306    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.420 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   115.420    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.534 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   116.508    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   116.632 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   116.632    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.182 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   117.182    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.296 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   117.296    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.410 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   117.410    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   117.744 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   118.603    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   118.906 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   118.906    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   119.307 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   119.307    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   119.529 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   120.279    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   120.578 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   120.578    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   121.091 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   121.091    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.208 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   122.190    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   122.314 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   122.314    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   122.846 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   122.846    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.960 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   123.948    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   124.072 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   124.072    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.585 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   124.585    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.702 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   125.638    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   125.762 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   125.762    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.312 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   126.312    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.426 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   127.414    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   127.538 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   127.538    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.051 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   128.051    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   128.168 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   129.074    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   129.198 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   129.198    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   129.731 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   129.731    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.848 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   130.799    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   130.923 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   130.923    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   131.436 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   131.436    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.553 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   132.567    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   132.691 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   132.691    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.241 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   134.130    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.725 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   134.725    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.842 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   135.939    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   136.063 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   136.063    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   136.595 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   136.595    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.709 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   137.646    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   137.770 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   137.770    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.302 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   138.302    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.416 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   139.334    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   139.929 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   139.929    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.046 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   141.139    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   141.263 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   141.263    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   141.796 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   141.796    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   141.913 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   142.852    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   142.976 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   142.976    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   143.374 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   143.383    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.497 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   144.344    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   144.468 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   144.468    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   145.001 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   145.001    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.118 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   146.079    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   146.203 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   146.203    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   146.753 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   146.753    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.867 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   147.840    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   147.964 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   147.964    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   148.477 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   148.477    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   148.594 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   149.639    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   149.763 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   149.763    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.295 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   150.295    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   150.409 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   151.403    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   151.527 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   151.527    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.040 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   152.040    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   152.157 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   153.150    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   153.274 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   153.274    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   153.824 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   153.824    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   153.938 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   154.894    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   155.018 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   155.018    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.568 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   155.568    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   155.682 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   156.668    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   156.792 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   156.792    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   157.324 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   157.324    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   157.438 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   158.542    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   158.666 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   158.666    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   159.199 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   160.125    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   160.249 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   160.249    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   160.781 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   160.781    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   160.895 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   161.855    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   161.979 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   161.979    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   162.529 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   162.529    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   162.643 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   162.643    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   162.914 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   163.566    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   163.939 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   163.939    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   164.472 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   164.472    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   164.589 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   164.589    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   164.843 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   165.497    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   165.864 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   165.864    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   166.397 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   166.397    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   166.514 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   166.514    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   166.768 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   167.472    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   167.839 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   167.839    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   168.389 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   168.389    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   168.503 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   168.503    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   168.774 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   169.606    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   169.979 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   169.979    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   170.492 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   170.492    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   170.609 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   171.379    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   171.503 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   171.794    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   171.918 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   172.320    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   176.161 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   177.316    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   177.440 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   177.440    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   177.953 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   177.953    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   178.070 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   178.070    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   178.289 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299   178.587    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295   178.882 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000   178.882    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   109.682    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234   106.448 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.856   110.025    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.125 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   110.763    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   110.854 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   112.374    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.080   112.454    
                         clock uncertainty           -0.316   112.138    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029   112.167    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                        112.167    
                         arrival time                        -178.882    
  -------------------------------------------------------------------
                         slack                                -66.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.761    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.974    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.276    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     2.042    
                         clock uncertainty            0.316     2.358    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.541    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.752    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.893 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.705    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.227    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.234     1.993    
                         clock uncertainty            0.316     2.309    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     2.270    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.764    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.629    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.674 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     3.111    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.269    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.264    
                         clock uncertainty            0.316     2.580    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.676    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.798    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.843 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.843    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.234    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.234     2.000    
                         clock uncertainty            0.316     2.316    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     2.407    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.762    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.295    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.365    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.360    
                         clock uncertainty            0.316     2.676    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.859    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.762    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.903 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     3.192    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.262    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.257    
                         clock uncertainty            0.316     2.573    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.756    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.316     2.294    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.278    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.316     2.294    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.278    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.316     2.294    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.278    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.674 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.760    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.720    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.569 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.010     1.010    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.066 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.233    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.255     1.978    
                         clock uncertainty            0.316     2.294    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.278    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_45m_clk_VGA_2

Setup :          964  Failing Endpoints,  Worst Slack      -66.581ns,  Total Violation    -5699.629ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -66.581ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 925.113 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.442 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.442    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.559 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.559    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   990.882 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295   991.177    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306   991.483 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000   991.483    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   925.113    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.080   925.193    
                         clock uncertainty           -0.323   924.871    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031   924.902    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                        924.902    
                         arrival time                        -991.482    
  -------------------------------------------------------------------
                         slack                                -66.581    

Slack (VIOLATED) :        -66.465ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 925.112 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.442 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.442    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   990.765 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295   991.060    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306   991.366 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   991.366    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   925.112    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   925.192    
                         clock uncertainty           -0.323   924.870    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   924.901    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        924.901    
                         arrival time                        -991.365    
  -------------------------------------------------------------------
                         slack                                -66.465    

Slack (VIOLATED) :        -66.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 925.114 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.442 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.442    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.559 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.559    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   990.778 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293   991.071    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295   991.366 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000   991.366    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521   925.114    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.080   925.194    
                         clock uncertainty           -0.323   924.872    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031   924.903    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                        924.903    
                         arrival time                        -991.365    
  -------------------------------------------------------------------
                         slack                                -66.462    

Slack (VIOLATED) :        -66.460ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 925.113 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.442 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.442    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   990.757 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300   991.057    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307   991.364 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   991.364    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   925.113    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   925.193    
                         clock uncertainty           -0.323   924.871    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032   924.903    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        924.903    
                         arrival time                        -991.363    
  -------------------------------------------------------------------
                         slack                                -66.460    

Slack (VIOLATED) :        -66.376ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 925.112 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.442 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.442    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   990.681 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296   990.977    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301   991.278 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000   991.278    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   925.112    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.080   925.192    
                         clock uncertainty           -0.323   924.870    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   924.901    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        924.901    
                         arrival time                        -991.277    
  -------------------------------------------------------------------
                         slack                                -66.376    

Slack (VIOLATED) :        -66.350ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 925.112 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.442 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   990.442    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   990.661 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296   990.957    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295   991.252 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   991.252    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   925.112    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   925.192    
                         clock uncertainty           -0.323   924.870    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   924.901    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        924.901    
                         arrival time                        -991.251    
  -------------------------------------------------------------------
                         slack                                -66.350    

Slack (VIOLATED) :        -66.348ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 925.112 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   990.648 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295   990.943    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306   991.249 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000   991.249    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   925.112    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.080   925.192    
                         clock uncertainty           -0.323   924.870    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   924.901    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                        924.901    
                         arrival time                        -991.248    
  -------------------------------------------------------------------
                         slack                                -66.348    

Slack (VIOLATED) :        -66.344ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 925.112 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   990.640 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300   990.940    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307   991.247 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000   991.247    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   925.112    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.080   925.192    
                         clock uncertainty           -0.323   924.870    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032   924.902    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                        924.902    
                         arrival time                        -991.246    
  -------------------------------------------------------------------
                         slack                                -66.344    

Slack (VIOLATED) :        -66.269ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 925.109 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   990.564 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302   990.866    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301   991.167 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   991.167    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516   925.109    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   925.189    
                         clock uncertainty           -0.323   924.867    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031   924.898    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        924.898    
                         arrival time                        -991.166    
  -------------------------------------------------------------------
                         slack                                -66.269    

Slack (VIOLATED) :        -66.238ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 925.112 - 920.563 ) 
    Source Clock Delay      (SCD):    4.354ns = ( 924.354 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.641    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457   918.185 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   919.904    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   920.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.782   921.782    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   921.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.722 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   924.354    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   924.810 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   926.905    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   927.029 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   927.029    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   927.561 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   927.561    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.675 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   927.675    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   927.789 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   928.763    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   928.887 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   928.887    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   929.437 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   929.437    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.551 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   929.551    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   929.665 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   929.665    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   929.999 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   930.858    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   931.161 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   931.161    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   931.562 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   931.562    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   931.784 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   932.534    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   932.833 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   932.833    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   933.346 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   933.346    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   933.463 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   934.444    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   934.568 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   934.568    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   935.100 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   935.100    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   935.214 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   936.203    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   936.327 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   936.327    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   936.840 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   936.840    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   936.957 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   937.893    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   938.017 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   938.017    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   938.567 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   938.567    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   938.681 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   939.669    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   939.793 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   939.793    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   940.306 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   940.306    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   940.423 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   941.329    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   941.453 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   941.453    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   941.986 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   941.986    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   942.103 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   943.054    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   943.178 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   943.178    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   943.691 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   943.691    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   943.808 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   944.822    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   944.946 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   944.946    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   945.496 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   946.384    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   946.979 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   946.979    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   947.096 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   948.194    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   948.318 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   948.318    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   948.850 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   948.850    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   948.964 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   949.901    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   950.025 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   950.025    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   950.557 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   950.557    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   950.671 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   951.589    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   952.184 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   952.184    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   952.301 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   953.394    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   953.518 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   953.518    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   954.051 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   954.051    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   954.168 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   955.107    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   955.231 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   955.231    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   955.629 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   955.638    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   955.752 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   956.599    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   956.723 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   956.723    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   957.256 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   957.256    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   957.373 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   958.334    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   958.458 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   958.458    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   959.008 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   959.008    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   959.122 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   960.095    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   960.219 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   960.219    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   960.732 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   960.732    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   960.849 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   961.894    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   962.018 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   962.018    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   962.550 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   962.550    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   962.664 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   963.658    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   963.782 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   963.782    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   964.295 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   964.295    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   964.412 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   965.405    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   965.529 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   965.529    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   966.079 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   966.079    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   966.193 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   967.150    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   967.274 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   967.274    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   967.824 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   967.824    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   967.938 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   968.923    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   969.047 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   969.047    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   969.579 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   969.579    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   969.693 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   970.797    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   970.921 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   970.921    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   971.454 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   972.380    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   972.504 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   972.504    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   973.036 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   973.036    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   973.150 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   974.110    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   974.234 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   974.234    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   974.784 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   974.784    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   974.898 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   974.898    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   975.169 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   975.821    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   976.194 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   976.194    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   976.727 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   976.727    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   976.844 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   976.844    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   977.098 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   977.752    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   978.119 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   978.119    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   978.652 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   978.652    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   978.769 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   978.769    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   979.023 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   979.728    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   980.095 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   980.095    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   980.645 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   980.645    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   980.759 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   980.759    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   981.030 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   981.861    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   982.234 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   982.234    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   982.747 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   982.747    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   982.864 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   983.634    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   983.758 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   984.050    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   984.174 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   984.576    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   988.417 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   989.571    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   989.695 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   989.695    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   990.208 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.208    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   990.325 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   990.325    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   990.544 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299   990.843    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295   991.138 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000   991.138    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   922.243    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   918.549 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   922.764    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   923.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.593 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   925.112    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.080   925.192    
                         clock uncertainty           -0.323   924.870    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029   924.899    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                        924.899    
                         arrival time                        -991.137    
  -------------------------------------------------------------------
                         slack                                -66.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.527    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.741    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.452    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     2.218    
                         clock uncertainty            0.323     2.541    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.724    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.518    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.472    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.404    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.234     2.170    
                         clock uncertainty            0.323     2.492    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     2.453    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.530    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.396    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.441 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     2.878    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.445    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.440    
                         clock uncertainty            0.323     2.763    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.859    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.565    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.610 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.610    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.411    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.234     2.177    
                         clock uncertainty            0.323     2.499    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     2.590    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.528    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.062    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.541    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.536    
                         clock uncertainty            0.323     2.859    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.042    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.528    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     2.959    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.438    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.433    
                         clock uncertainty            0.323     2.756    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.939    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.323     2.477    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.461    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.323     2.477    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.461    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.323     2.477    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.461    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.525 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.026    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.526    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.487    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.323     2.477    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.461    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_45m_clk_VGA_2

Setup :          964  Failing Endpoints,  Worst Slack      -66.293ns,  Total Violation    -5422.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -66.293ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        67.128ns  (logic 33.304ns (49.612%)  route 33.824ns (50.388%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 411.311 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.358 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.358    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.475 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.475    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   476.798 r  rgb/addr_reg[17]_i_8/O[1]
                         net (fo=1, routed)           0.295   477.093    syn/p_1_out_35[1]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.306   477.399 r  syn/addr[17]_i_2/O
                         net (fo=1, routed)           0.000   477.399    rgb/addr0_0[17]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   411.311    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[17]/C
                         clock pessimism              0.080   411.391    
                         clock uncertainty           -0.316   411.075    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.031   411.106    rgb/addr_reg[17]
  -------------------------------------------------------------------
                         required time                        411.106    
                         arrival time                        -477.399    
  -------------------------------------------------------------------
                         slack                                -66.293    

Slack (VIOLATED) :        -66.177ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        67.011ns  (logic 33.187ns (49.524%)  route 33.824ns (50.476%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 411.310 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.358 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.358    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   476.681 r  rgb/addr_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.295   476.976    syn/p_1_out_34[1]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.306   477.282 r  syn/addr[13]_i_1/O
                         net (fo=1, routed)           0.000   477.282    rgb/addr0_0[13]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   411.310    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[13]/C
                         clock pessimism              0.080   411.390    
                         clock uncertainty           -0.316   411.074    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   411.105    rgb/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        411.105    
                         arrival time                        -477.282    
  -------------------------------------------------------------------
                         slack                                -66.177    

Slack (VIOLATED) :        -66.175ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        67.011ns  (logic 33.189ns (49.528%)  route 33.822ns (50.472%))
  Logic Levels:           109  (CARRY4=74 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 411.312 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.358 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.358    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.475 r  rgb/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.475    rgb/addr_reg[15]_i_3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   476.694 r  rgb/addr_reg[17]_i_8/O[0]
                         net (fo=1, routed)           0.293   476.986    syn/p_1_out_35[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.295   477.281 r  syn/addr[16]_i_1/O
                         net (fo=1, routed)           0.000   477.281    rgb/addr0_0[16]
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.521   411.312    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
                         clock pessimism              0.080   411.392    
                         clock uncertainty           -0.316   411.076    
    SLICE_X11Y88         FDRE (Setup_fdre_C_D)        0.031   411.107    rgb/addr_reg[16]
  -------------------------------------------------------------------
                         required time                        411.107    
                         arrival time                        -477.281    
  -------------------------------------------------------------------
                         slack                                -66.175    

Slack (VIOLATED) :        -66.173ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        67.009ns  (logic 33.180ns (49.516%)  route 33.829ns (50.484%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 411.311 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.358 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.358    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   476.673 r  rgb/addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.300   476.973    syn/p_1_out_34[3]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.307   477.280 r  syn/addr[15]_i_1/O
                         net (fo=1, routed)           0.000   477.280    rgb/addr0_0[15]
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.520   411.311    rgb/mclk_BUFG
    SLICE_X11Y87         FDRE                                         r  rgb/addr_reg[15]/C
                         clock pessimism              0.080   411.391    
                         clock uncertainty           -0.316   411.075    
    SLICE_X11Y87         FDRE (Setup_fdre_C_D)        0.032   411.107    rgb/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        411.107    
                         arrival time                        -477.280    
  -------------------------------------------------------------------
                         slack                                -66.173    

Slack (VIOLATED) :        -66.089ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        66.923ns  (logic 33.098ns (49.457%)  route 33.825ns (50.543%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 411.310 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.358 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.358    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   476.597 r  rgb/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.296   476.892    syn/p_1_out_34[2]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.301   477.193 r  syn/addr[14]_i_1/O
                         net (fo=1, routed)           0.000   477.193    rgb/addr0_0[14]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   411.310    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[14]/C
                         clock pessimism              0.080   411.390    
                         clock uncertainty           -0.316   411.074    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.031   411.105    rgb/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        411.105    
                         arrival time                        -477.193    
  -------------------------------------------------------------------
                         slack                                -66.089    

Slack (VIOLATED) :        -66.063ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        66.897ns  (logic 33.072ns (49.437%)  route 33.825ns (50.563%))
  Logic Levels:           108  (CARRY4=73 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 411.310 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.358 r  rgb/addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000   476.358    rgb/addr_reg[11]_i_3_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   476.577 r  rgb/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.296   476.872    syn/p_1_out_34[0]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.295   477.167 r  syn/addr[12]_i_1/O
                         net (fo=1, routed)           0.000   477.167    rgb/addr0_0[12]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   411.310    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[12]/C
                         clock pessimism              0.080   411.390    
                         clock uncertainty           -0.316   411.074    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   411.105    rgb/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        411.105    
                         arrival time                        -477.167    
  -------------------------------------------------------------------
                         slack                                -66.063    

Slack (VIOLATED) :        -66.060ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        66.894ns  (logic 33.070ns (49.436%)  route 33.824ns (50.564%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 411.310 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   476.564 r  rgb/addr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.295   476.859    syn/p_1_out_33[1]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.306   477.165 r  syn/addr[9]_i_1/O
                         net (fo=1, routed)           0.000   477.165    rgb/addr0_0[9]
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   411.310    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[9]/C
                         clock pessimism              0.080   411.390    
                         clock uncertainty           -0.316   411.074    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   411.105    rgb/addr_reg[9]
  -------------------------------------------------------------------
                         required time                        411.105    
                         arrival time                        -477.165    
  -------------------------------------------------------------------
                         slack                                -66.060    

Slack (VIOLATED) :        -66.057ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        66.892ns  (logic 33.063ns (49.427%)  route 33.829ns (50.573%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 411.310 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   476.556 r  rgb/addr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300   476.856    syn/p_1_out_33[3]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.307   477.163 r  syn/addr[11]_i_1/O
                         net (fo=1, routed)           0.000   477.163    rgb/addr0_0[11]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   411.310    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[11]/C
                         clock pessimism              0.080   411.390    
                         clock uncertainty           -0.316   411.074    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.032   411.106    rgb/addr_reg[11]
  -------------------------------------------------------------------
                         required time                        411.106    
                         arrival time                        -477.163    
  -------------------------------------------------------------------
                         slack                                -66.057    

Slack (VIOLATED) :        -65.981ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        66.812ns  (logic 32.981ns (49.364%)  route 33.831ns (50.636%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 411.307 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   476.480 r  rgb/addr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.302   476.782    syn/p_1_out_33[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.301   477.083 r  syn/addr[10]_i_1/O
                         net (fo=1, routed)           0.000   477.083    rgb/addr0_0[10]
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.516   411.307    rgb/mclk_BUFG
    SLICE_X9Y85          FDRE                                         r  rgb/addr_reg[10]/C
                         clock pessimism              0.080   411.387    
                         clock uncertainty           -0.316   411.071    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031   411.102    rgb/addr_reg[10]
  -------------------------------------------------------------------
                         required time                        411.102    
                         arrival time                        -477.083    
  -------------------------------------------------------------------
                         slack                                -65.981    

Slack (VIOLATED) :        -65.951ns  (required time - arrival time)
  Source:                 syn/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        66.783ns  (logic 32.955ns (49.346%)  route 33.828ns (50.653%))
  Logic Levels:           107  (CARRY4=72 DSP48E1=1 LUT2=6 LUT3=20 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 411.310 - 406.761 ) 
    Source Clock Delay      (SCD):    4.637ns = ( 410.271 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   407.268    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441   403.827 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.064   407.698    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   407.822 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   408.638 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.632   410.271    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.456   410.727 r  syn/vc_reg[0]/Q
                         net (fo=54, routed)          2.095   412.821    syn/vc[0]
    SLICE_X29Y67         LUT3 (Prop_lut3_I0_O)        0.124   412.945 r  syn/addr[14]_i_18/O
                         net (fo=1, routed)           0.000   412.945    syn/addr[14]_i_18_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   413.477 r  syn/addr_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000   413.477    syn/addr_reg[14]_i_9_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.591 r  syn/addr_reg[17]_i_32/CO[3]
                         net (fo=1, routed)           0.000   413.591    syn/addr_reg[17]_i_32_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   413.705 r  syn/addr_reg[17]_i_56/CO[3]
                         net (fo=74, routed)          0.974   414.680    syn/addr_reg[17]_i_56_n_0
    SLICE_X28Y68         LUT2 (Prop_lut2_I0_O)        0.124   414.804 r  syn/p_1_out_i_1910/O
                         net (fo=1, routed)           0.000   414.804    syn/p_1_out_i_1910_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   415.354 r  syn/p_1_out_i_1783/CO[3]
                         net (fo=1, routed)           0.000   415.354    syn/p_1_out_i_1783_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.468 r  syn/p_1_out_i_2008/CO[3]
                         net (fo=1, routed)           0.000   415.468    syn/p_1_out_i_2008_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   415.582 r  syn/p_1_out_i_2178/CO[3]
                         net (fo=1, routed)           0.000   415.582    syn/p_1_out_i_2178_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   415.916 r  syn/p_1_out_i_2314/O[1]
                         net (fo=1, routed)           0.859   416.774    syn_n_213
    SLICE_X15Y70         LUT2 (Prop_lut2_I1_O)        0.303   417.077 r  p_1_out_i_2283/O
                         net (fo=1, routed)           0.000   417.077    syn/vc_reg[10]_10[3]
    SLICE_X15Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   417.478 r  syn/p_1_out_i_2238/CO[3]
                         net (fo=1, routed)           0.000   417.478    syn/p_1_out_i_2238_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   417.700 r  syn/p_1_out_i_2287/O[0]
                         net (fo=2, routed)           0.750   418.451    rgb/vc_reg[10]_23[0]
    SLICE_X14Y68         LUT3 (Prop_lut3_I2_O)        0.299   418.750 r  rgb/p_1_out_i_2243/O
                         net (fo=1, routed)           0.000   418.750    rgb/p_1_out_i_2243_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   419.263 r  rgb/p_1_out_i_2181/CO[3]
                         net (fo=1, routed)           0.000   419.263    rgb/p_1_out_i_2181_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   419.380 r  rgb/p_1_out_i_2179/CO[3]
                         net (fo=12, routed)          0.981   420.361    rgb/p_1_out_i_2179_n_0
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124   420.485 r  rgb/p_1_out_i_2221/O
                         net (fo=1, routed)           0.000   420.485    rgb/p_1_out_i_2221_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   421.017 r  rgb/p_1_out_i_2167/CO[3]
                         net (fo=1, routed)           0.000   421.017    rgb/p_1_out_i_2167_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   421.131 r  rgb/p_1_out_i_2129/CO[3]
                         net (fo=12, routed)          0.988   422.119    rgb/p_1_out_i_2129_n_0
    SLICE_X12Y67         LUT3 (Prop_lut3_I0_O)        0.124   422.243 r  rgb/p_1_out_i_2176/O
                         net (fo=1, routed)           0.000   422.243    rgb/p_1_out_i_2176_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   422.756 r  rgb/p_1_out_i_2114/CO[3]
                         net (fo=1, routed)           0.000   422.756    rgb/p_1_out_i_2114_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   422.873 r  rgb/p_1_out_i_2104/CO[3]
                         net (fo=12, routed)          0.936   423.809    rgb/p_1_out_i_2104_n_0
    SLICE_X11Y68         LUT3 (Prop_lut3_I0_O)        0.124   423.933 r  rgb/p_1_out_i_2122/O
                         net (fo=1, routed)           0.000   423.933    rgb/p_1_out_i_2122_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   424.483 r  rgb/p_1_out_i_2011/CO[3]
                         net (fo=1, routed)           0.000   424.483    rgb/p_1_out_i_2011_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   424.597 r  rgb/p_1_out_i_2009/CO[3]
                         net (fo=12, routed)          0.988   425.585    rgb/p_1_out_i_2009_n_0
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.124   425.709 r  rgb/p_1_out_i_2021/O
                         net (fo=1, routed)           0.000   425.709    rgb/p_1_out_i_2021_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   426.222 r  rgb/p_1_out_i_1893/CO[3]
                         net (fo=1, routed)           0.000   426.222    rgb/p_1_out_i_1893_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   426.339 r  rgb/p_1_out_i_1891/CO[3]
                         net (fo=12, routed)          0.906   427.246    rgb/p_1_out_i_1891_n_0
    SLICE_X10Y70         LUT3 (Prop_lut3_I0_O)        0.124   427.370 r  rgb/p_1_out_i_1901/O
                         net (fo=1, routed)           0.000   427.370    rgb/p_1_out_i_1901_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   427.903 r  rgb/p_1_out_i_1764/CO[3]
                         net (fo=1, routed)           0.000   427.903    rgb/p_1_out_i_1764_n_0
    SLICE_X10Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   428.020 r  rgb/p_1_out_i_1762/CO[3]
                         net (fo=12, routed)          0.951   428.971    rgb/p_1_out_i_1762_n_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.124   429.095 r  rgb/p_1_out_i_1885/O
                         net (fo=1, routed)           0.000   429.095    rgb/p_1_out_i_1885_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   429.608 r  rgb/p_1_out_i_1750/CO[3]
                         net (fo=1, routed)           0.000   429.608    rgb/p_1_out_i_1750_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   429.725 r  rgb/p_1_out_i_1570/CO[3]
                         net (fo=12, routed)          1.013   430.738    rgb/p_1_out_i_1570_n_0
    SLICE_X13Y72         LUT4 (Prop_lut4_I2_O)        0.124   430.862 r  rgb/p_1_out_i_1753/O
                         net (fo=1, routed)           0.000   430.862    rgb/p_1_out_i_1753_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   431.412 r  rgb/p_1_out_i_1557/CO[3]
                         net (fo=12, routed)          0.889   432.301    rgb/p_1_out_i_1557_n_0
    SLICE_X12Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   432.896 r  rgb/p_1_out_i_1357/CO[3]
                         net (fo=1, routed)           0.000   432.896    rgb/p_1_out_i_1357_n_0
    SLICE_X12Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   433.013 r  rgb/p_1_out_i_1356/CO[3]
                         net (fo=12, routed)          1.097   434.110    rgb/p_1_out_i_1356_n_0
    SLICE_X11Y72         LUT3 (Prop_lut3_I0_O)        0.124   434.234 r  rgb/p_1_out_i_1366/O
                         net (fo=1, routed)           0.000   434.234    rgb/p_1_out_i_1366_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   434.766 r  rgb/p_1_out_i_879/CO[3]
                         net (fo=1, routed)           0.000   434.766    rgb/p_1_out_i_879_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   434.880 r  rgb/p_1_out_i_878/CO[3]
                         net (fo=12, routed)          0.937   435.817    rgb/p_1_out_i_878_n_0
    SLICE_X9Y72          LUT3 (Prop_lut3_I0_O)        0.124   435.941 r  rgb/p_1_out_i_888/O
                         net (fo=1, routed)           0.000   435.941    rgb/p_1_out_i_888_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   436.473 r  rgb/p_1_out_i_396/CO[3]
                         net (fo=1, routed)           0.000   436.473    rgb/p_1_out_i_396_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   436.587 r  rgb/p_1_out_i_395/CO[3]
                         net (fo=12, routed)          0.919   437.506    rgb/p_1_out_i_395_n_0
    SLICE_X10Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   438.101 r  rgb/p_1_out_i_394/CO[3]
                         net (fo=1, routed)           0.000   438.101    rgb/p_1_out_i_394_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   438.218 r  rgb/p_1_out_i_189/CO[3]
                         net (fo=11, routed)          1.092   439.310    rgb/p_1_out_i_189_n_0
    SLICE_X14Y73         LUT3 (Prop_lut3_I0_O)        0.124   439.434 r  rgb/p_1_out_i_908/O
                         net (fo=1, routed)           0.000   439.434    rgb/p_1_out_i_908_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   439.967 r  rgb/p_1_out_i_420/CO[3]
                         net (fo=1, routed)           0.000   439.967    rgb/p_1_out_i_420_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   440.084 r  rgb/p_1_out_i_198/CO[3]
                         net (fo=11, routed)          0.939   441.023    rgb/p_1_out_i_198_n_0
    SLICE_X13Y74         LUT4 (Prop_lut4_I2_O)        0.124   441.147 r  rgb/p_1_out_i_929/O
                         net (fo=1, routed)           0.000   441.147    rgb/p_1_out_i_929_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   441.545 r  rgb/p_1_out_i_444/CO[3]
                         net (fo=1, routed)           0.009   441.554    rgb/p_1_out_i_444_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   441.668 r  rgb/p_1_out_i_207/CO[3]
                         net (fo=11, routed)          0.847   442.516    rgb/p_1_out_i_207_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.124   442.640 r  rgb/p_1_out_i_951/O
                         net (fo=1, routed)           0.000   442.640    rgb/p_1_out_i_951_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   443.173 r  rgb/p_1_out_i_468/CO[3]
                         net (fo=1, routed)           0.000   443.173    rgb/p_1_out_i_468_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   443.290 r  rgb/p_1_out_i_216/CO[3]
                         net (fo=11, routed)          0.961   444.250    rgb/p_1_out_i_216_n_0
    SLICE_X11Y76         LUT3 (Prop_lut3_I0_O)        0.124   444.374 r  rgb/p_1_out_i_972/O
                         net (fo=1, routed)           0.000   444.374    rgb/p_1_out_i_972_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   444.924 r  rgb/p_1_out_i_492/CO[3]
                         net (fo=1, routed)           0.000   444.924    rgb/p_1_out_i_492_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.038 r  rgb/p_1_out_i_225/CO[3]
                         net (fo=11, routed)          0.973   446.011    rgb/p_1_out_i_225_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I0_O)        0.124   446.135 r  rgb/p_1_out_i_993/O
                         net (fo=1, routed)           0.000   446.135    rgb/p_1_out_i_993_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   446.648 r  rgb/p_1_out_i_516/CO[3]
                         net (fo=1, routed)           0.000   446.648    rgb/p_1_out_i_516_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   446.765 r  rgb/p_1_out_i_234/CO[3]
                         net (fo=11, routed)          1.045   447.810    rgb/p_1_out_i_234_n_0
    SLICE_X9Y75          LUT3 (Prop_lut3_I0_O)        0.124   447.934 r  rgb/p_1_out_i_1015/O
                         net (fo=1, routed)           0.000   447.934    rgb/p_1_out_i_1015_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   448.466 r  rgb/p_1_out_i_540/CO[3]
                         net (fo=1, routed)           0.000   448.466    rgb/p_1_out_i_540_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   448.580 r  rgb/p_1_out_i_244/CO[3]
                         net (fo=11, routed)          0.994   449.574    rgb/p_1_out_i_244_n_0
    SLICE_X8Y75          LUT3 (Prop_lut3_I0_O)        0.124   449.698 r  rgb/p_1_out_i_1035/O
                         net (fo=1, routed)           0.000   449.698    rgb/p_1_out_i_1035_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   450.211 r  rgb/p_1_out_i_564/CO[3]
                         net (fo=1, routed)           0.000   450.211    rgb/p_1_out_i_564_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   450.328 r  rgb/p_1_out_i_253/CO[3]
                         net (fo=11, routed)          0.993   451.321    rgb/p_1_out_i_253_n_0
    SLICE_X7Y75          LUT3 (Prop_lut3_I0_O)        0.124   451.445 r  rgb/p_1_out_i_1054/O
                         net (fo=1, routed)           0.000   451.445    rgb/p_1_out_i_1054_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   451.995 r  rgb/p_1_out_i_588/CO[3]
                         net (fo=1, routed)           0.000   451.995    rgb/p_1_out_i_588_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   452.109 r  rgb/p_1_out_i_262/CO[3]
                         net (fo=11, routed)          0.956   453.066    rgb/p_1_out_i_262_n_0
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.124   453.190 r  rgb/p_1_out_i_1074/O
                         net (fo=1, routed)           0.000   453.190    rgb/p_1_out_i_1074_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   453.740 r  rgb/p_1_out_i_612/CO[3]
                         net (fo=1, routed)           0.000   453.740    rgb/p_1_out_i_612_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   453.854 r  rgb/p_1_out_i_271/CO[3]
                         net (fo=11, routed)          0.986   454.839    rgb/p_1_out_16[0]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.124   454.963 r  rgb/p_1_out_i_1096/O
                         net (fo=1, routed)           0.000   454.963    rgb/p_1_out_i_1096_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   455.495 r  rgb/p_1_out_i_636/CO[3]
                         net (fo=1, routed)           0.000   455.495    rgb/p_1_out_i_636_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   455.609 r  rgb/p_1_out_i_280/CO[3]
                         net (fo=11, routed)          1.104   456.713    rgb/p_1_out_i_280_n_0
    SLICE_X12Y79         LUT4 (Prop_lut4_I2_O)        0.124   456.837 r  rgb/p_1_out_i_663/O
                         net (fo=1, routed)           0.000   456.837    rgb/p_1_out_i_663_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   457.370 r  rgb/p_1_out_i_289/CO[3]
                         net (fo=11, routed)          0.926   458.296    rgb/p_1_out_i_289_n_0
    SLICE_X13Y78         LUT3 (Prop_lut3_I0_O)        0.124   458.420 r  rgb/p_1_out_i_1136/O
                         net (fo=1, routed)           0.000   458.420    rgb/p_1_out_i_1136_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   458.952 r  rgb/p_1_out_i_684/CO[3]
                         net (fo=1, routed)           0.000   458.952    rgb/p_1_out_i_684_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   459.066 r  rgb/p_1_out_i_298/CO[3]
                         net (fo=11, routed)          0.960   460.026    syn/vc_reg[3]_11[0]
    SLICE_X11Y78         LUT5 (Prop_lut5_I3_O)        0.124   460.150 r  syn/p_1_out_i_1417/O
                         net (fo=1, routed)           0.000   460.150    syn/p_1_out_i_1417_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   460.700 r  syn/p_1_out_i_1156/CO[3]
                         net (fo=1, routed)           0.000   460.700    syn/p_1_out_i_1156_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   460.814 r  syn/p_1_out_i_704/CO[3]
                         net (fo=1, routed)           0.000   460.814    syn/p_1_out_i_704_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   461.085 r  syn/p_1_out_i_304/CO[0]
                         net (fo=12, routed)          0.651   461.737    syn_n_246
    SLICE_X10Y78         LUT2 (Prop_lut2_I1_O)        0.373   462.110 r  p_1_out_i_1425/O
                         net (fo=1, routed)           0.000   462.110    p_1_out_i_1425_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   462.643 r  p_1_out_i_1180/CO[3]
                         net (fo=1, routed)           0.000   462.643    p_1_out_i_1180_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   462.760 r  p_1_out_i_721/CO[3]
                         net (fo=1, routed)           0.000   462.760    p_1_out_i_721_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   463.014 r  p_1_out_i_310/CO[0]
                         net (fo=12, routed)          0.654   463.668    p_1_out_i_310_n_3
    SLICE_X8Y79          LUT2 (Prop_lut2_I1_O)        0.367   464.035 r  p_1_out_i_1433/O
                         net (fo=1, routed)           0.000   464.035    p_1_out_i_1433_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   464.568 r  p_1_out_i_1202/CO[3]
                         net (fo=1, routed)           0.000   464.568    p_1_out_i_1202_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   464.685 r  p_1_out_i_740/CO[3]
                         net (fo=1, routed)           0.000   464.685    p_1_out_i_740_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   464.939 r  p_1_out_i_316/CO[0]
                         net (fo=12, routed)          0.705   465.644    p_1_out_i_316_n_3
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.367   466.011 r  p_1_out_i_1441/O
                         net (fo=1, routed)           0.000   466.011    p_1_out_i_1441_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   466.561 r  p_1_out_i_1224/CO[3]
                         net (fo=1, routed)           0.000   466.561    p_1_out_i_1224_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   466.675 r  p_1_out_i_759/CO[3]
                         net (fo=1, routed)           0.000   466.675    p_1_out_i_759_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   466.946 r  p_1_out_i_322/CO[0]
                         net (fo=12, routed)          0.831   467.777    rgb/vc_reg[0][0]
    SLICE_X10Y81         LUT2 (Prop_lut2_I1_O)        0.373   468.150 r  rgb/p_1_out_i_1248/O
                         net (fo=1, routed)           0.000   468.150    rgb/p_1_out_i_1248_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   468.663 r  rgb/p_1_out_i_779/CO[3]
                         net (fo=1, routed)           0.000   468.663    rgb/p_1_out_i_779_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   468.780 r  rgb/p_1_out_i_331/CO[3]
                         net (fo=1, routed)           0.770   469.550    rgb/p_1_out_i_331_n_0
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124   469.674 r  rgb/p_1_out_i_58/O
                         net (fo=1, routed)           0.291   469.965    syn/vc_reg[10]_30
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124   470.089 r  syn/p_1_out_i_20/O
                         net (fo=1, routed)           0.402   470.491    rgb/A[0]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      3.841   474.332 r  rgb/p_1_out/P[0]
                         net (fo=2, routed)           1.154   475.487    syn/P[0]
    SLICE_X10Y83         LUT5 (Prop_lut5_I4_O)        0.124   475.611 r  syn/addr[3]_i_14/O
                         net (fo=1, routed)           0.000   475.611    rgb/p_1_out_73[0]
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   476.124 r  rgb/addr_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.124    rgb/addr_reg[3]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   476.241 r  rgb/addr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000   476.241    rgb/addr_reg[7]_i_4_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   476.460 r  rgb/addr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.299   476.758    syn/p_1_out_33[0]
    SLICE_X11Y86         LUT5 (Prop_lut5_I4_O)        0.295   477.053 r  syn/addr[8]_i_1/O
                         net (fo=1, routed)           0.000   477.053    rgb/addr0_0[8]
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   408.441    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   404.746 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           2.201   408.961    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   409.061 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.699    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.790 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         1.519   411.310    rgb/mclk_BUFG
    SLICE_X11Y86         FDRE                                         r  rgb/addr_reg[8]/C
                         clock pessimism              0.080   411.390    
                         clock uncertainty           -0.316   411.074    
    SLICE_X11Y86         FDRE (Setup_fdre_C_D)        0.029   411.103    rgb/addr_reg[8]
  -------------------------------------------------------------------
                         required time                        411.103    
                         arrival time                        -477.053    
  -------------------------------------------------------------------
                         slack                                -65.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rgb/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.141ns (11.623%)  route 1.072ns (88.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.568     1.615    rgb/mclk_BUFG
    SLICE_X11Y83         FDRE                                         r  rgb/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  rgb/addr_reg[1]/Q
                         net (fo=50, routed)          1.072     2.828    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.881     2.452    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     2.218    
                         clock uncertainty            0.316     2.534    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.717    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 syn/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            syn/vc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.782%)  route 0.813ns (85.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.606    syn/CLK
    SLICE_X32Y78         FDRE                                         r  syn/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  syn/vsenable_reg/Q
                         net (fo=13, routed)          0.813     2.560    syn/vsenable
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.833     2.404    syn/CLK
    SLICE_X29Y66         FDRE                                         r  syn/vc_reg[0]/C
                         clock pessimism             -0.234     2.170    
                         clock uncertainty            0.316     2.486    
    SLICE_X29Y66         FDRE (Hold_fdre_C_CE)       -0.039     2.447    syn/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rgb/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.804%)  route 1.161ns (86.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.571     1.618    rgb/mclk_BUFG
    SLICE_X11Y88         FDRE                                         r  rgb/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  rgb/addr_reg[16]/Q
                         net (fo=46, routed)          0.725     2.484    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.529 r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=4, routed)           0.437     2.966    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENA
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.874     2.445    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.005     2.440    
                         clock uncertainty            0.316     2.756    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.852    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.167%)  route 0.897ns (82.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.897     2.653    rgb/switch
    SLICE_X33Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.698 r  rgb/dir_i_1/O
                         net (fo=1, routed)           0.000     2.698    rgb/dir_i_1_n_0
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.840     2.411    rgb/mclk_BUFG
    SLICE_X33Y93         FDRE                                         r  rgb/dir_reg/C
                         clock pessimism             -0.234     2.177    
                         clock uncertainty            0.316     2.493    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.091     2.584    rgb/dir_reg
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rgb/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.141ns (9.195%)  route 1.392ns (90.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.616    rgb/mclk_BUFG
    SLICE_X11Y85         FDRE                                         r  rgb/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  rgb/addr_reg[4]/Q
                         net (fo=50, routed)          1.392     3.150    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.970     2.541    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.536    
                         clock uncertainty            0.316     2.852    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.035    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rgb/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.141ns (9.857%)  route 1.289ns (90.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.569     1.616    rgb/mclk_BUFG
    SLICE_X11Y84         FDRE                                         r  rgb/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  rgb/addr_reg[6]/Q
                         net (fo=50, routed)          1.289     3.047    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.867     2.438    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     2.433    
                         clock uncertainty            0.316     2.749    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.932    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[4]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.316     2.471    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.455    rgb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[5]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.316     2.471    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.455    rgb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[6]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.316     2.471    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.455    rgb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rgb/switch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.683%)  route 0.819ns (85.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.521 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.710     0.710    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.755 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.022    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.048 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.567     1.614    rgb/mclk_BUFG
    SLICE_X35Y92         FDRE                                         r  rgb/switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  rgb/switch_reg/Q
                         net (fo=26, routed)          0.819     2.574    rgb/switch
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.729 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=205, routed)         0.839     2.410    rgb/mclk_BUFG
    SLICE_X34Y93         FDRE                                         r  rgb/count_reg[7]/C
                         clock pessimism             -0.255     2.155    
                         clock uncertainty            0.316     2.471    
    SLICE_X34Y93         FDRE (Hold_fdre_C_CE)       -0.016     2.455    rgb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.120    





