CE_PARTITION_BASE,VAR_0
CP_DEVICE_ID,VAR_1
CP_ENDIAN_SWAP,VAR_2
CP_MAX_CONTEXT,VAR_3
DRM_ERROR,FUNC_0
PACKET3,FUNC_1
PACKET3_BASE_INDEX,FUNC_2
PACKET3_CLEAR_STATE,VAR_4
PACKET3_CONTEXT_CONTROL,VAR_5
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE,VAR_6
PACKET3_PREAMBLE_CNTL,VAR_7
PACKET3_PREAMBLE_END_CLEAR_STATE,VAR_8
PACKET3_SET_BASE,VAR_9
PACKET3_SET_CONTEXT_REG,VAR_10
RADEON_RING_TYPE_GFX_INDEX,VAR_11
WREG32,FUNC_3
cik_cp_gfx_enable,FUNC_4
cik_default_size,VAR_12
cik_default_state,VAR_13
radeon_ring_lock,FUNC_5
radeon_ring_unlock_commit,FUNC_6
radeon_ring_write,FUNC_7
cik_cp_gfx_start,FUNC_8
rdev,VAR_14
ring,VAR_15
r,VAR_16
i,VAR_17
