// Seed: 3950840320
module module_0 (
    output wor  id_0,
    output wire id_1,
    output tri0 id_2,
    input  wire id_3,
    input  tri1 id_4
);
  logic id_6;
  ;
  assign module_2.id_10 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    input tri1 id_0,
    inout tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 _id_4
);
  logic [id_4 : ~  1 'h0] id_6 = 1'h0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    output wor id_2,
    output wire id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    input wand id_10,
    output wor id_11,
    output wand id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    input uwire id_16,
    output wor id_17,
    input tri1 id_18,
    output supply1 id_19,
    output supply1 id_20,
    input supply0 id_21,
    input wor id_22,
    input tri0 id_23,
    output tri id_24,
    input wor id_25,
    output logic id_26,
    output tri1 id_27,
    input wand id_28,
    output wor id_29,
    output supply1 id_30,
    input supply1 id_31,
    output uwire id_32,
    output uwire id_33,
    input tri1 id_34,
    input tri1 id_35
);
  wire id_37;
  initial id_26 <= -1;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_24,
      id_28,
      id_14
  );
  wire id_38;
  assign id_30 = 1;
endmodule
