                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path /home/IC/Final_Project/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells
lappend search_path /home/IC/Final_Project/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU
lappend search_path /home/IC/Final_Project/RTL/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO
lappend search_path /home/IC/Final_Project/RTL/CLKDIV_MUX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX
lappend search_path /home/IC/Final_Project/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider
lappend search_path /home/IC/Final_Project/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating
lappend search_path /home/IC/Final_Project/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC
lappend search_path /home/IC/Final_Project/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN
lappend search_path /home/IC/Final_Project/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile
lappend search_path /home/IC/Final_Project/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile /home/IC/Final_Project/RTL/RST_SYNC
lappend search_path /home/IC/Final_Project/RTL/Top	
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile /home/IC/Final_Project/RTL/RST_SYNC /home/IC/Final_Project/RTL/Top
lappend search_path /home/IC/Final_Project/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile /home/IC/Final_Project/RTL/RST_SYNC /home/IC/Final_Project/RTL/Top /home/IC/Final_Project/RTL/UART/UART_RX
lappend search_path /home/IC/Final_Project/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile /home/IC/Final_Project/RTL/RST_SYNC /home/IC/Final_Project/RTL/Top /home/IC/Final_Project/RTL/UART/UART_RX /home/IC/Final_Project/RTL/UART/UART_TOP
lappend search_path /home/IC/Final_Project/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile /home/IC/Final_Project/RTL/RST_SYNC /home/IC/Final_Project/RTL/Top /home/IC/Final_Project/RTL/UART/UART_RX /home/IC/Final_Project/RTL/UART/UART_TOP /home/IC/Final_Project/RTL/UART/UART_TX
lappend search_path /home/IC/Final_Project/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_Project/std_cells /home/IC/Final_Project/RTL/ALU /home/IC/Final_Project/RTL/ASYNC_FIFO /home/IC/Final_Project/RTL/CLKDIV_MUX /home/IC/Final_Project/RTL/Clock_Divider /home/IC/Final_Project/RTL/Clock_Gating /home/IC/Final_Project/RTL/DATA_SYNC /home/IC/Final_Project/RTL/PULSE_GEN /home/IC/Final_Project/RTL/RegFile /home/IC/Final_Project/RTL/RST_SYNC /home/IC/Final_Project/RTL/Top /home/IC/Final_Project/RTL/UART/UART_RX /home/IC/Final_Project/RTL/UART/UART_TOP /home/IC/Final_Project/RTL/UART/UART_TX /home/IC/Final_Project/RTL/SYS_CTRL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format ALU.v
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Final_Project/RTL/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/ALU/ALU.v

Statistics for case statements in always block at line 34 in file
	'/home/IC/Final_Project/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Final_Project/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/ALU/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format $file_format BIT_SYNC.v
Loading verilog file '/home/IC/Final_Project/RTL/ASYNC_FIFO/BIT_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/ASYNC_FIFO/BIT_SYNC.v

Inferred memory devices in process
	in routine BIT_SYNC line 23 in file
		'/home/IC/Final_Project/RTL/ASYNC_FIFO/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/ASYNC_FIFO/BIT_SYNC.db:BIT_SYNC'
Loaded 1 design.
Current design is 'BIT_SYNC'.
BIT_SYNC
read_file -format $file_format fifo_mem.v
Loading verilog file '/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_mem.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_mem.v

Inferred memory devices in process
	in routine fifo_mem line 25 in file
		'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   fifo_mem/38    |   8    |    8    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_mem.db:fifo_mem'
Loaded 1 design.
Current design is 'fifo_mem'.
fifo_mem
read_file -format $file_format fifo_rd.v
Loading verilog file '/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_rd.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_rd.v

Statistics for case statements in always block at line 41 in file
	'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_rd.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_rd line 26 in file
		'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd line 41 in file
		'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_rd.db:fifo_rd'
Loaded 1 design.
Current design is 'fifo_rd'.
fifo_rd
read_file -format $file_format fifo_wr.v
Loading verilog file '/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_wr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_wr.v

Statistics for case statements in always block at line 41 in file
	'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_wr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_wr line 26 in file
		'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr line 41 in file
		'/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_w_ptr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/ASYNC_FIFO/fifo_wr.db:fifo_wr'
Loaded 1 design.
Current design is 'fifo_wr'.
fifo_wr
read_file -format $file_format Async_fifo.v
Loading verilog file '/home/IC/Final_Project/RTL/ASYNC_FIFO/Async_fifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/ASYNC_FIFO/Async_fifo.v
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/ASYNC_FIFO/Async_fifo.db:Async_fifo'
Loaded 1 design.
Current design is 'Async_fifo'.
Async_fifo
read_file -format $file_format CLKDIV_MUX.v
Loading verilog file '/home/IC/Final_Project/RTL/CLKDIV_MUX/CLKDIV_MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/CLKDIV_MUX/CLKDIV_MUX.v

Statistics for case statements in always block at line 8 in file
	'/home/IC/Final_Project/RTL/CLKDIV_MUX/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/CLKDIV_MUX/CLKDIV_MUX.db:CLKDIV_MUX'
Loaded 1 design.
Current design is 'CLKDIV_MUX'.
CLKDIV_MUX
read_file -format $file_format ClkDiv.v
Loading verilog file '/home/IC/Final_Project/RTL/Clock_Divider/ClkDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/Clock_Divider/ClkDiv.v

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Final_Project/RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/Clock_Divider/ClkDiv.db:ClkDiv'
Loaded 1 design.
Current design is 'ClkDiv'.
ClkDiv
read_file -format $file_format CLK_GATE.v
Loading verilog file '/home/IC/Final_Project/RTL/Clock_Gating/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Final_Project/RTL/Clock_Gating/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Final_Project/RTL/Clock_Gating/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format $file_format DATA_SYNC.v
Loading verilog file '/home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 45 in file
		'/home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 68 in file
		'/home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 82 in file
		'/home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/DATA_SYNC/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
DATA_SYNC
read_file -format $file_format PULSE_GEN.v
Loading verilog file '/home/IC/Final_Project/RTL/PULSE_GEN/PULSE_GEN.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/PULSE_GEN/PULSE_GEN.v

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Final_Project/RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/PULSE_GEN/PULSE_GEN.db:PULSE_GEN'
Loaded 1 design.
Current design is 'PULSE_GEN'.
PULSE_GEN
read_file -format $file_format RegFile.v
Loading verilog file '/home/IC/Final_Project/RTL/RegFile/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/RegFile/RegFile.v

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Final_Project/RTL/RegFile/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/RegFile/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format $file_format RST_SYNC.v
Loading verilog file '/home/IC/Final_Project/RTL/RST_SYNC/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/RST_SYNC/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 20 in file
		'/home/IC/Final_Project/RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/RST_SYNC/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
RST_SYNC
read_file -format $file_format mux.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_TX/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_TX/mux.v

Statistics for case statements in always block at line 17 in file
	'/home/IC/Final_Project/RTL/UART/UART_TX/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 37 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_TX/mux.db:mux'
Loaded 1 design.
Current design is 'mux'.
mux
read_file -format $file_format parity_calc.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_TX/parity_calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_TX/parity_calc.v

Statistics for case statements in always block at line 30 in file
	'/home/IC/Final_Project/RTL/UART/UART_TX/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 17 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 30 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_TX/parity_calc.db:parity_calc'
Loaded 1 design.
Current design is 'parity_calc'.
parity_calc
read_file -format $file_format Serializer.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_TX/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_TX/Serializer.v

Inferred memory devices in process
	in routine Serializer line 19 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 37 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_TX/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format $file_format uart_tx_fsm.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.v

Statistics for case statements in always block at line 42 in file
	'/home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 79 in file
	'/home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_fsm line 28 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx_fsm line 123 in file
		'/home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_TX/uart_tx_fsm.db:uart_tx_fsm'
Loaded 1 design.
Current design is 'uart_tx_fsm'.
uart_tx_fsm
read_file -format $file_format UART_TX.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_TX/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_TX/UART_TX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_TX/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
read_file -format $file_format data_sampling.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/data_sampling.v

Statistics for case statements in always block at line 57 in file
	'/home/IC/Final_Project/RTL/UART/UART_RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format deserializer.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/deserializer.v

Inferred memory devices in process
	in routine deserializer line 16 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format edge_bit_counter.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 17 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 44 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format par_chk.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/par_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/par_chk.v

Statistics for case statements in always block at line 18 in file
	'/home/IC/Final_Project/RTL/UART/UART_RX/par_chk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk line 32 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/par_chk.db:par_chk'
Loaded 1 design.
Current design is 'par_chk'.
par_chk
read_file -format $file_format stp_chk.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/stp_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/stp_chk.v

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/stp_chk.db:stp_chk'
Loaded 1 design.
Current design is 'stp_chk'.
stp_chk
read_file -format $file_format strt_chk.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/strt_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/strt_chk.v

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/strt_chk.db:strt_chk'
Loaded 1 design.
Current design is 'strt_chk'.
strt_chk
read_file -format $file_format uart_rx_fsm.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/uart_rx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/uart_rx_fsm.v

Statistics for case statements in always block at line 57 in file
	'/home/IC/Final_Project/RTL/UART/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 148 in file
	'/home/IC/Final_Project/RTL/UART/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           157            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm line 43 in file
		'/home/IC/Final_Project/RTL/UART/UART_RX/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/uart_rx_fsm.db:uart_rx_fsm'
Loaded 1 design.
Current design is 'uart_rx_fsm'.
uart_rx_fsm
read_file -format $file_format UART_RX.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_RX/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_RX/UART_RX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_RX/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
read_file -format $file_format UART.v
Loading verilog file '/home/IC/Final_Project/RTL/UART/UART_TOP/UART.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/UART/UART_TOP/UART.db:UART'
Loaded 1 design.
Current design is 'UART'.
UART
read_file -format $file_format SYS_CTRL.v
Loading verilog file '/home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.v

Statistics for case statements in always block at line 74 in file
	'/home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            76            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 320 in file
	'/home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           322            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 61 in file
		'/home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 311 in file
		'/home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| RF_Address_reg_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  RF_WrData_reg_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   ALU_FUN_reg_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   ALU_OUT_reg_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/SYS_CTRL/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format $file_format SYS_TOP.v
Loading verilog file '/home/IC/Final_Project/RTL/Top/SYS_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Final_Project/RTL/Top/SYS_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Final_Project/RTL/Top/SYS_TOP.db:SYS_TOP'
Loaded 1 design.
Current design is 'SYS_TOP'.
SYS_TOP
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Final_Project/RTL/Top/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> "reports/check_design.rpt"
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set verilogout_no_tri true
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# REF CLOCK (50 MHz)
set CLK1_NAME REF_CLK
set CLK1_PER 20
#2. UART_RX CLOCK (115.2 KHz * 32)
set CLK2_NAME UART_CLK
set CLK2_PER 271.267
# Skew
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
#1. Master Clocks
create_clock -name $CLK1_NAME -period $CLK1_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK1_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK1_NAME]
create_clock -name $CLK2_NAME -period $CLK2_PER -waveform "0 [expr $CLK2_PER/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK2_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK2_NAME]
#2. Generated clocks
create_generated_clock -master_clock $CLK2_NAME -source [get_ports UART_CLK]                        -name "UART_RX_CLK" [get_port U1_ClkDiv/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_RX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_RX_CLK"]
create_generated_clock -master_clock $CLK2_NAME -source [get_ports UART_CLK]                        -name "UART_TX_CLK" [get_port U0_ClkDiv/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_TX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_TX_CLK"]
create_generated_clock -master_clock $CLK1_NAME -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "ALU_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "ALU_CLK"]
set_dont_touch_network [get_clocks "$CLK1_NAME $CLK2_NAME ALU_CLK UART_RX_CLK UART_TX_CLK"]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK1_NAME ALU_CLK"]                                 -group [get_clocks "$CLK2_NAME UART_TX_CLK UART_RX_CLK"]  
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK2_PER]
set out_delay [expr 0.2*$CLK2_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK2_NAME [get_port UART_RX_IN]
#Constrain Output Paths
set_output_delay $out_delay -clock UART_TX_CLK [get_port UART_TX_O]
set_output_delay $out_delay -clock $CLK2_NAME [get_port parity_error]
set_output_delay $out_delay -clock $CLK2_NAME [get_port framing_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_port UART_TX_O]
set_load 0.5 [get_port parity_error]
set_load 0.5 [get_port framing_error]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'SYS_CTRL'
  Processing 'stp_chk'
  Processing 'par_chk'
  Processing 'strt_chk'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm'
  Processing 'UART_RX'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'Serializer'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'ClkDiv_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'BIT_SYNC_0'
  Processing 'fifo_wr'
  Processing 'fifo_rd'
  Processing 'fifo_mem'
  Processing 'Async_fifo'
  Processing 'DATA_SYNC'
  Processing 'RST_SYNC_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'deserializer_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_dec_1'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'uart_rx_fsm_DW01_cmp6_0'
  Processing 'uart_rx_fsm_DW01_sub_0'
  Processing 'uart_rx_fsm_DW01_cmp6_1'
  Processing 'uart_rx_fsm_DW01_dec_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   44211.0      0.00       0.0       0.5                          
    0:00:04   44211.0      0.00       0.0       0.5                          
    0:00:04   44211.0      0.00       0.0       0.5                          
    0:00:04   44211.0      0.00       0.0       0.5                          
    0:00:04   44211.0      0.00       0.0       0.5                          
    0:00:04   23170.4      0.00       0.0       0.0                          
    0:00:04   23136.3      0.00       0.0       0.0                          
    0:00:04   23136.3      0.00       0.0       0.0                          
    0:00:04   23136.3      0.00       0.0       0.0                          
    0:00:04   23117.4      0.00       0.0       0.0                          
    0:00:04   23117.4      0.00       0.0       0.0                          
    0:00:04   23117.4      0.00       0.0       0.0                          
    0:00:04   23117.4      0.00       0.0       0.0                          
    0:00:04   23117.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   23117.4      0.00       0.0       0.0                          
    0:00:04   23117.4      0.00       0.0       0.0                          
    0:00:05   23072.7      0.00       0.0      10.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   23072.7      0.00       0.0      10.6                          
    0:00:05   23101.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   23101.0      0.00       0.0       0.0                          
    0:00:05   23101.0      0.00       0.0       0.0                          
    0:00:05   23037.4      0.00       0.0       0.0                          
    0:00:05   23019.8      0.00       0.0       0.0                          
    0:00:05   23004.5      0.00       0.0       0.0                          
    0:00:05   22993.9      0.00       0.0       0.0                          
    0:00:05   22990.4      0.00       0.0       0.0                          
    0:00:05   22990.4      0.00       0.0       0.0                          
    0:00:05   22990.4      0.00       0.0       0.0                          
    0:00:05   22975.1      0.00       0.0       0.0                          
    0:00:05   22975.1      0.00       0.0       0.0                          
    0:00:05   22975.1      0.00       0.0       0.0                          
    0:00:05   22975.1      0.00       0.0       0.0                          
    0:00:05   22975.1      0.00       0.0       0.0                          
    0:00:05   22975.1      0.00       0.0       0.0                          
    0:00:05   22992.7      0.00       0.0       0.0                          
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
#change_name -hier -rule verilog
write_file -format verilog -hierarchy -output "netlists/SYS_TOP.ddc"
Writing verilog file '/home/IC/Final_Project/syn/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output "netlists/SYS_TOP_netlist.v"
Writing verilog file '/home/IC/Final_Project/syn/netlists/SYS_TOP_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  "sdf/SYS_TOP.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Final_Project/syn/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit "sdc/SYS_TOP.sdc"
1
####################### reporting ##########################################
report_area -hierarchy   >  "reports/area.rpt"
report_power -hierarchy > "reports/power.rpt"
report_timing -delay_type min -max_paths 20 > "reports/hold.rpt"
report_timing -delay_type max -max_paths 20 > "reports/setup.rpt"
report_clock -attributes > "reports/clocks.rpt"
report_constraint -all_violators -nosplit > "reports/constraints.rpt"
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
375
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 