[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A7200RGTR production of TEXAS INSTRUMENTS from the text:IN\nEN\nSSPG\nOUT\nSNSCSSCIN\nCOUT1.5 V\nGND1.2 V = 0.5 V\n+ 100 mV\n+ 200 mV\n+ 400 mVrefTPS7A7200\nFB\n1.6V\n800mV 400mV 200mV100mV50mVOptionalCFF\n0123456\n1.5V to 1.0V 1.5V to 1.2V1.8V to 1.5V2.5V to 1.8V\n3.0V to 2.5V3.3V to 3.0V5.5V to 5.0V\n0123\nTime (100 µs/div)Output Voltage (V)\nOutput Current (A)Output CurrentOutput Current Slew Rate: 1A/ µs\nG311 \nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nTPS7A7200 2-A,Fast-Transient, Low-Dropout Voltage Regulator\n11Features\n1•Low-Dropout Voltage: 180mVat2A\n•VINRange: 1.5Vto6.5V\n•Configurable Fixed VOUTRange: 0.9Vto3.5V\n•Adjustable VOUTRange: 0.9Vto5V\n•Very Good Load- andLine-Transient Response\n•Stable With Ceramic Output Capacitor\n•1.5% Accuracy Overline, Overload, and\nOvertemperature\n•Programmable Soft Start\n•Power Good (PG) Output\n•3-mm ×3-mm QFN-16 and5-mm ×5-mm\nVQFN-20 Packages\n2Applications\n•Wireless Infrastructure: SerDes, FPGA, DSP™\n•RFComponents: VCO, ADC, DAC, LVDS\n•Set-Top Boxes: Amplifier, ADC, DAC, FPGA, DSP\n•Wireless LAN, Bluetooth®\n•PCs andPrinters\n•Audio andVisual3Description\nThe TPS7A7200 low-dropout (LDO) voltage regulator\nisdesigned forapplications seeking very-low dropout\ncapability (180mVat2A)with aninput voltage from\n1.5Vto6.5V.The TPS7A7200 offers aninnovative,\nuser-configurable, output-voltage setting from 0.9Vto\n3.5V,thus eliminating external resistors and any\nassociated error.\nThe TPS7A7200 has very fast load-transient\nresponse, isstable with ceramic output capacitors,\nand supports abetter than 2%accuracy over line,\nload, and temperature. Asoft-start pinallows foran\napplication to reduce inrush into the load.\nAdditionally, anopen-drain, Power Good signal\nallows forsequencing power rails.\nThe TPS7A7200 isavailable in3-mm ×3-mm,\n16-pin QFN and 5-mm ×5-mm, 20-pin VQFN\npackages.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS7A7200QFN (16) 3.00 mm×3.00 mm\nVQFN (20) 5.00 mm×5.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application\nLoad Transient Response With\nSeven Different Outputs\n2TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfigurations ................................................. 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ..................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 7\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 12\n7.1 Overview ................................................................. 12\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 13\n7.4 Device Functional Modes ........................................ 228Application andImplementation ........................ 23\n8.1 Application Information ............................................ 23\n8.2 Typical Application .................................................. 23\n9Power Supply Recommendations ...................... 27\n10Layout ................................................................... 27\n10.1 Layout Guidelines ................................................. 27\n10.2 Layout Example .................................................... 27\n10.3 Thermal Considerations ........................................ 28\n10.4 Power Dissipation ................................................. 28\n10.5 Estimating Junction Temperature ........................ 29\n11Device And Documentation Support ................. 31\n11.1 Documentation Support ........................................ 31\n11.2 Community Resources .......................................... 31\n11.3 Trademarks ........................................................... 31\n11.4 Electrostatic Discharge Caution ............................ 31\n11.5 Glossary ................................................................ 31\n12Mechanical, Packaging, And Orderable\nInformation ........................................................... 31\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(September 2013) toRevision F Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................ 1\n•Changed name ofsection from Enable andShutdown theDevice toEnable ..................................................................... 21\nChanges from Revision C(May 2012) toRevision D Page\n•Added CFFcapacitor tofront page block diagram .................................................................................................................. 1\n•Added texttoFBpindescription ............................................................................................................................................ 4\n•Added CFFtestcondition andtable note toElectrical Characteristics .................................................................................... 7\n•Deleted maximum value forOutput Current Limit parameter inElectrical Characteristics table ........................................... 7\n•Added CFFcapacitor toFigure 24......................................................................................................................................... 13\n•Added CFFcapacitor toFigure 25......................................................................................................................................... 14\n•Added CFFcapacitor toFigure 26......................................................................................................................................... 15\n•Added CFFcapacitor toFigure 27......................................................................................................................................... 16\n•Added CFFcapacitor toFigure 28......................................................................................................................................... 17\n•Added CFFcapacitor toFigure 29......................................................................................................................................... 18\n•Added CFFcapacitor toFigure 30......................................................................................................................................... 20\n•Changed capacitor values infirstsentence ofOutput Capacitor Requirements section ..................................................... 24\n3TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedChanges from Revision B(April 2012) toRevision C Page\n•Added RGT package toFigure 44....................................................................................................................................... 28\n•Added RGT package toFigure 46....................................................................................................................................... 30\nChanges from Revision A(March 2012) toRevision B Page\n•Changed Accuracy feature bullet ........................................................................................................................................... 1\n•Added RGT (QFN-16) package toFeatures .......................................................................................................................... 1\n•Added RGT package pinout drawing...................................................................................................................................... 4\n•Added RGT package toPinDescriptions table ...................................................................................................................... 4\n•Added RGT (QFN-16) package toThermal Information table................................................................................................ 6\n•Added testconditions forRGT package toOutput Voltage Accuracy parameter .................................................................. 7\nChanges from Original (March 2012) toRevision A Page\n•Changed from product preview toproduction data ................................................................................................................ 1\nOUT\nSNS\nFB\nPG\n50mVIN\nEN\nSS\nNC\n1.6VOUT\n100mV6\n200mV7\nGND8\n400mV9\n800mV101\n2\n3\n4\n515\n14\n13\n12\n1120OUT\n19 18IN\n17IN\n16\nThermal PadGND\n100mV5\n200mV6\nGND7\n400mV8SNS\nFB\nPG\n50mV1\n2\n3\n4EN\nSS\n1.6V\n800mV12\n11\n10\n9\nThermal PadOUT\n16OUT\n15 14IN\n13IN\n4TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated5PinConfigurations\nRGT Package\n16-Pin With Exposed Thermal Pad\nTopViewRGW Package\n20-Pin VQFN With Exposed Thermal Pad\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME RGW RGT\n50mV,\n100mV,\n200mV,\n400mV,\n800mV,\n1.6V5,6,7,\n9,10,114,5,6,\n8,9,10IOutput voltage setting pins. These pins must beconnected toground orleftfloating.\nConnecting these pins toground increases theoutput voltage bythevalue ofthepinname;\nmultiple pins canbesimultaneously connected toGND toselect thedesired output voltage.\nLeave these pins floating (open) when notinuse. See theUser-Configurable Output Voltage\nsection formore details.\nEN 14 12 IEnable pin.Driving thispintologic high enables thedevice; driving thepintologic lowdisables\nthedevice. See theEnable section formore details.\nFB 3 2 IOutput voltage feedback pin.Connected totheerror amplifier. See theUser-Configurable\nOutput Voltage andTraditional Adjustable Configuration sections formore details. TIhighly\nrecommends connecting a220-pF ceramic capacitor from FBpintoOUT.\nGND 8,18 7 — Ground pin.\nIN15,16,\n1713,14 IUnregulated supply voltage pin.TIrecommends connecting aninput capacitor tothispin.See\nInput Capacitor Requirements formore details.\nNC 12 — —Notinternally connected. TheNCpinisnotconnected toanyelectrical node. TIstrongly\nrecommends connecting thispinandthethermal padtoalarge-area ground plane. See the\nPower Dissipation section formore details.\nOUT 1,19,20 15,16 ORegulated output pin.A4.7-μForlarger capacitance isrequired forstability. See Output\nCapacitor Requirements formore details.\nPG 4 3 OActive-high power good pin.Anopen-drain output thatindicates when theoutput voltage\nreaches 90% ofthetarget. See Power Good formore details.\nSNS 2 1 IOutput voltage sense input pin.See theUser-Configurable Output Voltage andTraditional\nAdjustable Configuration sections formore details.\nSS 13 11 —Soft-start pin.Leaving thispinopen provides softstart ofthedefault setting.\nConnecting anexternal capacitor between thispinandtheground enables thesoft-start\nfunction byforming anRC-delay circuit incombination with theintegrated resistance onthe\nsilicon. See theSoft-Start section formore details.\nThermal Pad —TIstrongly recommends connecting thethermal padtoalarge-area ground plane. Ifavailable,\nconnect anelectrically-floating, dedicated thermal plane tothethermal padaswell.\n5TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated isnotimplied. Exposure toabsolute-\nmaximum-rated conditions forextended periods may affect device reliability.\n(2) Theabsolute maximum rating isVIN+0.3Vor+7V,whichever issmaller.6Specifications\n6.1 Absolute Maximum Ratings\nOver operating junction temperature range (unless otherwise noted).(1)\nMIN MAX UNIT\nVoltageIN,PG,EN –0.3 7 V\nSS,FB,SNS, OUT –0.3 VIN+0.3(2)V\n50mV, 100mV, 200mV, 400mV, 800mV, 1.6V –0.3 VOUT+0.3(2)V\nCurrentOUT Internally limited A\nPG(sink current intoIC) 5 mA\nTemperatureOperating virtual junction, TJ –55 160 °C\nStorage, Tstg –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n(1) Foroutput capacitors larger than 47µF,afeedforward capacitor ofatleast 220pFmust beused.6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Supply voltage 1.425 6.5 V\nVOUT Output voltage 0.9 5 V\nVEN Enable voltage 0 6.5 V\nVPG Pullup voltage 0 6.5 V\nAny-out voltage50mV, 100mV, 200mV,\n400mV, 800mV, 1.6V0 VOUT V\nIOUT Output current 0 2 A\nCOUT Output capacitance 4.7 200(1)µF\nCF Feedforward capacitance 0 100 nF\nTJ Junction temperature –40 125 °C\n6TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Forthermal estimates ofthisdevice based onprinted-circuit-board (PCB) copper area, seetheTIPCB Thermal Calculator .\n(3) Thermal data fortheRGW package isderived bythermal simulations based onJEDEC-standard methodology asspecified inthe\nJESD51 series. Thefollowing assumptions areused inthesimulations:\n(a)i.RGW: The exposed pad isconnected tothe PCB ground layer through a4×4thermal via array.\nii.RGT: Theexposed padisconnected tothePCB ground layer through a2×2thermal viaarray.\n(b)i.RGW: Both the top and bottom copper layers have adedicated pattern for 4% copper coverage.\nii.RGT: Both thetopandbottom copper layers have adedicated pattern for5%copper coverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3-inch ×3-inch copper area.\nTounderstand theeffects ofthecopper area onthermal performance, see thePower Dissipation and Estimating Junction\nTemperature sections.6.4 Thermal Information\nTHERMAL METRIC(1)(2)TPS7A7200(3)\nUNIT RGW (VQFN) RGT (QFN)\n20PINS 16PINS\nRθJA Junction-to-ambient thermal resistance 35.7 44.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 33.6 54.3 °C/W\nRθJB Junction-to-board thermal resistance 15.2 17.2 °C/W\nψJT Junction-to-top characterization parameter 0.4 1.1 °C/W\nψJB Junction-to-board characterization parameter 15.4 17.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 3.8 3.8 °C/W\n7TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated(1) When VOUT≤3.5V,VIN≥(VOUT+0.3V)or1.425 V,whichever isgreater; when VOUT>3.5V,VIN≥(VOUT+0.5V).\n(2) VOUT(TARGET) isthecalculated target VOUTvalue from theoutput voltage setting pins: 50mV, 100mV, 200mV, 400mV, 800mV, and1.6V\ninfixed configuration, ortheexpected VOUTvalue setbyexternal feedback resistors inadjustable configuration.\n(3) This 50-Ωload isdisconnected when thetestconditions specify anIOUTvalue.\n(4) CFFisthecapacitor between FBpinandOUT\n(5) R2isthebottom-side ofthefeedback resistor between theFBpinandOUT. See Figure 30fordetails.\n(6) When theTPS7A7200 isconnected toexternal feedback resistors attheFBpin,external resistor tolerances arenotincluded.\n(7) TheTPS7A7200 isnottested atVOUT=0.9V,2.7V≤VIN≤6.5V,and500mA≤IOUT≤2Abecause thepower dissipation ishigher\nthan themaximum rating ofthepackage. Also, thisaccuracy specification does notapply onanyapplication condition thatexceeds the\npower dissipation limit ofthepackage.\n(8) V(DO)isnotdefined foroutput voltage settings less than 1.2V.6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),1.425 V≤VIN≤6.5V,VIN≥VOUT(TARGET) +0.3Vor\nVIN≥VOUT(TARGET) +0.5V(1)(2),OUT connected to50ΩtoGND(3),VEN=1.1V,COUT=10μF,CSS=10nF,CFF=0pF(RGW\npackage), CFF=220pF(RGT package)(4),andPGpinpulled uptoVINwith 100kΩ,27kΩ≤R2≤33kΩforadjustable\nconfiguration(5),unless otherwise noted.\nTypical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range 1.425 6.5 V\nV(SS) SSpinvoltage 0.5 V\nVOUTOutput voltage range Adjustable with external feedback resistors 0.9 5\nV\nFixed with voltage setting pins 0.9 3.5\nOutput voltage accuracy(6)(7)RGT package only, adjustable, –40°C≤TA≤85°C,\n25mA≤IOUT≤2A–1.5% 1.5%\nRGT package only, fixed, –40°C≤TA≤85°C,\n25mA≤IOUT≤2A–2% 2%\nAdjustable, 25mA≤IOUT≤2A –2% 2%\nFixed, 25mA≤IOUT≤2A –3% 3%\nΔVO(ΔVI) Line regulation IOUT=25mA 0.01 %/V\nΔVO(ΔIO) Load regulation 25mA≤IOUT≤2A 0.1 %/A\nV(DO) Dropout voltage(8)VOUT≤3.3V,IOUT=2A,V(FB)=GND 180 mV\n3.3V<VOUT,IOUT=2A,V(FB)=GND 470 mV\nI(LIM) Output current limitVOUTforced at0.9×VOUT(TARGET) ,VIN=3.3V,\nVOUT(TARGET) =0.9V2.4 3.1 A\nI(GND) GND pincurrentFullload, IOUT=2A 2.6 mA\nMinimum load, VIN=6.5V,\nVOUT(TARGET) =0.9V,IOUT=25mA4 mA\nShutdown, PG=(open), VIN=6.5V,\nVOUT(TARGET) =0.9V,V(EN)<0.5V0.1 5μA\nI(EN) ENpincurrent VIN=6.5V,V(EN)=0Vand6.5V ±0.1 μA\nVIL(EN)ENpinlow-level input voltage\n(disable device)0 0.5 V\nVIH(EN)ENpinhigh-level input voltage\n(enable device)1.1 6.5 V\nVIT(PG) PGpinthreshold Forthedirection PG↓with decreasing VOUT 0.85V OUT 0.9V OUT 0.96V OUT V\nVhys(PG) PGpinhysteresis ForPG↑ 0.02V OUT V\nVOL(PG) PGpinlow-level output voltage VOUT<VIT(PG) ,IPG=–1mA(current intodevice) 0.4 V\nIlkg(PG) PGpinleakage current VOUT>VIT(PG) ,V(PG)=6.5V 1μA\nI(SS) SSpincharging current V(SS)=GND, VIN=3.3V 3.5 5.1 7.2 μA\nVn Output noise voltageBW=100Hzto100kHz,\nVIN=1.5V,VOUT=1.2V,IOUT=2A40.65 μVRMS\nTsd Thermal shutdown temperatureShutdown, temperature increasing 160 °C\nReset, temperature decreasing 140 °C\nTJ Operating junction temperature –40 125 °C\n050100150200250300\n0 0.5 1 1.5 2\nOutput Current (A)Dropout Voltage (mV)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CVIN = 1.5 V\nFB = GND\nG011 \n050100150200250300\n1 2 3 4 5 5.5\nInput Voltage (V)Dropout Voltage (mV)−40°C\n0°C\n25°C\n85°C\n105°C\n125°C\nIOUT = 2 A\nFB = GND and plot V IN−VOUT\nG014 \n0.8730.8820.8910.90.9090.9180.927\n0 0.5 1 1.5 2\nOutput Current (A)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CY−axis scale is 1%Vout/div\nVIN = 1.425 V\nVOUT(TARGET) = 0.9 V\n400mV pin  to GND;  50mV, 100mV\n200mV, 800mV, 1.6V pins   open\nG201 \n3.3953.433.4653.53.5353.573.605\n0 0.5 1 1.5 2\nOutput Current (A)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°C\nY−axis scale is 1%Vout/divVIN = 3.8 V\nVOUT(TARGET) = 3.5 V\n200mV, 400mV, 800mV, 1.6V pins\nto GND;  50mV, 100mV pins   open\nG204 \n0.8730.8820.8910.90.9090.9180.927\n0 0.5 1 1.5 2\nOutput Current (A)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CY−axis scale is 1%Vout/div\nVIN = 1.425 V\nR1 = 24.1 k Ω, R2 = 30.1 k Ω\nG001 \n4.854.94.9555.055.15.15\n0 0.5 1 1.5 2\nOutput Current (A)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CY−axis scale is 1%Vout/div\nVIN = 5.3 V\nR1 = 271 kΩ, R2 = 30.1 k Ω\nG004 \n8TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated6.6 Typical Characteristics\nAtTJ=25°C,VIN=VOUT(TARGET) +0.3V,IOUT=25mA, V(EN)=VIN,CIN=10μF,COUT=10μF,C(SS)=10nF,andthePGpin\npulled uptoVINwith 100-kΩpullup resistor, unless otherwise noted.\nFigure 1.Load Regulation (0.9V,Adjustable) Figure 2.Load Regulation (5.0V,Adjustable)\nFigure 3.Load Regulation (0.9V,Fixed BySetting Pins) Figure 4.Load Regulation (3.5V,Fixed BySetting Pins)\nFigure 5.Dropout Voltage vsOutput Current Figure 6.Dropout Voltage vsTemperature\n0.81.21.622.42.83.23.6\n0.8 1.2 1.6 2 2.4 2.8 3.2 3.6\nVOUT(TARGET) (V)Actual Output Voltage (V)\nVIN = 4 V\nIOUT = 50 mA\nG020 \n−1−0.8−0.6−0.4−0.200.20.40.60.81\n0.8 1.2 1.6 2 2.4 2.8 3.2 3.6\nVOUT(TARGET) (V)Error in Actual Output Voltage (%)VIN = 4 V\nIOUT = 50 mA\nG021 \n0.8730.8820.8910.90.9090.9180.927\n1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5\nInput Voltage (V)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CY−axis scale is 1%Vout/div\nIOUT = 25 mA\nVOUT(TARGET) = 0.9 V\n400mV pin  to GND;  50mV, 100mV\n200mV, 800mV, 1.6V pins   open\nG206 \n3.3953.433.4653.53.5353.573.605\n5 5.5 6 6.5\nInput Voltage (V)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°C\nY−axis scale is 1%Vout/divIOUT = 25 mA\nVOUT(TARGET) = 3.5 V\n200mV, 400mV, 800mV, 1.6V pins\nto GND;  50mV, 100mV pins   open\nG207 \n0.8730.8820.8910.90.9090.9180.927\n1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5\nInput Voltage (V)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CY−axis scale is 1%Vout/div\nIOUT = 25 mA\nR1 = 24.1 k Ω, R2 = 30.1 k Ω\nG006 \n4.854.94.9555.055.15.15\n5 5.5 6 6.5\nInput Voltage (V)Output Voltage (V)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CY−axis scale is 1%Vout/div\nIOUT = 25 mA\nR1 = 271 kΩ, R2 = 30.1 k Ω\nG007 \n9TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTJ=25°C,VIN=VOUT(TARGET) +0.3V,IOUT=25mA, V(EN)=VIN,CIN=10μF,COUT=10μF,C(SS)=10nF,andthePGpin\npulled uptoVINwith 100-kΩpullup resistor, unless otherwise noted.\nFigure 7.Line Regulation (0.9V,Adjustable) Figure 8.Line Regulation (5V,Adjustable)\nFigure 9.Line Regulation (0.9V,Fixed BySetting Pins) Figure 10.Line Regulation (3.5V,Fixed BySetting Pins)\nFigure 11.Measured Output Voltage vsPin-Setting Figure 12.Accuracy vsPin-Setting\n84858687888990919293949596\n−50 −25 0 25 50 75 100 125\nTemperature (°C)Threshould Voltage (%V OUT)VIN=1.5V\nVIN=6.5VVOUT(TARGET) = 1.2 V\n100mV, 200mV, 400mV pins   to GND\n50mV, 800mV, 1.6V pins   open\n50−Ω resistor between OUT and GND\nG050 \n00.20.40.60.81\n0 0.5 1 1.5 2\nForced PG Pin Current (mA)PG Pin Voltage (V)VIN = 1.5 V, −40 °C\nVIN = 1.5 V, 25 °C\nVIN = 1.5 V, 125 °C\nVIN = 6.5 V, −40 °C\nVIN = 1.5 V, 25 °C\nVIN = 1.5 V, 125 °C\nSpec limit defined at 1−mA.VOUT(TARGET) = 1.2 V\n100mV, 200mV, 400mV\n   pins to GND\n50mV, 800mV, 1.6V\n    pins open\n50−Ω resistor\n    from OUT to GND\nG051 \n012345\n1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5\nInput Voltage (V)Shutdown Ground Current (µA)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CEN = GND\n50−Ω resistor between OUT and GND\nG032 \n01234\n0 0.5 1 1.5 2 2.5 3 3.5\nForced Output Voltage (V)Current Limit (A)VIN = 4 V\nVOUT(TARGET) = 3.5 V\n200mV, 400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV pins  open\nG041 \n012345\n0 0.5 1 1.5 2\nOutput Current (A)Ground Current (mA)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CVIN = 1.8 V\nVOUT(TARGET) = 1.5 V\n200mV, 800mV pins  to GND\n50mV, 100mV, 200mV, 400mV\n  pins open\nG030 \n012345\n1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5\nInput Voltage (V)Ground Current (mA)−40°C\n0°C\n25°C\n85°C\n105°C\n125°CIOUT = 25 mA\nVOUT(TARGET) = 0.9 V\n400mV pin  to GND;  50mV, 100mV\n200mV, 800mV, 1.6V pins   open\nG033 \n10TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTJ=25°C,VIN=VOUT(TARGET) +0.3V,IOUT=25mA, V(EN)=VIN,CIN=10μF,COUT=10μF,C(SS)=10nF,andthePGpin\npulled uptoVINwith 100-kΩpullup resistor, unless otherwise noted.\nFigure 13.Gnd PinCurrent vsOutput Current Figure 14.GND PinCurrent vsInput Voltage\nFigure 15.GND PinCurrent InShutdown vsTemperature Figure 16.Current Limit vsOutput Voltage (Foldback)\nFigure 17.Power-Good Threshold Voltage vsTemperature Figure 18.Power-Good PinDrive Capability\n3.13.23.33.43.5\nOutput Voltage\n02468\nTime (100 µs/div)Output Voltage (V)\nOutput Current (A)\n Output\nCurrentOutput Current Slew Rate: 1A/ µs\nVOUT(TARGET)=3.3V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG317 \n0102030405060708090100\n10 100 1k 10k 100k 1M 10M\nFrequency (Hz)PSRR (dB)\nVIN=3.6V, I OUT=0.1A\nVIN=3.6V, I OUT=2A\nVIN=3.8V, I OUT=0.1A\nVIN=3.8V, I OUT=2AVOUT(TARGET) = 3.3 V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG071 \n11.11.21.31.4\nOutput Voltage\n02468\nTime (100 µs/div)Output Voltage (V)\nOutput Current (A)\n Output\nCurrentOutput Current Slew Rate: 1A/ µs\nVOUT(TARGET)=1.2V\n100mV, 200mV, 400mV pins   to GND\n50mV, 800mV, 1.6V pins   open\nG314 \n0.010.1110\n10 100 1k 10k 100k\nFrequency (Hz)Output Spectral Noise Density (µV/ Hz)VOUT(TARGET) = 0.9 V\nVOUT(TARGET) = 1.2 V\nVOUT(TARGET) = 3.3 V\nVIN = VOUT(TARGET) + 0.3 V\nIOUT = 2 A\n100 Hz to 100 kHz RMS Noise\n     0.9 V: 37.43 µV RMS\n     1.2 V: 40.65 µV RMS\n     3.3 V: 82.59 µV RMS\nG061 \n0.010.1110\n10 100 1k 10k 100k\nFrequency (Hz)Output Spectral Noise Density (µV/ Hz)\nCSS = 100nF, C OUT = 100µF\nCSS = 100nF, C OUT = 10µF\nCSS = 10nF,   C OUT = 100µF\nCSS = 10nF,   C OUT = 10µF\nCSS = 1nF,     C OUT = 100µF\nCSS = 1nF,     C OUT = 10µFVIN = 1.8 V, I OUT = 1 A\nVOUT(TARGET) = 1.5 V\n200mV, 800mV pins  to GND\n50mV, 100mV, 400mV, 1.6V pins   open\nG063 \n11TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\nAtTJ=25°C,VIN=VOUT(TARGET) +0.3V,IOUT=25mA, V(EN)=VIN,CIN=10μF,COUT=10μF,C(SS)=10nF,andthePGpin\npulled uptoVINwith 100-kΩpullup resistor, unless otherwise noted.\nFigure 19.Noise Spectral Density ByOutput Voltage Figure 20.Noise Spectral Density ByExternal Capacitors\nFigure 21.Power-Supply Ripple Rejection vsFrequencyFigure 22.Load Transient Response (VOUT=1.2V)\nFigure 23.Load Transient Response (VOUT=3.3V)\nThermal\nProtectionOUT\nPGIN\nSS\nEN HysteresisCurrent\nLimit\nUVLO\n1.2-V Reference\n0.45 V\nGNDCSSCharge\nPump\n0.5-V Reference\n70 kΩ50 kΩ\n50 kΩ\n3.2R\n32R 16R 8R 4R 2R 1RFBSNS\n1.6V 800mV 400mV 200mV 100mV 50mV700-µs\nDelay\nOptional\n12TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheTPS7A7200 belongs toafamily ofnew-generation LDO regulators thatuses innovative circuitry tooffer very\nlowdropout voltage along with theflexibility ofaprogrammable output voltage.\nThe dropout voltage forthis LDO regulator family is0.18 Vat2A.This voltage isideal formaking the\nTPS7A7200 intoapoint-of-load (POL) regulator because 0.18 Vat2Aislower than anyvoltage gapamong the\nmost common voltage rails: 1.2V,1.5V,1.8V,2.5V,3V,and3.3V.This device offers afully user-configurable\noutput voltage setting method. The TPS7A7200 output voltage can beprogrammed toany target value from\n0.9Vto3.5Vin50-mV steps.\nAnother bigadvantage ofusing theTPS7A7200 isthewide range ofavailable operating input voltages: from\n1.5Vto6.5V.TheTPS7A7200 also hasvery good lineandload transient response. Allthese features allow the\nTPS7A7200 tomeet most voltage-regulator needs forunder 6-Vapplications, using only onedevice soless time\nisspent oninventory control.\nTexas Instruments also offers different output current ratings with other family devices: theTPS7A7100 (1A)and\nTPS7A7300 (3A).\n7.2 Functional Block Diagram\nNOTE: 32R =1.024 MΩ(that is,1R=32kΩ).\nV = 0.9 VOUT = 0.5 V + 400 mV\n0.5 V is Vref\nV = 0.5 V (1 + 3.2R/4R) /c180OUT3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNS\nFBFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nOptionalCFF\nCFF\n13TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 User-Configurable Output Voltage\nUnlike traditional LDO devices, theTPS7A7200 comes with only one orderable part number. There isno\nadjustable orfixed output voltage option. The output voltage oftheTPS7A7200 isselectable inaccordance with\nthenames given totheoutput voltage setting pins: 50mV, 100mV, 200mV, 400mV, 800mV, and1.6V.For\neach pinconnected totheground, theoutput voltage setting increases bythevalue associated with that pin\nname, starting from thevalue ofthereference voltage of0.5V.Floating thepins hasnoeffect ontheoutput\nvoltage. Figure 24through Figure 29show examples ofhow toprogram theoutput voltages.\nFigure 24.0.9-V Configuration\nV = 1.2 VOUT = 0.5 V + 100 mV + 200 mV + 400 mV\n0.5 V is Vref\nV = 0.5 V (1 + 3.2R/2.29R)     2.29R is parallel resistance of 16R, 8R, and 4R. /c180OUT3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNSFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nOptionalCFF\nFBCFF\n14TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFeature Description (continued)\nFigure 25.1.2-V Configuration\nV = 1.8 VOUT = 0.5 V + 100 mV + 400 mV + 800 mV\n0.5 V is Vref\nV = 0.5 V (1 + 3.2R/1.23R)     1.23R is parallel resistance of 16R, 4R, and 2R. /c180OUT3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNSFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VFBCFFOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nOptionalCFF\n15TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFeature Description (continued)\nFigure 26.1.8-V Configuration\nV = 2.5 VOUT = 0.5 V +  400 mV + 1.6 V\n0.5 V is Vref\nV = 0.5 V (1 + 3.2R/0.8R)     0.8R is parallel resistance of 4R and 1R. /c180OUT3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNSFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nOptionalCFF\nFBCFF\n16TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFeature Description (continued)\nFigure 27.2.5-V Configuration\nV = 3.3 VOUT = 0.5 V +  400 mV + 800 mV + 1.6 V\n0.5 V is Vref\nV = 0.5 V (1 + 3.2R/0.571R)     0.571R is parallel resistance of 4R, 2R, and 1R. /c180OUT3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNSFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nOptionalCFF\nFBCFF\n17TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFeature Description (continued)\nFigure 28.3.3-V Configuration\nV = 3.5 VOUT = 0.5 V +  200 mV + 400 mV + 800 mV + 1.6 V\n0.5 V is Vref\nV = 0.5 V (1 + 3.2R/0.533R)     0.533R is parallel resistance of 8R, 4R, 2R, and 1R. /c180OUT3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNSFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nOptional\nFBCFFCFF\n18TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFeature Description (continued)\nFigure 29.3.5-V Configuration\nSee Table 1forafulllistoftarget output voltages andcorresponding pinsettings. The voltage setting pins have\nabinary weight; therefore, theoutput voltage canbeprogrammed toanyvalue from 0.9Vto3.5Vin50-mV\nsteps.\nFigure 11andFigure 12show thisoutput voltage programming performance.\n19TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFeature Description (continued)\nSPACE\nNOTE\nAny output voltage setting that isnotlisted inTable 1isnotcovered inElectrical\nCharacteristics .For output voltages greater than 3.5V,use atraditional adjustable\nconfiguration (see theTraditional Adjustable Configuration section).\nTable 1.User Configurable Output Voltage Setting\nVOUT(TARGET)\n(V)50mV 100mV 200mV 400mV 800mV 1.6VVOUT(TARGET)\n(V)50mV 100mV 200mV 400mV 800mV 1.6V\n0.9 open open open GND open open 2.25 GND GND open open open GND\n0.95 GND open open GND open open 2.3 open open GND open open GND\n1 open GND open GND open open 2.35 GND open GND open open GND\n1.05 GND GND open GND open open 2.4 open GND GND open open GND\n1.1 open open GND GND open open 2.45 GND GND GND open open GND\n1.15 GND open GND GND open open 2.5 open open open GND open GND\n1.2 open GND GND GND open open 2.55 GND open open GND open GND\n1.25 GND GND GND GND open open 2.6 open GND open GND open GND\n1.3 open open open open GND open 2.65 GND GND open GND open GND\n1.35 GND open open open GND open 2.7 open open GND GND open GND\n1.4 open GND open open GND open 2.75 GND open GND GND open GND\n1.45 GND GND open open GND open 2.8 open GND GND GND open GND\n1.5 open open GND open GND open 2.85 GND GND GND GND open GND\n1.55 GND open GND open GND open 2.9 open open open open GND GND\n1.6 open GND GND open GND open 2.95 GND open open open GND GND\n1.65 GND GND GND open GND open 3 open GND open open GND GND\n1.7 open open open GND GND open 3.05 GND GND open open GND GND\n1.75 GND open open GND GND open 3.1 open open GND open GND GND\n1.8 open GND open GND GND open 3.15 GND open GND open GND GND\n1.85 GND GND open GND GND open 3.2 open GND GND open GND GND\n1.9 open open GND GND GND open 3.25 GND GND GND open GND GND\n1.95 GND open GND GND GND open 3.3 open open open GND GND GND\n2 open GND GND GND GND open 3.35 GND open open GND GND GND\n2.05 GND GND GND GND GND open 3.4 open GND open GND GND GND\n2.1 open open open open open GND 3.45 GND GND open GND GND GND\n2.15 GND open open open open GND 3.5 open open GND GND GND GND\n2.2 open GND open open open GND\n3.2R\n32R 16R 8R 4R 2R 1RVIN\nOUT\nSNS\nFBFB\n0.5 V\n50mV 100mV 200mV 400mV 800mV 1.6VOUT\nSNS\nFB\nPG\n50mVIN\nThermal PadEN\nSS\nNC\n1.6V\n100mV 200mV GND 400mV 800mVOUT OUT GNDIN IN\nR1\nR2R1\nR2\nOptional\nV =OUT /c1800.500(R + R )1 2\nR2CFF\nCFF\n20TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated7.3.2 Traditional Adjustable Configuration\nForanyoutput voltage target thatisnotsupported intheUser-Configurable Output Voltage section, atraditional\nadjustable configuration with external-feedback resistors canbeused with theTPS7A7200. Figure 30shows how\ntoconfigure theTPS7A7200 asanadjustable regulator with anequation andTable 2listsrecommended pairs of\nfeedback resistor values.\nNOTE\nThebottom side offeedback resistor R2inFigure 30must beintherange of27kΩto33\nkΩtomaintain thespecified regulation accuracy.\nFigure 30.Traditional Adjustable Configuration With External Resistors\nTable 2.Recommended Feedback-Resistor Values\nVOUT(TARGET)\n(V)E96SERIES R40SERIES\nR1(kΩ) R2(kΩ) R1(kΩ) R2(kΩ)\n1 30.1 30.1 30 30\n1.2 39.2 28 43.7 31.5\n1.5 61.9 30.9 60 30\n1.8 80.6 30.9 80 30.7\n1.9 86.6 30.9 87.5 31.5\n2.5 115 28.7 112 28\n3 147 29.4 150 30\n3.3 165 29.4 175 31.5\n5 280 30.9 243 27.2\n21TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated7.3.3 Undervoltage Lockout (UVLO)\nThe TPS7A7200 uses anundervoltage lockout circuit tokeep theoutput shut offuntil theinternal circuitry is\noperating properly. TheUVLO circuit hasadeglitch feature thattypically ignores undershoot oftheinput voltage\nupon theevent ofdevice start-up. Still, apoor input lineimpedance may cause asevere input voltage drop when\nthedevice powers on.Asexplained intheInput Capacitor Requirements section, theinput lineimpedance must\nbewell-designed.\n7.3.4 Soft-Start\nTheTPS7A7200 hasanSSpinthatprovides asoft-start (slow start) function.\nByleaving theSSpinopen, theTPS7A7200 performs asoft-start byitsdefault setting.\nAsshown inFunctional Block Diagram ,byconnecting acapacitor between theSSpinandtheground, theCSS\ncapacitor forms anRCpair together with theintegrated 50-kΩresistor. The RCpair operates asanRC-delay\ncircuit forthesoft-start together with theinternal 700-µsdelay circuit.\nTherelationship between CSSandthesoft-start time isshown inFigure 40through Figure 42.\n7.3.5 Current Limit\nTheTPS7A7200 internal current limit circuitry protects theregulator during fault conditions. During acurrent limit\nevent, theoutput sources afixed amount ofcurrent thatismostly independent oftheoutput voltage. Thecurrent\nlimit function isprovided asafail-safe mechanism andisnotintended tobeused regularly. Donotdesign any\napplications tousethiscurrent limit function asapartofexpected normal operation. Extended periods ofcurrent\nlimit operation degrade device reliability.\nPowering onthedevice with theenable pin,orincreasing theinput voltage above theminimum operating voltage\nwhile alow-impedance short exists ontheoutput ofthedevice, may result inasequence ofhigh-current pulses\nfrom theinput totheoutput ofthedevice. The energy consumed bythedevice isminimal during these events;\ntherefore, there isnofailure risk. Additional input capacitance helps tomitigate theload transient requirement of\ntheupstream supply during these events.\n7.3.6 Enable\nThe ENpinswitches theenable anddisable (shutdown) states oftheTPS7A7200. Alogic high input attheEN\npinenables thedevice; alogic lowinput disables thedevice. When disabled, thedevice current consumption is\nreduced.\n7.3.7 Power Good\nThe TPS7A7200 has apower good function that works with thePGoutput pin. When theoutput voltage\nundershoots thethreshold voltage VIT(PG) during normal operation, thePGopen-drain output turns from ahigh-\nimpedance state toalow-impedance state. When theoutput voltage exceeds theVIT(PG) threshold byanamount\ngreater than thePGhysteresis, Vhys(PG) ,thePGopen-drain output turns from alow-impedance state tohigh-\nimpedance state. Byconnecting apullup resistor (usually between OUT andPGpins), anydownstream device\ncanreceive anactive-high enable logic signal.\nWhen setting theoutput voltage toless than 1.8Vand using apullup resistor between OUT and PGpins,\ndepending onthedownstream device specifications, thedownstream device may notaccept thePGoutput asa\nvalid high-level logic voltage. Insuch cases, place apullup resistor between INandPGpins, notbetween OUT\nandPGpins.\nFigure 18shows theopen-drain output drive capability. The on-resistance oftheopen-drain transistor is\ncalculated using Figure 18,andisapproximately 200Ω.Anypullup resistor greater than 10kΩworks fineforthis\npurpose.\n22TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•Theinput voltage isatleast ashigh asVIN(MIN) .\n•Theinput voltage isgreater than thenominal output voltage added tothedropout voltage.\n•The enable voltage has previously exceeded theenable rising threshold voltage and has notdecreased\nbelow theenable falling threshold.\n•Theoutput current isless than thecurrent limit.\n•Thedevice junction temperature isless than themaximum specified junction temperature.\n7.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthismode ofoperation, the\noutput voltage isthesame astheinput voltage minus thedropout voltage. The transient performance ofthe\ndevice issignificantly degraded because thepass device (such asabipolar junction transistor, orBJT) isin\nsaturation and nolonger controls thecurrent through theLDO. Line orload transients indropout canresult in\nlarge output voltage deviations.\n7.4.3 Disabled\nThedevice isdisabled under thefollowing conditions:\n•Theenable voltage isless than theenable falling threshold voltage orhasnotyetexceeded theenable rising\nthreshold.\n•Thedevice junction temperature isgreater than thethermal shutdown temperature.\nTable 3liststheconditions thatlead tothedifferent modes ofoperation.\nTable 3.Device Functional Mode Comparison\nOPERATING MODEPARAMETER\nVIN VEN IOUT TJ\nNormal modeVIN>VOUT(NOM) +VDO\nandVIN>VIN(MIN)VEN>VIH(EN) IOUT<I(LIM) TJ<125°C\nDropout mode VIN<VOUT(NOM) +VDO VEN>VIH(EN) — TJ<125°C\nDisabled mode (any true\ncondition disables the\ndevice)— VEN<VIL(EN) — TJ>160°C\nIN\nEN\nSSPG\nOUT\nSNSCSSCIN\nCOUT1.5 V\nGND1.2 V = 0.5 V\n+ 100 mV\n+ 200 mV\n+ 400 mVrefTPS7A7200\nFB\n1.6V\n800mV 400mV 200mV100mV50mVOptionalCFF\n23TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheisavery-low dropout LDO with very fastload transient response. Theprovides anumber offeatures such as\napower good signal foroutput monitoring, asoft-start pintoreduce inrush currents during start-up, and itis\nsuitable forapplications thatrequire upto3Aofoutput current.\n8.2 Typical Application\nFigure 31.1.2-V Output Using ANY-OUT Pins\n8.2.1 Design Requirements\nTable 4liststhedesign parameters forthisexample.\nTable 4.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage range 1.425 Vto6.5V\nOutput voltage 1.2V\nOutput current rating 3A\nOutput capacitor range 4.7µFto200µF\nfeedforward capacitor range 220pFto100nF\nSoft-Start capacitor range 0to1µF\n24TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 ANY-OUT Programmable Output Voltage\nForANY-OUT operation, theTPS7A7001 does notuseanyexternal resistors tosettheoutput voltage, butuses\ndevice pins labeled 50mV, 100mV, 200mV, 400mV, 800mV, and1.6Vtosettheregulated output voltage.\nEach piniseither connected toground (active) orisleftopen (floating). TheANY-OUT programming issetasthe\nsum oftheinternal reference voltage (V(SS)=0.5V)plus thesum oftherespective voltages assigned toeach\nactive pin. Byleaving allANY-OUT pins open, orfloating, theoutput issettotheminimum possible output\nvoltage equal toV(SS).Bygrounding alloftheANY-OUT pins, theoutput issetto3.65 V.\nWhen using theANY-OUT pins, theSNS pinmust always beconnected between theOUT and FBpins.\nHowever, thefeedforward capacitor must beconnected totheFBpin,nottheSNS pin.\n8.2.2.2 Traditional Adjustable Output Voltage\nForapplications that need theregulated output voltage tobegreater than 3.65 V(orthose that require more\nresolution than the50mVthattheANY-OUT pins provide), thecanalso beusethetraditional adjustable method\nofsetting theregulated output.\nWhen using thetraditional method ofsetting theoutput, theFBpinmust beconnected tothenode connecting\nthetopandbottom resistors oftheresistor divider. TheSNS pinmust beleftfloating.\n8.2.2.3 Input Capacitor Requirements\nAsaresult ofitsvery fasttransient response and low-dropout operation support, itisnecessary toreduce the\nlineimpedance attheinput pinoftheTPS7A7200. Thelineimpedance depends heavily onvarious factors, such\naswire (PCB trace) resistance, wire inductance, andoutput impedance oftheupstream voltage supply (power\nsupply totheTPS7A7200). Therefore, aspecific value fortheinput capacitance cannot berecommended until\nthepreviously listed factors arefinalized.\nInaddition, simple usage oflarge input capacitance canform anunwanted LCresonance incombination with\ninput wire inductance. Forexample, a5-nH inductor and a10-µFinput capacitor form anLCfilter that hasa\nresonance at712kHz. This value of712kHziswellinside thebandwidth oftheTPS7A7200 control loop.\nThe best guideline istouseacapacitor ofupto1µFwith well-designed wire connections (PCB layout) tothe\nupstream supply. Ifitisdifficult tooptimize theinput line, usealarge tantalum capacitor incombination with a\ngood-quality, low-ESR, 1-µFceramic capacitor.\n8.2.2.4 Output Capacitor Requirements\nThe TPS7A7200 isdesigned tobestable with standard ceramic capacitors with capacitance values from 4.7μF\nto47μFwithout afeedforward capacitor. Foroutput capacitors from 47µFto200µFafeedforward capacitor of\natleast 220 pFmust beused. The TPS7A7200 isevaluated using anX5R-type, 10-μFceramic capacitor. TI\nhighly recommends theX5R- andX7R-type capacitors because they have minimal variation invalue andESR\nover temperature. Maximum ESR must beless than 1Ω.\nAswith anyregulator, increasing thesize oftheoutput capacitor reduces overshoot andundershoot magnitude,\nbutincreases duration ofthetransient response.\n00.511.522.533.544.55\nVIN\nVOUT\nTime (1 ms/div) Voltage (V)IN = EN\n50−Ω resistor from OUT to GND\nVOUT(TARGET) = 3.3 V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG302 \n00.511.522.533.544.55\nVIN\nVOUT\nTime (1 ms/div) Voltage (V)IN = EN\n50−Ω resistor from OUT to GND\nVOUT(TARGET) = 3.3 V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG303 \n3.23.43.63.844.24.44.6\nVIN\nVOUT\nTime (20 µs/div) Voltage (V)IOUT=1A, \nVOUT(TARGET)=3.3V\n400mV, 800mV, 1.6V\n    pins to GND\n50mV, 100mV, 200mV\n    pins open\nG300 \n00.511.522.533.544.555.566.57\nVIN\nVOUT\nTime (2 ms/div) Voltage (V)VOUT(TARGET)=3.3V\n400mV, 800mV,\n1.6V pins  to GND\n50mV, 100mV,\n200mV pins  open50−Ω resistor between\n    OUT and GND\nG301 \n11.11.21.31.4\nOutput Voltage\n01234\nTime (100 µs/div)Output Voltage (V)\nOutput Current (A)\n Output\nCurrentOutput Current Slew Rate: 1A/ µs\nVOUT(TARGET)=1.2V\n100mV, 200mV, 400mV pins   to GND\n50mV, 800mV, 1.6V pins   open\nG313 \n3.13.23.33.43.5\nOutput Voltage\n01234\nTime (100 µs/div)Output Voltage (V)\nOutput Current (A)\n Output\nCurrentOutput Current Slew Rate: 1A/ µs\nVOUT(TARGET)=3.3V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG316 \n25TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 32.Load Transient Response (VOUT=1.2V) Figure 33.Load Transient Response (VOUT=3.3V)\nFigure 34.Line Transient Response Figure 35.Power UpandPower Down (IN=EN)\nFigure 36.Turnon Response (IN=EN) Figure 37.Turnoff Response (IN=EN)\n0.11101001000\n1 10 100 1000\nCSS (nF)Softstart Delay (ms)0%VOUT to 90%V OUT\n50−Ω resistor from OUT to GND\nVOUT(TARGET) = 3.3 V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG308 \n00.511.522.533.544.55\nVINVOUT (CSS=0F)\nVENVOUT (CSS=10nF)\nVOUT (CSS=100nF)\nVOUT (CSS=1µF)\nTime (5 ms/div) Voltage (V)VOUT(TARGET) = 3.3 V\n50−Ω resistor from OUT to GND\nG306 \n00.511.522.533.544.55\nVIN VOUT (CSS=0F)\nVEN VOUT (CSS=10nF)\nVOUT (CSS=100nF)\nVOUT (CSS=1µF)\nTime (50 ms/div) Voltage (V)\nVOUT(TARGET) = 3.3 V\n50−Ω resistor from OUT to GND\nG307 \n00.511.522.533.544.55\nVIN VOUT\nVEN\nTime (1 ms/div) Voltage (V)\n50−Ω resistor from OUT to GND\nVOUT(TARGET) = 3.3 V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG304 \n00.511.522.533.544.55\nVIN\nVOUT\nVEN\nTime (1 ms/div) Voltage (V)50−Ω resistor from OUT to GND\nVOUT(TARGET) = 3.3 V\n400mV, 800mV, 1.6V pins   to GND\n50mV, 100mV, 200mV pins   open\nG305 \n26TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedFigure 38.ENPulse OnResponse (Over Stable VIN) Figure 39.ENPulse OffResponse (Over Stable VIN)\nFigure 40.Soft-Start Delay vsCSS(Enlarged View) Figure 41.Soft-Start Delay vsCSS(Reduced View)\nFigure 42.Soft-Start Delay vsCSS\nSNS\nOUT50 mV100 mV\nIN1.6 V\nCIN\nCOUTInput OutputEN\nSS\nGND\nFBPG200 mV400 mV800 mV\nNC\nIN OUTIN OUTGNDCSSR2\nR1Ground\nThermal\nPad\nNotes: C in and C out are 0805 packages \n                   CSS, R1, and R 2  are 0402 packages\nR1 and R2 only needed for adjustable operation\n   Denotes a via to a connection made on another layer\n27TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated9Power Supply Recommendations\nThis device isdesigned foroperation from aninput voltage supply ranging from 1.425 Vto6.5V.This input\nsupply must bewell regulated. The family offast-transient, low-dropout linear regulators achieve stability with a\nminimum output capacitance of4.7μF;however, TIrecommends using 10-μFceramic capacitors forboth the\ninput andoutput tomaximize ACperformance.\n10Layout\n10.1 Layout Guidelines\n•Toimprove ACperformance such asPSRR, output noise, andtransient response, TIrecommends designing\ntheboard with separate ground planes forINandOUT, with each ground plane connected only attheGND\npinofthedevice.\n•Inaddition, theground connection fortheoutput capacitor must connect directly totheGND pinofthedevice.\n•Equivalent series inductance (ESL) and ESR must beminimized tomaximize performance and ensure\nstability.\n•Every capacitor must beplaced asclose aspossible tothedevice andonthesame side ofthePCB asthe\nregulator itself.\n•Donotplace anyofthecapacitors ontheopposite side ofthePCB from where theregulator isinstalled.\n•The use ofvias and long traces isstrongly discouraged because they may impact system performance\nnegatively andeven cause instability.\n•Ifpossible, andtoensure themaximum performance denoted inthisproduct data sheet, usethesame layout\npattern used fortheevaluation board, SLAU430 .\n10.2 Layout Example\nFigure 43.Recommended Layout\n020406080100120\n0 1 2 3 4 5 6 7 8 9 10\nBoard Copper Area (inch2)θJA (°C/W)θJA(RGW)\nθJA(RGT)\nG800 \nR =/c113JA+125 C T /c176 /c45A\nPD\n\x0b \x0cD IN OUT OUTP V V I \x10 u\n28TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated10.3 Thermal Considerations\nThe thermal protection feature disables theoutput when thejunction temperature rises toapproximately 160°C,\nallowing thedevice tocool. When thejunction temperature cools toapproximately 140°C,theoutput circuitry is\nenabled. Depending onpower dissipation, thermal resistance, andambient temperature, thethermal-protection\ncircuit may cycle onandoff.This thermal limit protects thedevice from damage asaresult ofoverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature must belimited to125°Cmaximum. Toestimate themargin\nofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal protection\nistriggered; useworst-case loads and signal conditions. Forgood reliability, thermal protection must trigger at\nleast 35°Cabove themaximum expected ambient condition ofyour particular application. This configuration\nproduces aworst-case junction temperature of125°Catthehighest-expected ambient temperature and worst-\ncase load.\nThe internal-protection circuitry oftheTPS7A7200 hasbeen designed toprotect against overload conditions. It\nwas notintended toreplace proper heatsinking. Continuously running theTPS7A7200 into thermal shutdown\ndegrades device reliability.\n10.4 Power Dissipation\nKnowing thedevice power dissipation andproper sizing ofthethermal plane thatisconnected tothetaborpad\niscritical toavoiding thermal shutdown andensuring reliable operation.\nPower dissipation ofthedevice depends oninput voltage and load conditions and can becalculated using\nEquation 1:\n(1)\nPower dissipation canbeminimized andgreater efficiency canbeachieved byusing thelowest possible input\nvoltage necessary toachieve therequired output voltage regulation.\nOntheVQFN (RGW orRGT) package, theprimary conduction path forheat isthrough theexposed padtothe\nPCB. The pad canbeconnected toground orbeleftfloating; however, itmust beattached toanappropriate\namount ofcopper PCB area toensure thedevice does notoverheat. The maximum junction-to-ambient thermal\nresistance depends onthemaximum ambient temperature, maximum device junction temperature, and power\ndissipation ofthedevice andcanbecalculated using Equation 2:\n(2)\nKnowing themaximum RθJA,theminimum amount ofPCB copper area needed forappropriate heatsinking can\nbeestimated using Figure 44.\nFigure 44.θJAvsBoard Size\nT on□PCBBT on of□IC topT\n1mm\n(a)□Example□RGW□(QFN)□Package□Measurement\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n29TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedPower Dissipation (continued)\nshows thevariation ofθJAasafunction ofground plane copper area intheboard. Itisintended only asa\nguideline todemonstrate theeffects ofheat spreading intheground plane and must notbeused toestimate\nactual thermal performance inrealapplication environments.\nNOTE\nWhen thedevice ismounted onanapplication PCB, TIstrongly recommends usingΨJT\nandΨJB,asexplained intheEstimating Junction Temperature section.\n10.5 Estimating Junction Temperature\nUsing thethermal metricsΨJTandΨJB,asshown intheThermal Information table, thejunction temperature can\nbeestimated with corresponding formulas (given inEquation 3).Forbackwards compatibility, anolderθJC,Top\nparameter islisted aswell.\nWhere:\nPDisthepower dissipation shown byEquation 2.\nTTisthetemperature atthecenter-top oftheICpackage.\nTBisthePCB temperature measured 1mm away from theICpackage onthePCB surface (see\nFigure 45). (3)\nNOTE\nBoth TTand TBcanbemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFormore information about measuring TTand TB,seetheApplication Report SBVA025 ,Using New Thermal\nMetrics .\nFigure 45.Measuring Points ForTTAnd TB\n0510152025\n0 1 2 3 4 5 6 7 8 9 10ψJB(RGW)ψJB(RGT)\nψJT(RGW) ψJT(RGT)\nBoard Copper Area (inch2)ψJT and ψJB (°C/W)\nG801 \n30TPS7A7200\nSBVS136F –MARCH 2012 –REVISED NOVEMBER 2015 www.ti.com\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments IncorporatedEstimating Junction Temperature (continued)\nBylooking atFigure 46,thenew thermal metrics (ΨJTandΨJB)have very little dependency onboard size. That\nis,usingΨJTorΨJBwith Equation 3isagood way toestimate TJbysimply measuring TTorTB,regardless ofthe\napplication board size.\nFigure 46.ΨJTAndΨJBvsBoard Size\nForamore detailed discussion ofwhy TIdoes notrecommend usingθJC(top) todetermine thermal characteristics,\nseeApplication Report SBVA025 ,Using New Thermal Metrics .Forfurther information, seeApplication Report\nSPRA953 ,Semiconductor andICPackage Thermal Metrics .\n31TPS7A7200\nwww.ti.com SBVS136F –MARCH 2012 –REVISED NOVEMBER 2015\nProduct Folder Links: TPS7A7200Submit Documentation Feedback Copyright ©2012 –2015, Texas Instruments Incorporated11Device And Documentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Pros andCons ofUsing aFeedforward Capacitor with aLow-Dropout Regulator ,SBVA042 .\n•Using New Thermal Metrics ,SBVA025 .\n•TPS7A7x00EVM-718 Evaluation Module ,SLAU430 .\n•Semiconductor andICPackage Thermal Metrics ,SPRA953 .\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nDSP, E2E aretrademarks ofTexas Instruments.\nBluetooth isaregistered trademark ofBluetooth SIG, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, And Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A7200RGTR ACTIVE VQFN RGT 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYMQ\nTPS7A7200RGTT ACTIVE VQFN RGT 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYMQ\nTPS7A7200RGWR ACTIVE VQFN RGW 203000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SAC\nTPS7A7200RGWT ACTIVE VQFN RGW 20250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SAC\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS7A7200 :\n•Enhanced Product: TPS7A7200-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A7200RGTR VQFN RGT 163000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS7A7200RGTT VQFN RGT 16250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS7A7200RGWR VQFN RGW 203000 330.0 12.4 5.35.31.18.012.0 Q2\nTPS7A7200RGWT VQFN RGW 20250 180.0 12.4 5.35.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Aug-2017\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A7200RGTR VQFN RGT 163000 367.0 367.0 35.0\nTPS7A7200RGTT VQFN RGT 16250 210.0 185.0 35.0\nTPS7A7200RGWR VQFN RGW 203000 367.0 367.0 35.0\nTPS7A7200RGWT VQFN RGW 20250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 11-Aug-2017\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGW 20\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.65 mm pitch\n4227157/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height\nPLASTIC QUAD FLATPACK-NO LEADRGW0020A\nC\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA5.1\n4.9\n5.1\n4.9\n1 MAX\n0.05\n0.00SEATING PLANE\n(0.1) TYP   3.15±0.1\n2X\n2.616X 0.65\n20X 0.65\n0.4520X 0.36\n0.262X 2.6\nPIN1 ID\n(OPTIONAL)15\n1511\n216 10\n16 20\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271  (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 15X\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METALEXPOSED METAL\nSOLDER MASK DETAILS(   3.15)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)\n(Ø0.2) VIA\n TYP(R0.05) TYP(1.325)\n(1.325)1\n5\n6 10111516 20\n21\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219039 /A   06/2018\nwww.ti.comVQFN  - 1 mm max height RGW0020A\nPLASTIC QUAD FLATPACK-NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n75% PRINTED COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM4X (   1.37)\n(2.6)(4.65)\n(2.6)16X (0.65)\n(4.65)\n20X (0.75)20X (0.31)(R0.05) TYP2X (0.785)2X (0.785)\n1\n5\n6 10111516 20\n21\nMETAL\nTYP\n\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.68 0.07\n16X 0.50.31.00.8\n(DIM A) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9VQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\n0.08SEATING PLANE\n14\n9\n125 8\n16 13\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.68)\n(R0.05)\nALL PAD CORNERS(0.58) TYPVQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.55)\n(R0.05) TYPVQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A7200RGTR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 1.425V to 6.5V
  - Output Voltage (VOUT): Configurable from 0.9V to 3.5V (fixed) or 0.9V to 5V (adjustable)

- **Current Ratings:**
  - Output Current (IOUT): Up to 2A

- **Power Consumption:**
  - Ground Pin Current (IGND): 2.6mA at full load (IOUT = 2A)
  - Shutdown Current: 0.1 to 5µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C
  - Storage Temperature (Tstg): -55°C to 150°C

- **Package Type:**
  - Available in 3-mm × 3-mm QFN-16 and 5-mm × 5-mm VQFN-20 packages

- **Special Features:**
  - Low-Dropout Voltage: 180mV at 2A
  - Programmable Soft Start
  - Power Good (PG) output
  - Very good load and line transient response
  - Stable with ceramic output capacitors
  - 1.5% output voltage accuracy over line, load, and temperature

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS7A7200 is a low-dropout (LDO) voltage regulator designed for applications requiring very low dropout voltage and fast transient response. It features a user-configurable output voltage setting, allowing for a wide range of output voltages without the need for external resistors. The device is optimized for applications that require high performance and efficiency, making it suitable for point-of-load (POL) regulation.

**Typical Applications:**
- **Wireless Infrastructure:** Used in SerDes, FPGA, and DSP applications.
- **RF Components:** Suitable for VCO, ADC, DAC, and LVDS circuits.
- **Consumer Electronics:** Commonly found in set-top boxes, PCs, printers, and audio/visual equipment.
- **Wireless Communication:** Ideal for devices utilizing Bluetooth and WLAN technologies.

This summary encapsulates the essential specifications and applications of the TPS7A7200RGTR, providing a clear understanding of its capabilities and use cases in electronic designs.