
Klecontroller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dc8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08007f68  08007f68  00017f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082a8  080082a8  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  080082a8  080082a8  000182a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082b0  080082b0  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082b0  080082b0  000182b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082b4  080082b4  000182b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  080082b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000960  20000110  080083c8  00020110  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a70  080083c8  00020a70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016f9b  00000000  00000000  00020183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042a7  00000000  00000000  0003711e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016b0  00000000  00000000  0003b3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001144  00000000  00000000  0003ca78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bfa0  00000000  00000000  0003dbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000219f3  00000000  00000000  00059b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009fa4b  00000000  00000000  0007b54f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000063c4  00000000  00000000  0011af9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00121360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000110 	.word	0x20000110
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007f50 	.word	0x08007f50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000114 	.word	0x20000114
 80001dc:	08007f50 	.word	0x08007f50

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <RBuffer_Write>:
#include "main.h"
#include "RingBuffer.h"
#include "stm32f4xx_hal.h"

RBuffer_Status_t RBuffer_Write(RBuffer_t *Buffer,uint8_t Data)
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	460b      	mov	r3, r1
 8000596:	70fb      	strb	r3, [r7, #3]
	uint8_t TmpHead;
	TmpHead = (Buffer->Head + 1) % RBUFFER_SIZE;	//Modulo for looping buffer (from max to 0)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800059e:	3301      	adds	r3, #1
 80005a0:	425a      	negs	r2, r3
 80005a2:	f003 031f 	and.w	r3, r3, #31
 80005a6:	f002 021f 	and.w	r2, r2, #31
 80005aa:	bf58      	it	pl
 80005ac:	4253      	negpl	r3, r2
 80005ae:	73fb      	strb	r3, [r7, #15]
	if(TmpHead == Buffer->Tail)						//Check if buffer is full
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80005b6:	7bfa      	ldrb	r2, [r7, #15]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d101      	bne.n	80005c0 <RBuffer_Write+0x34>
	{
		return RBUFFER_ERROR;
 80005bc:	2301      	movs	r3, #1
 80005be:	e00b      	b.n	80005d8 <RBuffer_Write+0x4c>
	}
	Buffer->RingBuffer[Buffer->Head] = Data;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80005c6:	4619      	mov	r1, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	78fa      	ldrb	r2, [r7, #3]
 80005cc:	545a      	strb	r2, [r3, r1]
	Buffer->Head = TmpHead;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	7bfa      	ldrb	r2, [r7, #15]
 80005d2:	f883 2020 	strb.w	r2, [r3, #32]
	return RBUFFER_OK;
 80005d6:	2300      	movs	r3, #0
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <RBuffer_Read>:

RBuffer_Status_t RBuffer_Read(RBuffer_t *Buffer, uint8_t *Destination)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
	uint8_t TmpTail;
	TmpTail = (Buffer->Tail + 1) % RBUFFER_SIZE;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80005f4:	3301      	adds	r3, #1
 80005f6:	425a      	negs	r2, r3
 80005f8:	f003 031f 	and.w	r3, r3, #31
 80005fc:	f002 021f 	and.w	r2, r2, #31
 8000600:	bf58      	it	pl
 8000602:	4253      	negpl	r3, r2
 8000604:	73fb      	strb	r3, [r7, #15]
	if(Buffer->Tail == Buffer->Head)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000612:	429a      	cmp	r2, r3
 8000614:	d101      	bne.n	800061a <RBuffer_Read+0x36>
	{
		return RBUFFER_ERROR;		//no data to read
 8000616:	2301      	movs	r3, #1
 8000618:	e00c      	b.n	8000634 <RBuffer_Read+0x50>
	}
	*Destination = Buffer->RingBuffer[Buffer->Tail];
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000620:	461a      	mov	r2, r3
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	5c9a      	ldrb	r2, [r3, r2]
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	Buffer->Tail = TmpTail;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	7bfa      	ldrb	r2, [r7, #15]
 800062e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	return RBUFFER_OK;
 8000632:	2300      	movs	r3, #0
}
 8000634:	4618      	mov	r0, r3
 8000636:	3714      	adds	r7, #20
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000646:	463b      	mov	r3, r7
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000652:	4b36      	ldr	r3, [pc, #216]	; (800072c <MX_ADC1_Init+0xec>)
 8000654:	4a36      	ldr	r2, [pc, #216]	; (8000730 <MX_ADC1_Init+0xf0>)
 8000656:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000658:	4b34      	ldr	r3, [pc, #208]	; (800072c <MX_ADC1_Init+0xec>)
 800065a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800065e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000660:	4b32      	ldr	r3, [pc, #200]	; (800072c <MX_ADC1_Init+0xec>)
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000666:	4b31      	ldr	r3, [pc, #196]	; (800072c <MX_ADC1_Init+0xec>)
 8000668:	2201      	movs	r2, #1
 800066a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800066c:	4b2f      	ldr	r3, [pc, #188]	; (800072c <MX_ADC1_Init+0xec>)
 800066e:	2201      	movs	r2, #1
 8000670:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000672:	4b2e      	ldr	r3, [pc, #184]	; (800072c <MX_ADC1_Init+0xec>)
 8000674:	2200      	movs	r2, #0
 8000676:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800067a:	4b2c      	ldr	r3, [pc, #176]	; (800072c <MX_ADC1_Init+0xec>)
 800067c:	2200      	movs	r2, #0
 800067e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000680:	4b2a      	ldr	r3, [pc, #168]	; (800072c <MX_ADC1_Init+0xec>)
 8000682:	4a2c      	ldr	r2, [pc, #176]	; (8000734 <MX_ADC1_Init+0xf4>)
 8000684:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000686:	4b29      	ldr	r3, [pc, #164]	; (800072c <MX_ADC1_Init+0xec>)
 8000688:	2200      	movs	r2, #0
 800068a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800068c:	4b27      	ldr	r3, [pc, #156]	; (800072c <MX_ADC1_Init+0xec>)
 800068e:	2204      	movs	r2, #4
 8000690:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000692:	4b26      	ldr	r3, [pc, #152]	; (800072c <MX_ADC1_Init+0xec>)
 8000694:	2201      	movs	r2, #1
 8000696:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <MX_ADC1_Init+0xec>)
 800069c:	2201      	movs	r2, #1
 800069e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006a0:	4822      	ldr	r0, [pc, #136]	; (800072c <MX_ADC1_Init+0xec>)
 80006a2:	f002 fcdb 	bl	800305c <HAL_ADC_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80006ac:	f001 f862 	bl	8001774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80006b0:	230b      	movs	r3, #11
 80006b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006b4:	2301      	movs	r3, #1
 80006b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80006b8:	2307      	movs	r3, #7
 80006ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006bc:	463b      	mov	r3, r7
 80006be:	4619      	mov	r1, r3
 80006c0:	481a      	ldr	r0, [pc, #104]	; (800072c <MX_ADC1_Init+0xec>)
 80006c2:	f002 ff2d 	bl	8003520 <HAL_ADC_ConfigChannel>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006cc:	f001 f852 	bl	8001774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80006d0:	230c      	movs	r3, #12
 80006d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d8:	463b      	mov	r3, r7
 80006da:	4619      	mov	r1, r3
 80006dc:	4813      	ldr	r0, [pc, #76]	; (800072c <MX_ADC1_Init+0xec>)
 80006de:	f002 ff1f 	bl	8003520 <HAL_ADC_ConfigChannel>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80006e8:	f001 f844 	bl	8001774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006ec:	2301      	movs	r3, #1
 80006ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80006f0:	2303      	movs	r3, #3
 80006f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f4:	463b      	mov	r3, r7
 80006f6:	4619      	mov	r1, r3
 80006f8:	480c      	ldr	r0, [pc, #48]	; (800072c <MX_ADC1_Init+0xec>)
 80006fa:	f002 ff11 	bl	8003520 <HAL_ADC_ConfigChannel>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000704:	f001 f836 	bl	8001774 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000708:	2302      	movs	r3, #2
 800070a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800070c:	2304      	movs	r3, #4
 800070e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000710:	463b      	mov	r3, r7
 8000712:	4619      	mov	r1, r3
 8000714:	4805      	ldr	r0, [pc, #20]	; (800072c <MX_ADC1_Init+0xec>)
 8000716:	f002 ff03 	bl	8003520 <HAL_ADC_ConfigChannel>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000720:	f001 f828 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000724:	bf00      	nop
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	2000012c 	.word	0x2000012c
 8000730:	40012000 	.word	0x40012000
 8000734:	0f000001 	.word	0x0f000001

08000738 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08a      	sub	sp, #40	; 0x28
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a3c      	ldr	r2, [pc, #240]	; (8000848 <HAL_ADC_MspInit+0x110>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d171      	bne.n	800083e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]
 800075e:	4b3b      	ldr	r3, [pc, #236]	; (800084c <HAL_ADC_MspInit+0x114>)
 8000760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000762:	4a3a      	ldr	r2, [pc, #232]	; (800084c <HAL_ADC_MspInit+0x114>)
 8000764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000768:	6453      	str	r3, [r2, #68]	; 0x44
 800076a:	4b38      	ldr	r3, [pc, #224]	; (800084c <HAL_ADC_MspInit+0x114>)
 800076c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800076e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
 800077a:	4b34      	ldr	r3, [pc, #208]	; (800084c <HAL_ADC_MspInit+0x114>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a33      	ldr	r2, [pc, #204]	; (800084c <HAL_ADC_MspInit+0x114>)
 8000780:	f043 0304 	orr.w	r3, r3, #4
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b31      	ldr	r3, [pc, #196]	; (800084c <HAL_ADC_MspInit+0x114>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0304 	and.w	r3, r3, #4
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	4b2d      	ldr	r3, [pc, #180]	; (800084c <HAL_ADC_MspInit+0x114>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a2c      	ldr	r2, [pc, #176]	; (800084c <HAL_ADC_MspInit+0x114>)
 800079c:	f043 0301 	orr.w	r3, r3, #1
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b2a      	ldr	r3, [pc, #168]	; (800084c <HAL_ADC_MspInit+0x114>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = JOY1_ADC_Y_Pin|JOY1_ADC_X_Pin;
 80007ae:	2306      	movs	r3, #6
 80007b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007b2:	2303      	movs	r3, #3
 80007b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b6:	2300      	movs	r3, #0
 80007b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ba:	f107 0314 	add.w	r3, r7, #20
 80007be:	4619      	mov	r1, r3
 80007c0:	4823      	ldr	r0, [pc, #140]	; (8000850 <HAL_ADC_MspInit+0x118>)
 80007c2:	f003 fe0b 	bl	80043dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = JOY2_ADC_Y_Pin|JOY2_ADC_X_Pin;
 80007c6:	2306      	movs	r3, #6
 80007c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ca:	2303      	movs	r3, #3
 80007cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	2300      	movs	r3, #0
 80007d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	4619      	mov	r1, r3
 80007d8:	481e      	ldr	r0, [pc, #120]	; (8000854 <HAL_ADC_MspInit+0x11c>)
 80007da:	f003 fdff 	bl	80043dc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80007de:	4b1e      	ldr	r3, [pc, #120]	; (8000858 <HAL_ADC_MspInit+0x120>)
 80007e0:	4a1e      	ldr	r2, [pc, #120]	; (800085c <HAL_ADC_MspInit+0x124>)
 80007e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80007e4:	4b1c      	ldr	r3, [pc, #112]	; (8000858 <HAL_ADC_MspInit+0x120>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007ea:	4b1b      	ldr	r3, [pc, #108]	; (8000858 <HAL_ADC_MspInit+0x120>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007f0:	4b19      	ldr	r3, [pc, #100]	; (8000858 <HAL_ADC_MspInit+0x120>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <HAL_ADC_MspInit+0x120>)
 80007f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007fe:	4b16      	ldr	r3, [pc, #88]	; (8000858 <HAL_ADC_MspInit+0x120>)
 8000800:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000804:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000806:	4b14      	ldr	r3, [pc, #80]	; (8000858 <HAL_ADC_MspInit+0x120>)
 8000808:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800080c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800080e:	4b12      	ldr	r3, [pc, #72]	; (8000858 <HAL_ADC_MspInit+0x120>)
 8000810:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000814:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000816:	4b10      	ldr	r3, [pc, #64]	; (8000858 <HAL_ADC_MspInit+0x120>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800081c:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <HAL_ADC_MspInit+0x120>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000822:	480d      	ldr	r0, [pc, #52]	; (8000858 <HAL_ADC_MspInit+0x120>)
 8000824:	f003 fa48 	bl	8003cb8 <HAL_DMA_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800082e:	f000 ffa1 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4a08      	ldr	r2, [pc, #32]	; (8000858 <HAL_ADC_MspInit+0x120>)
 8000836:	639a      	str	r2, [r3, #56]	; 0x38
 8000838:	4a07      	ldr	r2, [pc, #28]	; (8000858 <HAL_ADC_MspInit+0x120>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800083e:	bf00      	nop
 8000840:	3728      	adds	r7, #40	; 0x28
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40012000 	.word	0x40012000
 800084c:	40023800 	.word	0x40023800
 8000850:	40020800 	.word	0x40020800
 8000854:	40020000 	.word	0x40020000
 8000858:	20000174 	.word	0x20000174
 800085c:	40026410 	.word	0x40026410

08000860 <Inputs_Init>:
DB_Button_t ButtonRightJ;
DB_Button_t ButtonEncoder;


void Inputs_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af02      	add	r7, sp, #8
	/*Start ADC for Joysticks and init Joystick api library */
	HAL_TIM_Base_Start(&htim3);								//Update event for ADC
 8000866:	4828      	ldr	r0, [pc, #160]	; (8000908 <Inputs_Init+0xa8>)
 8000868:	f005 ff6e 	bl	8006748 <HAL_TIM_Base_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)AdcSamples, 40);	//External trigger conversion source, Scan mode, DMA continuous requests, DMA circular mode
 800086c:	2228      	movs	r2, #40	; 0x28
 800086e:	4927      	ldr	r1, [pc, #156]	; (800090c <Inputs_Init+0xac>)
 8000870:	4827      	ldr	r0, [pc, #156]	; (8000910 <Inputs_Init+0xb0>)
 8000872:	f002 fd47 	bl	8003304 <HAL_ADC_Start_DMA>
	HAL_Delay(50);
 8000876:	2032      	movs	r0, #50	; 0x32
 8000878:	f002 fbcc 	bl	8003014 <HAL_Delay>
	JoyS_Init(&LeftJoystick, &AdcSamplesMean[0], &AdcSamplesMean[1]);
 800087c:	4a25      	ldr	r2, [pc, #148]	; (8000914 <Inputs_Init+0xb4>)
 800087e:	4926      	ldr	r1, [pc, #152]	; (8000918 <Inputs_Init+0xb8>)
 8000880:	4826      	ldr	r0, [pc, #152]	; (800091c <Inputs_Init+0xbc>)
 8000882:	f000 fcd5 	bl	8001230 <JoyS_Init>
	JoyS_Init(&RightJoystick, &AdcSamplesMean[2], &AdcSamplesMean[3]);
 8000886:	4a26      	ldr	r2, [pc, #152]	; (8000920 <Inputs_Init+0xc0>)
 8000888:	4926      	ldr	r1, [pc, #152]	; (8000924 <Inputs_Init+0xc4>)
 800088a:	4827      	ldr	r0, [pc, #156]	; (8000928 <Inputs_Init+0xc8>)
 800088c:	f000 fcd0 	bl	8001230 <JoyS_Init>
	JoyS_SetIdleValues(&LeftJoystick);
 8000890:	4822      	ldr	r0, [pc, #136]	; (800091c <Inputs_Init+0xbc>)
 8000892:	f000 fce8 	bl	8001266 <JoyS_SetIdleValues>
	JoyS_SetIdleValues(&RightJoystick);
 8000896:	4824      	ldr	r0, [pc, #144]	; (8000928 <Inputs_Init+0xc8>)
 8000898:	f000 fce5 	bl	8001266 <JoyS_SetIdleValues>

	/*Start Encoder timer */
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800089c:	213c      	movs	r1, #60	; 0x3c
 800089e:	481a      	ldr	r0, [pc, #104]	; (8000908 <Inputs_Init+0xa8>)
 80008a0:	f006 f852 	bl	8006948 <HAL_TIM_Encoder_Start>

	/*Button debounce init */
	DB_ButtonInit(&ButtonUp, BUTTON_UP_GPIO_Port, BUTTON_UP_Pin, 80, 2000);
 80008a4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008a8:	9300      	str	r3, [sp, #0]
 80008aa:	2350      	movs	r3, #80	; 0x50
 80008ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008b0:	491e      	ldr	r1, [pc, #120]	; (800092c <Inputs_Init+0xcc>)
 80008b2:	481f      	ldr	r0, [pc, #124]	; (8000930 <Inputs_Init+0xd0>)
 80008b4:	f000 f9fe 	bl	8000cb4 <DB_ButtonInit>
	DB_ButtonInit(&ButtonDown, BUTTON_DOWN_GPIO_Port, BUTTON_DOWN_Pin, 80, 2000);
 80008b8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008bc:	9300      	str	r3, [sp, #0]
 80008be:	2350      	movs	r3, #80	; 0x50
 80008c0:	2204      	movs	r2, #4
 80008c2:	491c      	ldr	r1, [pc, #112]	; (8000934 <Inputs_Init+0xd4>)
 80008c4:	481c      	ldr	r0, [pc, #112]	; (8000938 <Inputs_Init+0xd8>)
 80008c6:	f000 f9f5 	bl	8000cb4 <DB_ButtonInit>
	DB_ButtonInit(&ButtonLeftJ, BUTTON_JOY1_GPIO_Port, BUTTON_JOY1_Pin, 80, 2000);
 80008ca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008ce:	9300      	str	r3, [sp, #0]
 80008d0:	2350      	movs	r3, #80	; 0x50
 80008d2:	2201      	movs	r2, #1
 80008d4:	4915      	ldr	r1, [pc, #84]	; (800092c <Inputs_Init+0xcc>)
 80008d6:	4819      	ldr	r0, [pc, #100]	; (800093c <Inputs_Init+0xdc>)
 80008d8:	f000 f9ec 	bl	8000cb4 <DB_ButtonInit>
	DB_ButtonInit(&ButtonRightJ, BUTTON_JOY2_GPIO_Port, BUTTON_JOY2_Pin, 80, 2000);
 80008dc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2350      	movs	r3, #80	; 0x50
 80008e4:	2201      	movs	r2, #1
 80008e6:	4916      	ldr	r1, [pc, #88]	; (8000940 <Inputs_Init+0xe0>)
 80008e8:	4816      	ldr	r0, [pc, #88]	; (8000944 <Inputs_Init+0xe4>)
 80008ea:	f000 f9e3 	bl	8000cb4 <DB_ButtonInit>
	DB_ButtonInit(&ButtonEncoder, BUTTON_ENC_GPIO_Port, BUTTON_ENC_Pin, 80, 2000);
 80008ee:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008f2:	9300      	str	r3, [sp, #0]
 80008f4:	2350      	movs	r3, #80	; 0x50
 80008f6:	2220      	movs	r2, #32
 80008f8:	4911      	ldr	r1, [pc, #68]	; (8000940 <Inputs_Init+0xe0>)
 80008fa:	4813      	ldr	r0, [pc, #76]	; (8000948 <Inputs_Init+0xe8>)
 80008fc:	f000 f9da 	bl	8000cb4 <DB_ButtonInit>
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000890 	.word	0x20000890
 800090c:	200001d4 	.word	0x200001d4
 8000910:	2000012c 	.word	0x2000012c
 8000914:	20000226 	.word	0x20000226
 8000918:	20000224 	.word	0x20000224
 800091c:	2000022c 	.word	0x2000022c
 8000920:	2000022a 	.word	0x2000022a
 8000924:	20000228 	.word	0x20000228
 8000928:	20000244 	.word	0x20000244
 800092c:	40020800 	.word	0x40020800
 8000930:	2000025c 	.word	0x2000025c
 8000934:	40020c00 	.word	0x40020c00
 8000938:	2000027c 	.word	0x2000027c
 800093c:	2000029c 	.word	0x2000029c
 8000940:	40020000 	.word	0x40020000
 8000944:	200002bc 	.word	0x200002bc
 8000948:	200002dc 	.word	0x200002dc

0800094c <HAL_ADC_ConvCpltCallback>:
{
	JoyS_SetIdleValues(&LeftJoystick);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)		//getting 10 samples of ADC, each
{
 800094c:	b480      	push	{r7}
 800094e:	b089      	sub	sp, #36	; 0x24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
	uint32_t ValuesBuffer[4];

	ValuesBuffer[0] = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]
	ValuesBuffer[1] = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	613b      	str	r3, [r7, #16]
	ValuesBuffer[2] = 0;
 800095c:	2300      	movs	r3, #0
 800095e:	617b      	str	r3, [r7, #20]
	ValuesBuffer[3] = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	61bb      	str	r3, [r7, #24]

	for(uint8_t i = 0; i < 37; i+=4)
 8000964:	2300      	movs	r3, #0
 8000966:	77fb      	strb	r3, [r7, #31]
 8000968:	e021      	b.n	80009ae <HAL_ADC_ConvCpltCallback+0x62>
	{
		ValuesBuffer[0] += AdcSamples[i];
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	7ffa      	ldrb	r2, [r7, #31]
 800096e:	4924      	ldr	r1, [pc, #144]	; (8000a00 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000970:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000974:	4413      	add	r3, r2
 8000976:	60fb      	str	r3, [r7, #12]
		ValuesBuffer[1] += AdcSamples[i+1];
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	7ffa      	ldrb	r2, [r7, #31]
 800097c:	3201      	adds	r2, #1
 800097e:	4920      	ldr	r1, [pc, #128]	; (8000a00 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000980:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000984:	4413      	add	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
		ValuesBuffer[2] += AdcSamples[i+2];
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	7ffa      	ldrb	r2, [r7, #31]
 800098c:	3202      	adds	r2, #2
 800098e:	491c      	ldr	r1, [pc, #112]	; (8000a00 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000990:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000994:	4413      	add	r3, r2
 8000996:	617b      	str	r3, [r7, #20]
		ValuesBuffer[3] += AdcSamples[i+3];
 8000998:	69bb      	ldr	r3, [r7, #24]
 800099a:	7ffa      	ldrb	r2, [r7, #31]
 800099c:	3203      	adds	r2, #3
 800099e:	4918      	ldr	r1, [pc, #96]	; (8000a00 <HAL_ADC_ConvCpltCallback+0xb4>)
 80009a0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80009a4:	4413      	add	r3, r2
 80009a6:	61bb      	str	r3, [r7, #24]
	for(uint8_t i = 0; i < 37; i+=4)
 80009a8:	7ffb      	ldrb	r3, [r7, #31]
 80009aa:	3304      	adds	r3, #4
 80009ac:	77fb      	strb	r3, [r7, #31]
 80009ae:	7ffb      	ldrb	r3, [r7, #31]
 80009b0:	2b24      	cmp	r3, #36	; 0x24
 80009b2:	d9da      	bls.n	800096a <HAL_ADC_ConvCpltCallback+0x1e>
	}

	AdcSamplesMean[0] = ValuesBuffer[0]/10;
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	4a13      	ldr	r2, [pc, #76]	; (8000a04 <HAL_ADC_ConvCpltCallback+0xb8>)
 80009b8:	fba2 2303 	umull	r2, r3, r2, r3
 80009bc:	08db      	lsrs	r3, r3, #3
 80009be:	b29a      	uxth	r2, r3
 80009c0:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <HAL_ADC_ConvCpltCallback+0xbc>)
 80009c2:	801a      	strh	r2, [r3, #0]
	AdcSamplesMean[1] = ValuesBuffer[1]/10;
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	4a0f      	ldr	r2, [pc, #60]	; (8000a04 <HAL_ADC_ConvCpltCallback+0xb8>)
 80009c8:	fba2 2303 	umull	r2, r3, r2, r3
 80009cc:	08db      	lsrs	r3, r3, #3
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	4b0d      	ldr	r3, [pc, #52]	; (8000a08 <HAL_ADC_ConvCpltCallback+0xbc>)
 80009d2:	805a      	strh	r2, [r3, #2]
	AdcSamplesMean[2] = ValuesBuffer[2]/10;
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	4a0b      	ldr	r2, [pc, #44]	; (8000a04 <HAL_ADC_ConvCpltCallback+0xb8>)
 80009d8:	fba2 2303 	umull	r2, r3, r2, r3
 80009dc:	08db      	lsrs	r3, r3, #3
 80009de:	b29a      	uxth	r2, r3
 80009e0:	4b09      	ldr	r3, [pc, #36]	; (8000a08 <HAL_ADC_ConvCpltCallback+0xbc>)
 80009e2:	809a      	strh	r2, [r3, #4]
	AdcSamplesMean[3] = ValuesBuffer[3]/10;
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	4a07      	ldr	r2, [pc, #28]	; (8000a04 <HAL_ADC_ConvCpltCallback+0xb8>)
 80009e8:	fba2 2303 	umull	r2, r3, r2, r3
 80009ec:	08db      	lsrs	r3, r3, #3
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	4b05      	ldr	r3, [pc, #20]	; (8000a08 <HAL_ADC_ConvCpltCallback+0xbc>)
 80009f2:	80da      	strh	r2, [r3, #6]
}
 80009f4:	bf00      	nop
 80009f6:	3724      	adds	r7, #36	; 0x24
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	200001d4 	.word	0x200001d4
 8000a04:	cccccccd 	.word	0xcccccccd
 8000a08:	20000224 	.word	0x20000224

08000a0c <Inputs_GetEncoderCount>:

//
// E N C O D E R
//
int8_t Inputs_GetEncoderCount(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
	static uint16_t LastTimerCounter = 0;
	int CounterDif = htim3.Instance->CNT - LastTimerCounter;
 8000a12:	4b11      	ldr	r3, [pc, #68]	; (8000a58 <Inputs_GetEncoderCount+0x4c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a18:	4a10      	ldr	r2, [pc, #64]	; (8000a5c <Inputs_GetEncoderCount+0x50>)
 8000a1a:	8812      	ldrh	r2, [r2, #0]
 8000a1c:	1a9b      	subs	r3, r3, r2
 8000a1e:	607b      	str	r3, [r7, #4]
	if(CounterDif >= 4 || CounterDif <= -4)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2b03      	cmp	r3, #3
 8000a24:	dc03      	bgt.n	8000a2e <Inputs_GetEncoderCount+0x22>
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	f113 0f03 	cmn.w	r3, #3
 8000a2c:	da0d      	bge.n	8000a4a <Inputs_GetEncoderCount+0x3e>
	{
		LastTimerCounter = htim3.Instance->CNT;
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <Inputs_GetEncoderCount+0x4c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <Inputs_GetEncoderCount+0x50>)
 8000a38:	801a      	strh	r2, [r3, #0]
		return (int8_t)(-CounterDif / 4);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	da00      	bge.n	8000a42 <Inputs_GetEncoderCount+0x36>
 8000a40:	3303      	adds	r3, #3
 8000a42:	109b      	asrs	r3, r3, #2
 8000a44:	425b      	negs	r3, r3
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	e000      	b.n	8000a4c <Inputs_GetEncoderCount+0x40>
	}
	else
	{
		return 0;
 8000a4a:	2300      	movs	r3, #0
	}
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	20000890 	.word	0x20000890
 8000a5c:	200002fc 	.word	0x200002fc

08000a60 <Inputs_ButtonsRoutine>:
// B U T T O N S
//


void Inputs_ButtonsRoutine(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	DB_ButtonProcess(&ButtonUp);
 8000a64:	4808      	ldr	r0, [pc, #32]	; (8000a88 <Inputs_ButtonsRoutine+0x28>)
 8000a66:	f000 f971 	bl	8000d4c <DB_ButtonProcess>
	DB_ButtonProcess(&ButtonDown);
 8000a6a:	4808      	ldr	r0, [pc, #32]	; (8000a8c <Inputs_ButtonsRoutine+0x2c>)
 8000a6c:	f000 f96e 	bl	8000d4c <DB_ButtonProcess>
	DB_ButtonProcess(&ButtonRightJ);
 8000a70:	4807      	ldr	r0, [pc, #28]	; (8000a90 <Inputs_ButtonsRoutine+0x30>)
 8000a72:	f000 f96b 	bl	8000d4c <DB_ButtonProcess>
	DB_ButtonProcess(&ButtonLeftJ);
 8000a76:	4807      	ldr	r0, [pc, #28]	; (8000a94 <Inputs_ButtonsRoutine+0x34>)
 8000a78:	f000 f968 	bl	8000d4c <DB_ButtonProcess>
	DB_ButtonProcess(&ButtonEncoder);
 8000a7c:	4806      	ldr	r0, [pc, #24]	; (8000a98 <Inputs_ButtonsRoutine+0x38>)
 8000a7e:	f000 f965 	bl	8000d4c <DB_ButtonProcess>
}
 8000a82:	bf00      	nop
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	2000025c 	.word	0x2000025c
 8000a8c:	2000027c 	.word	0x2000027c
 8000a90:	200002bc 	.word	0x200002bc
 8000a94:	2000029c 	.word	0x2000029c
 8000a98:	200002dc 	.word	0x200002dc

08000a9c <Inputs_ButtonsRegisterCallback>:

void Inputs_ButtonsRegisterCallback(uint8_t ButtonID, void(*PressActionFun)(void), void(*HoldActionFun)(void))
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
 8000aa8:	73fb      	strb	r3, [r7, #15]
	switch(ButtonID)
 8000aaa:	7bfb      	ldrb	r3, [r7, #15]
 8000aac:	2b04      	cmp	r3, #4
 8000aae:	d82b      	bhi.n	8000b08 <Inputs_ButtonsRegisterCallback+0x6c>
 8000ab0:	a201      	add	r2, pc, #4	; (adr r2, 8000ab8 <Inputs_ButtonsRegisterCallback+0x1c>)
 8000ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab6:	bf00      	nop
 8000ab8:	08000acd 	.word	0x08000acd
 8000abc:	08000ad9 	.word	0x08000ad9
 8000ac0:	08000ae5 	.word	0x08000ae5
 8000ac4:	08000af1 	.word	0x08000af1
 8000ac8:	08000afd 	.word	0x08000afd
	{
	case UP_BUTTON:
		DB_ButtonPressCallbackRegister(&ButtonUp, PressActionFun, HoldActionFun);
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	68b9      	ldr	r1, [r7, #8]
 8000ad0:	4810      	ldr	r0, [pc, #64]	; (8000b14 <Inputs_ButtonsRegisterCallback+0x78>)
 8000ad2:	f000 f912 	bl	8000cfa <DB_ButtonPressCallbackRegister>
		break;
 8000ad6:	e018      	b.n	8000b0a <Inputs_ButtonsRegisterCallback+0x6e>
	case DOWN_BUTTON:
		DB_ButtonPressCallbackRegister(&ButtonDown, PressActionFun, HoldActionFun);
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	68b9      	ldr	r1, [r7, #8]
 8000adc:	480e      	ldr	r0, [pc, #56]	; (8000b18 <Inputs_ButtonsRegisterCallback+0x7c>)
 8000ade:	f000 f90c 	bl	8000cfa <DB_ButtonPressCallbackRegister>
		break;
 8000ae2:	e012      	b.n	8000b0a <Inputs_ButtonsRegisterCallback+0x6e>
	case LJ_BUTTON:
		DB_ButtonPressCallbackRegister(&ButtonLeftJ, PressActionFun, HoldActionFun);
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	68b9      	ldr	r1, [r7, #8]
 8000ae8:	480c      	ldr	r0, [pc, #48]	; (8000b1c <Inputs_ButtonsRegisterCallback+0x80>)
 8000aea:	f000 f906 	bl	8000cfa <DB_ButtonPressCallbackRegister>
		break;
 8000aee:	e00c      	b.n	8000b0a <Inputs_ButtonsRegisterCallback+0x6e>
	case RJ_BUTTON:
		DB_ButtonPressCallbackRegister(&ButtonRightJ, PressActionFun, HoldActionFun);
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	68b9      	ldr	r1, [r7, #8]
 8000af4:	480a      	ldr	r0, [pc, #40]	; (8000b20 <Inputs_ButtonsRegisterCallback+0x84>)
 8000af6:	f000 f900 	bl	8000cfa <DB_ButtonPressCallbackRegister>
		break;
 8000afa:	e006      	b.n	8000b0a <Inputs_ButtonsRegisterCallback+0x6e>
	case ENC_BUTTON:
		DB_ButtonPressCallbackRegister(&ButtonEncoder, PressActionFun, HoldActionFun);
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	68b9      	ldr	r1, [r7, #8]
 8000b00:	4808      	ldr	r0, [pc, #32]	; (8000b24 <Inputs_ButtonsRegisterCallback+0x88>)
 8000b02:	f000 f8fa 	bl	8000cfa <DB_ButtonPressCallbackRegister>
		break;
 8000b06:	e000      	b.n	8000b0a <Inputs_ButtonsRegisterCallback+0x6e>
	default:
		break;
 8000b08:	bf00      	nop
	}
}
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	2000025c 	.word	0x2000025c
 8000b18:	2000027c 	.word	0x2000027c
 8000b1c:	2000029c 	.word	0x2000029c
 8000b20:	200002bc 	.word	0x200002bc
 8000b24:	200002dc 	.word	0x200002dc

08000b28 <Inputs_ClearButtonsCallbacks>:

void Inputs_ClearButtonsCallbacks(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
	DB_ButtonPressCallbackRegister(&ButtonUp, NULL, NULL);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	2100      	movs	r1, #0
 8000b30:	480c      	ldr	r0, [pc, #48]	; (8000b64 <Inputs_ClearButtonsCallbacks+0x3c>)
 8000b32:	f000 f8e2 	bl	8000cfa <DB_ButtonPressCallbackRegister>
	DB_ButtonPressCallbackRegister(&ButtonDown, NULL, NULL);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2100      	movs	r1, #0
 8000b3a:	480b      	ldr	r0, [pc, #44]	; (8000b68 <Inputs_ClearButtonsCallbacks+0x40>)
 8000b3c:	f000 f8dd 	bl	8000cfa <DB_ButtonPressCallbackRegister>
	DB_ButtonPressCallbackRegister(&ButtonLeftJ, NULL, NULL);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2100      	movs	r1, #0
 8000b44:	4809      	ldr	r0, [pc, #36]	; (8000b6c <Inputs_ClearButtonsCallbacks+0x44>)
 8000b46:	f000 f8d8 	bl	8000cfa <DB_ButtonPressCallbackRegister>
	DB_ButtonPressCallbackRegister(&ButtonRightJ, NULL, NULL);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4808      	ldr	r0, [pc, #32]	; (8000b70 <Inputs_ClearButtonsCallbacks+0x48>)
 8000b50:	f000 f8d3 	bl	8000cfa <DB_ButtonPressCallbackRegister>
	DB_ButtonPressCallbackRegister(&ButtonEncoder, NULL, NULL);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	4806      	ldr	r0, [pc, #24]	; (8000b74 <Inputs_ClearButtonsCallbacks+0x4c>)
 8000b5a:	f000 f8ce 	bl	8000cfa <DB_ButtonPressCallbackRegister>
}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	2000025c 	.word	0x2000025c
 8000b68:	2000027c 	.word	0x2000027c
 8000b6c:	2000029c 	.word	0x2000029c
 8000b70:	200002bc 	.word	0x200002bc
 8000b74:	200002dc 	.word	0x200002dc

08000b78 <Programs_ClearProgram>:
{
	ProgramToPerform = Program;
}

void Programs_ClearProgram(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
	ProgramToPerform = NULL;
 8000b7c:	4b03      	ldr	r3, [pc, #12]	; (8000b8c <Programs_ClearProgram+0x14>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	20000300 	.word	0x20000300

08000b90 <Programs_PerformProgram>:

Programs_status_t Programs_PerformProgram(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
	Programs_status_t status;
	if(NULL != ProgramToPerform)		//if there is a program to perform
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <Programs_PerformProgram+0x28>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d005      	beq.n	8000baa <Programs_PerformProgram+0x1a>
	{
		status = ProgramToPerform();	//perform it and return it's status
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <Programs_PerformProgram+0x28>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4798      	blx	r3
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	71fb      	strb	r3, [r7, #7]
 8000ba8:	e001      	b.n	8000bae <Programs_PerformProgram+0x1e>
	}
	else
	{
		status = NO_PROGRAM_SET;
 8000baa:	2300      	movs	r3, #0
 8000bac:	71fb      	strb	r3, [r7, #7]
	}
	return status;
 8000bae:	79fb      	ldrb	r3, [r7, #7]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000300 	.word	0x20000300

08000bbc <TestBlinkProgram>:




Programs_status_t TestBlinkProgram(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
	static uint32_t LastTick;
	static uint8_t state = 0;
	static uint8_t blinks = 0;


	if(0 == FirstEntry)
 8000bc0:	4b2f      	ldr	r3, [pc, #188]	; (8000c80 <TestBlinkProgram+0xc4>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d114      	bne.n	8000bf2 <TestBlinkProgram+0x36>
	{
		OLED_ClearBuffer(BLACK);
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f001 fe57 	bl	800287c <OLED_ClearBuffer>
		OLED_MoveCursor(0, 0);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2000      	movs	r0, #0
 8000bd2:	f001 fd99 	bl	8002708 <OLED_MoveCursor>
		OLED_WriteString("Blinks:",WHITE);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	482a      	ldr	r0, [pc, #168]	; (8000c84 <TestBlinkProgram+0xc8>)
 8000bda:	f001 ff19 	bl	8002a10 <OLED_WriteString>
		LastTick = HAL_GetTick();
 8000bde:	f002 fa0d 	bl	8002ffc <HAL_GetTick>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a28      	ldr	r2, [pc, #160]	; (8000c88 <TestBlinkProgram+0xcc>)
 8000be6:	6013      	str	r3, [r2, #0]
		OLED_SendBuffer();
 8000be8:	f001 fe1c 	bl	8002824 <OLED_SendBuffer>
		FirstEntry = 1;
 8000bec:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <TestBlinkProgram+0xc4>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	701a      	strb	r2, [r3, #0]





	if(HAL_GetTick() - LastTick > 1000)
 8000bf2:	f002 fa03 	bl	8002ffc <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	4b23      	ldr	r3, [pc, #140]	; (8000c88 <TestBlinkProgram+0xcc>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000c02:	d934      	bls.n	8000c6e <TestBlinkProgram+0xb2>
	{
		switch(state)
 8000c04:	4b21      	ldr	r3, [pc, #132]	; (8000c8c <TestBlinkProgram+0xd0>)
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d002      	beq.n	8000c12 <TestBlinkProgram+0x56>
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d00e      	beq.n	8000c2e <TestBlinkProgram+0x72>
 8000c10:	e02d      	b.n	8000c6e <TestBlinkProgram+0xb2>
		{
		case 0:
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8000c12:	2201      	movs	r2, #1
 8000c14:	2104      	movs	r1, #4
 8000c16:	481e      	ldr	r0, [pc, #120]	; (8000c90 <TestBlinkProgram+0xd4>)
 8000c18:	f003 fd7c 	bl	8004714 <HAL_GPIO_WritePin>
			LastTick = HAL_GetTick();
 8000c1c:	f002 f9ee 	bl	8002ffc <HAL_GetTick>
 8000c20:	4603      	mov	r3, r0
 8000c22:	4a19      	ldr	r2, [pc, #100]	; (8000c88 <TestBlinkProgram+0xcc>)
 8000c24:	6013      	str	r3, [r2, #0]
			state = 1;
 8000c26:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <TestBlinkProgram+0xd0>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	701a      	strb	r2, [r3, #0]
			break;
 8000c2c:	e01f      	b.n	8000c6e <TestBlinkProgram+0xb2>

		case 1:
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2104      	movs	r1, #4
 8000c32:	4817      	ldr	r0, [pc, #92]	; (8000c90 <TestBlinkProgram+0xd4>)
 8000c34:	f003 fd6e 	bl	8004714 <HAL_GPIO_WritePin>
			LastTick = HAL_GetTick();
 8000c38:	f002 f9e0 	bl	8002ffc <HAL_GetTick>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	4a12      	ldr	r2, [pc, #72]	; (8000c88 <TestBlinkProgram+0xcc>)
 8000c40:	6013      	str	r3, [r2, #0]
			blinks++;
 8000c42:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <TestBlinkProgram+0xd8>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	3301      	adds	r3, #1
 8000c48:	b2da      	uxtb	r2, r3
 8000c4a:	4b12      	ldr	r3, [pc, #72]	; (8000c94 <TestBlinkProgram+0xd8>)
 8000c4c:	701a      	strb	r2, [r3, #0]
			state = 0;
 8000c4e:	4b0f      	ldr	r3, [pc, #60]	; (8000c8c <TestBlinkProgram+0xd0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]

			OLED_MoveCursor(64, 0);
 8000c54:	2100      	movs	r1, #0
 8000c56:	2040      	movs	r0, #64	; 0x40
 8000c58:	f001 fd56 	bl	8002708 <OLED_MoveCursor>
			OLED_WriteInt(blinks, WHITE);
 8000c5c:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <TestBlinkProgram+0xd8>)
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2101      	movs	r1, #1
 8000c62:	4618      	mov	r0, r3
 8000c64:	f001 fefa 	bl	8002a5c <OLED_WriteInt>
			OLED_SendBuffer();
 8000c68:	f001 fddc 	bl	8002824 <OLED_SendBuffer>
			break;
 8000c6c:	bf00      	nop
	}




	if(blinks >= 10)
 8000c6e:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <TestBlinkProgram+0xd8>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b09      	cmp	r3, #9
 8000c74:	d901      	bls.n	8000c7a <TestBlinkProgram+0xbe>
	{
		return PROGRAM_COMPLETED;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e000      	b.n	8000c7c <TestBlinkProgram+0xc0>
	}
	else
	{
		return PROGRAM_IN_PROGESS;
 8000c7a:	2302      	movs	r3, #2
	}

}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000304 	.word	0x20000304
 8000c84:	08007f68 	.word	0x08007f68
 8000c88:	20000308 	.word	0x20000308
 8000c8c:	2000030c 	.word	0x2000030c
 8000c90:	40020400 	.word	0x40020400
 8000c94:	2000030d 	.word	0x2000030d

08000c98 <SetTestBlink>:

void SetTestBlink(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
	ProgramToPerform = &TestBlinkProgram;
 8000c9c:	4b03      	ldr	r3, [pc, #12]	; (8000cac <SetTestBlink+0x14>)
 8000c9e:	4a04      	ldr	r2, [pc, #16]	; (8000cb0 <SetTestBlink+0x18>)
 8000ca0:	601a      	str	r2, [r3, #0]
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	20000300 	.word	0x20000300
 8000cb0:	08000bbd 	.word	0x08000bbd

08000cb4 <DB_ButtonInit>:


#include "debounce.h"

void DB_ButtonInit(DB_Button_t *Button, GPIO_TypeDef* GPIOx, uint16_t Gpio_Pin, uint32_t DebounceTime_ms, uint32_t HoldTime_ms)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	603b      	str	r3, [r7, #0]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	80fb      	strh	r3, [r7, #6]
	Button->Button_Port = GPIOx;
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	605a      	str	r2, [r3, #4]
	Button->Button_Pin = Gpio_Pin;
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	88fa      	ldrh	r2, [r7, #6]
 8000cce:	801a      	strh	r2, [r3, #0]
	Button->DebounceTime_ms = DebounceTime_ms;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	683a      	ldr	r2, [r7, #0]
 8000cd4:	60da      	str	r2, [r3, #12]
	Button->HoldTime_ms = HoldTime_ms;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	69ba      	ldr	r2, [r7, #24]
 8000cda:	609a      	str	r2, [r3, #8]
	Button->ButtonState = IDLE;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2200      	movs	r2, #0
 8000ce0:	761a      	strb	r2, [r3, #24]
	Button->ButtonPressAction = NULL;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
	Button->ButtonHoldAction = NULL;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2200      	movs	r2, #0
 8000cec:	615a      	str	r2, [r3, #20]
}
 8000cee:	bf00      	nop
 8000cf0:	3714      	adds	r7, #20
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <DB_ButtonPressCallbackRegister>:

void DB_ButtonPressCallbackRegister(DB_Button_t *Button, void(*PressActionFun)(void), void(*HoldActionFun)(void))
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	b085      	sub	sp, #20
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	60f8      	str	r0, [r7, #12]
 8000d02:	60b9      	str	r1, [r7, #8]
 8000d04:	607a      	str	r2, [r7, #4]
	Button->ButtonPressAction = PressActionFun;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	68ba      	ldr	r2, [r7, #8]
 8000d0a:	611a      	str	r2, [r3, #16]
	Button->ButtonHoldAction = HoldActionFun;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	615a      	str	r2, [r3, #20]
}
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <DB_IsButtonPressed>:

static uint8_t DB_IsButtonPressed(DB_Button_t *Button)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
	if(GPIO_PIN_RESET == HAL_GPIO_ReadPin(Button->Button_Port, Button->Button_Pin) )
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	881b      	ldrh	r3, [r3, #0]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4610      	mov	r0, r2
 8000d32:	f003 fcd7 	bl	80046e4 <HAL_GPIO_ReadPin>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d101      	bne.n	8000d40 <DB_IsButtonPressed+0x22>
	{
		return 1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	e000      	b.n	8000d42 <DB_IsButtonPressed+0x24>
	}
	else
	{
		return 0;
 8000d40:	2300      	movs	r3, #0
	}
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <DB_ButtonProcess>:

void DB_ButtonProcess(DB_Button_t *Button)	//pass a handle to timer with 1ms tick! Don't forget to start a timer in main loop
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
	switch(Button->ButtonState)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	7e1b      	ldrb	r3, [r3, #24]
 8000d58:	2b03      	cmp	r3, #3
 8000d5a:	d87f      	bhi.n	8000e5c <DB_ButtonProcess+0x110>
 8000d5c:	a201      	add	r2, pc, #4	; (adr r2, 8000d64 <DB_ButtonProcess+0x18>)
 8000d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d62:	bf00      	nop
 8000d64:	08000d75 	.word	0x08000d75
 8000d68:	08000d93 	.word	0x08000d93
 8000d6c:	08000dcd 	.word	0x08000dcd
 8000d70:	08000e17 	.word	0x08000e17
	{
	case IDLE:
		if(DB_IsButtonPressed(Button))
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff ffd2 	bl	8000d1e <DB_IsButtonPressed>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d068      	beq.n	8000e52 <DB_ButtonProcess+0x106>
		{
			Button->ButtonState = DEBOUNCE;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2201      	movs	r2, #1
 8000d84:	761a      	strb	r2, [r3, #24]
			Button->LastTick = HAL_GetTick();
 8000d86:	f002 f939 	bl	8002ffc <HAL_GetTick>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	61da      	str	r2, [r3, #28]
		}
		break;
 8000d90:	e05f      	b.n	8000e52 <DB_ButtonProcess+0x106>
	case DEBOUNCE:
		if(HAL_GetTick() - (Button->LastTick) > (Button->DebounceTime_ms) )
 8000d92:	f002 f933 	bl	8002ffc <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	69db      	ldr	r3, [r3, #28]
 8000d9c:	1ad2      	subs	r2, r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d957      	bls.n	8000e56 <DB_ButtonProcess+0x10a>
		{
			if(DB_IsButtonPressed(Button))
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff ffb9 	bl	8000d1e <DB_IsButtonPressed>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d008      	beq.n	8000dc4 <DB_ButtonProcess+0x78>
			{
				Button->ButtonState = PRESSED;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2202      	movs	r2, #2
 8000db6:	761a      	strb	r2, [r3, #24]
				Button->LastTick = HAL_GetTick();
 8000db8:	f002 f920 	bl	8002ffc <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	61da      	str	r2, [r3, #28]
			else
			{
				Button->ButtonState = IDLE;
			}
		}
		break;
 8000dc2:	e048      	b.n	8000e56 <DB_ButtonProcess+0x10a>
				Button->ButtonState = IDLE;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	761a      	strb	r2, [r3, #24]
		break;
 8000dca:	e044      	b.n	8000e56 <DB_ButtonProcess+0x10a>
	case PRESSED:
		if(HAL_GetTick() - (Button->LastTick) > 50 )
 8000dcc:	f002 f916 	bl	8002ffc <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	2b32      	cmp	r3, #50	; 0x32
 8000dda:	d93e      	bls.n	8000e5a <DB_ButtonProcess+0x10e>
		{
			if(DB_IsButtonPressed(Button))
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f7ff ff9e 	bl	8000d1e <DB_IsButtonPressed>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d008      	beq.n	8000dfa <DB_ButtonProcess+0xae>
			{
				Button->ButtonState = HOLD;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2203      	movs	r2, #3
 8000dec:	761a      	strb	r2, [r3, #24]
				Button->LastTick = HAL_GetTick();
 8000dee:	f002 f905 	bl	8002ffc <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	61da      	str	r2, [r3, #28]
				}
				Button->ButtonState = IDLE;
				printf("Debounce: Button pressed! \n");
			}
		}
		break;
 8000df8:	e02f      	b.n	8000e5a <DB_ButtonProcess+0x10e>
				if(NULL != Button->ButtonPressAction)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	691b      	ldr	r3, [r3, #16]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d002      	beq.n	8000e08 <DB_ButtonProcess+0xbc>
					Button->ButtonPressAction();
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	691b      	ldr	r3, [r3, #16]
 8000e06:	4798      	blx	r3
				Button->ButtonState = IDLE;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	761a      	strb	r2, [r3, #24]
				printf("Debounce: Button pressed! \n");
 8000e0e:	4815      	ldr	r0, [pc, #84]	; (8000e64 <DB_ButtonProcess+0x118>)
 8000e10:	f006 f9a0 	bl	8007154 <puts>
		break;
 8000e14:	e021      	b.n	8000e5a <DB_ButtonProcess+0x10e>
	case HOLD:
		if(HAL_GetTick() - (Button->LastTick) > (Button->HoldTime_ms) )
 8000e16:	f002 f8f1 	bl	8002ffc <HAL_GetTick>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	69db      	ldr	r3, [r3, #28]
 8000e20:	1ad2      	subs	r2, r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d918      	bls.n	8000e5c <DB_ButtonProcess+0x110>
		{
			if(DB_IsButtonPressed(Button) && NULL != Button->ButtonHoldAction)
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff ff77 	bl	8000d1e <DB_IsButtonPressed>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d006      	beq.n	8000e44 <DB_ButtonProcess+0xf8>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d002      	beq.n	8000e44 <DB_ButtonProcess+0xf8>
			{
				Button->ButtonHoldAction();
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4798      	blx	r3
			}

			Button->ButtonState = IDLE;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	761a      	strb	r2, [r3, #24]
			printf("Debounce: Button held! \r\n");
 8000e4a:	4807      	ldr	r0, [pc, #28]	; (8000e68 <DB_ButtonProcess+0x11c>)
 8000e4c:	f006 f982 	bl	8007154 <puts>
		}
	}
}
 8000e50:	e004      	b.n	8000e5c <DB_ButtonProcess+0x110>
		break;
 8000e52:	bf00      	nop
 8000e54:	e002      	b.n	8000e5c <DB_ButtonProcess+0x110>
		break;
 8000e56:	bf00      	nop
 8000e58:	e000      	b.n	8000e5c <DB_ButtonProcess+0x110>
		break;
 8000e5a:	bf00      	nop
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	08007f70 	.word	0x08007f70
 8000e68:	08007f8c 	.word	0x08007f8c

08000e6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <MX_DMA_Init+0x3c>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ea8 <MX_DMA_Init+0x3c>)
 8000e7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e80:	6313      	str	r3, [r2, #48]	; 0x30
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <MX_DMA_Init+0x3c>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2100      	movs	r1, #0
 8000e92:	2038      	movs	r0, #56	; 0x38
 8000e94:	f002 fed9 	bl	8003c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000e98:	2038      	movs	r0, #56	; 0x38
 8000e9a:	f002 fef2 	bl	8003c82 <HAL_NVIC_EnableIRQ>

}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800

08000eac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	4b57      	ldr	r3, [pc, #348]	; (8001024 <MX_GPIO_Init+0x178>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a56      	ldr	r2, [pc, #344]	; (8001024 <MX_GPIO_Init+0x178>)
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b54      	ldr	r3, [pc, #336]	; (8001024 <MX_GPIO_Init+0x178>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000eda:	613b      	str	r3, [r7, #16]
 8000edc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	4b50      	ldr	r3, [pc, #320]	; (8001024 <MX_GPIO_Init+0x178>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	4a4f      	ldr	r2, [pc, #316]	; (8001024 <MX_GPIO_Init+0x178>)
 8000ee8:	f043 0304 	orr.w	r3, r3, #4
 8000eec:	6313      	str	r3, [r2, #48]	; 0x30
 8000eee:	4b4d      	ldr	r3, [pc, #308]	; (8001024 <MX_GPIO_Init+0x178>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	f003 0304 	and.w	r3, r3, #4
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	4b49      	ldr	r3, [pc, #292]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a48      	ldr	r2, [pc, #288]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b46      	ldr	r3, [pc, #280]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]
 8000f1a:	4b42      	ldr	r3, [pc, #264]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a41      	ldr	r2, [pc, #260]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b3f      	ldr	r3, [pc, #252]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	603b      	str	r3, [r7, #0]
 8000f36:	4b3b      	ldr	r3, [pc, #236]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a3a      	ldr	r2, [pc, #232]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b38      	ldr	r3, [pc, #224]	; (8001024 <MX_GPIO_Init+0x178>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0308 	and.w	r3, r3, #8
 8000f4a:	603b      	str	r3, [r7, #0]
 8000f4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|KEEP_ALIVE_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2124      	movs	r1, #36	; 0x24
 8000f52:	4835      	ldr	r0, [pc, #212]	; (8001028 <MX_GPIO_Init+0x17c>)
 8000f54:	f003 fbde 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF24_CSN_Pin|NRF24_CE_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	21c0      	movs	r1, #192	; 0xc0
 8000f5c:	4833      	ldr	r0, [pc, #204]	; (800102c <MX_GPIO_Init+0x180>)
 8000f5e:	f003 fbd9 	bl	8004714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BUTTON_JOY1_Pin|BUTTON_UP_Pin;
 8000f62:	f240 4301 	movw	r3, #1025	; 0x401
 8000f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	482d      	ldr	r0, [pc, #180]	; (800102c <MX_GPIO_Init+0x180>)
 8000f78:	f003 fa30 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUTTON_JOY2_Pin|BUTTON_ENC_Pin;
 8000f7c:	2321      	movs	r3, #33	; 0x21
 8000f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f84:	2301      	movs	r3, #1
 8000f86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4828      	ldr	r0, [pc, #160]	; (8001030 <MX_GPIO_Init+0x184>)
 8000f90:	f003 fa24 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f94:	2304      	movs	r3, #4
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	481f      	ldr	r0, [pc, #124]	; (8001028 <MX_GPIO_Init+0x17c>)
 8000fac:	f003 fa16 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8000fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fb6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4818      	ldr	r0, [pc, #96]	; (8001028 <MX_GPIO_Init+0x17c>)
 8000fc8:	f003 fa08 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|NRF24_CE_Pin;
 8000fcc:	23c0      	movs	r3, #192	; 0xc0
 8000fce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4812      	ldr	r0, [pc, #72]	; (800102c <MX_GPIO_Init+0x180>)
 8000fe4:	f003 f9fa 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_DOWN_Pin;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_DOWN_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	480e      	ldr	r0, [pc, #56]	; (8001034 <MX_GPIO_Init+0x188>)
 8000ffc:	f003 f9ee 	bl	80043dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEEP_ALIVE_Pin;
 8001000:	2320      	movs	r3, #32
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001004:	2301      	movs	r3, #1
 8001006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	2300      	movs	r3, #0
 800100e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(KEEP_ALIVE_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_GPIO_Init+0x17c>)
 8001018:	f003 f9e0 	bl	80043dc <HAL_GPIO_Init>

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40020400 	.word	0x40020400
 800102c:	40020800 	.word	0x40020800
 8001030:	40020000 	.word	0x40020000
 8001034:	40020c00 	.word	0x40020c00

08001038 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <MX_I2C1_Init+0x50>)
 800103e:	4a13      	ldr	r2, [pc, #76]	; (800108c <MX_I2C1_Init+0x54>)
 8001040:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001042:	4b11      	ldr	r3, [pc, #68]	; (8001088 <MX_I2C1_Init+0x50>)
 8001044:	4a12      	ldr	r2, [pc, #72]	; (8001090 <MX_I2C1_Init+0x58>)
 8001046:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001048:	4b0f      	ldr	r3, [pc, #60]	; (8001088 <MX_I2C1_Init+0x50>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <MX_I2C1_Init+0x50>)
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <MX_I2C1_Init+0x50>)
 8001056:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800105a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800105c:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <MX_I2C1_Init+0x50>)
 800105e:	2200      	movs	r2, #0
 8001060:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <MX_I2C1_Init+0x50>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <MX_I2C1_Init+0x50>)
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800106e:	4b06      	ldr	r3, [pc, #24]	; (8001088 <MX_I2C1_Init+0x50>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <MX_I2C1_Init+0x50>)
 8001076:	f003 fb7f 	bl	8004778 <HAL_I2C_Init>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001080:	f000 fb78 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000310 	.word	0x20000310
 800108c:	40005400 	.word	0x40005400
 8001090:	00061a80 	.word	0x00061a80

08001094 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <MX_I2C3_Init+0x50>)
 800109a:	4a13      	ldr	r2, [pc, #76]	; (80010e8 <MX_I2C3_Init+0x54>)
 800109c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800109e:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010a0:	4a12      	ldr	r2, [pc, #72]	; (80010ec <MX_I2C3_Init+0x58>)
 80010a2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80010aa:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010b0:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010b6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80010d0:	4804      	ldr	r0, [pc, #16]	; (80010e4 <MX_I2C3_Init+0x50>)
 80010d2:	f003 fb51 	bl	8004778 <HAL_I2C_Init>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80010dc:	f000 fb4a 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20000364 	.word	0x20000364
 80010e8:	40005c00 	.word	0x40005c00
 80010ec:	00061a80 	.word	0x00061a80

080010f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08c      	sub	sp, #48	; 0x30
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	f107 031c 	add.w	r3, r7, #28
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a42      	ldr	r2, [pc, #264]	; (8001218 <HAL_I2C_MspInit+0x128>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d12d      	bne.n	800116e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	61bb      	str	r3, [r7, #24]
 8001116:	4b41      	ldr	r3, [pc, #260]	; (800121c <HAL_I2C_MspInit+0x12c>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a40      	ldr	r2, [pc, #256]	; (800121c <HAL_I2C_MspInit+0x12c>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b3e      	ldr	r3, [pc, #248]	; (800121c <HAL_I2C_MspInit+0x12c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	61bb      	str	r3, [r7, #24]
 800112c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800112e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001134:	2312      	movs	r3, #18
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113c:	2303      	movs	r3, #3
 800113e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001140:	2304      	movs	r3, #4
 8001142:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001144:	f107 031c 	add.w	r3, r7, #28
 8001148:	4619      	mov	r1, r3
 800114a:	4835      	ldr	r0, [pc, #212]	; (8001220 <HAL_I2C_MspInit+0x130>)
 800114c:	f003 f946 	bl	80043dc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	4b31      	ldr	r3, [pc, #196]	; (800121c <HAL_I2C_MspInit+0x12c>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	4a30      	ldr	r2, [pc, #192]	; (800121c <HAL_I2C_MspInit+0x12c>)
 800115a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800115e:	6413      	str	r3, [r2, #64]	; 0x40
 8001160:	4b2e      	ldr	r3, [pc, #184]	; (800121c <HAL_I2C_MspInit+0x12c>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001168:	617b      	str	r3, [r7, #20]
 800116a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800116c:	e050      	b.n	8001210 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a2c      	ldr	r2, [pc, #176]	; (8001224 <HAL_I2C_MspInit+0x134>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d14b      	bne.n	8001210 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	4b27      	ldr	r3, [pc, #156]	; (800121c <HAL_I2C_MspInit+0x12c>)
 800117e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001180:	4a26      	ldr	r2, [pc, #152]	; (800121c <HAL_I2C_MspInit+0x12c>)
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	6313      	str	r3, [r2, #48]	; 0x30
 8001188:	4b24      	ldr	r3, [pc, #144]	; (800121c <HAL_I2C_MspInit+0x12c>)
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	4b20      	ldr	r3, [pc, #128]	; (800121c <HAL_I2C_MspInit+0x12c>)
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	4a1f      	ldr	r2, [pc, #124]	; (800121c <HAL_I2C_MspInit+0x12c>)
 800119e:	f043 0301 	orr.w	r3, r3, #1
 80011a2:	6313      	str	r3, [r2, #48]	; 0x30
 80011a4:	4b1d      	ldr	r3, [pc, #116]	; (800121c <HAL_I2C_MspInit+0x12c>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011b6:	2312      	movs	r3, #18
 80011b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011c2:	2304      	movs	r3, #4
 80011c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	4619      	mov	r1, r3
 80011cc:	4816      	ldr	r0, [pc, #88]	; (8001228 <HAL_I2C_MspInit+0x138>)
 80011ce:	f003 f905 	bl	80043dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d8:	2312      	movs	r3, #18
 80011da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e0:	2303      	movs	r3, #3
 80011e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011e4:	2304      	movs	r3, #4
 80011e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	4619      	mov	r1, r3
 80011ee:	480f      	ldr	r0, [pc, #60]	; (800122c <HAL_I2C_MspInit+0x13c>)
 80011f0:	f003 f8f4 	bl	80043dc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80011f4:	2300      	movs	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	4b08      	ldr	r3, [pc, #32]	; (800121c <HAL_I2C_MspInit+0x12c>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	4a07      	ldr	r2, [pc, #28]	; (800121c <HAL_I2C_MspInit+0x12c>)
 80011fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001202:	6413      	str	r3, [r2, #64]	; 0x40
 8001204:	4b05      	ldr	r3, [pc, #20]	; (800121c <HAL_I2C_MspInit+0x12c>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	68bb      	ldr	r3, [r7, #8]
}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	; 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40005400 	.word	0x40005400
 800121c:	40023800 	.word	0x40023800
 8001220:	40020400 	.word	0x40020400
 8001224:	40005c00 	.word	0x40005c00
 8001228:	40020800 	.word	0x40020800
 800122c:	40020000 	.word	0x40020000

08001230 <JoyS_Init>:
#include "main.h"
#include "joystick.h"

//Use after starting ADC
JOYS_StatusTypeDef JoyS_Init(Joystick_t *Joystick, uint16_t *AdcValueSourceX, uint16_t *AdcValueSourceY)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
	if(AdcValueSourceX || AdcValueSourceX)
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d102      	bne.n	8001248 <JoyS_Init+0x18>
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d007      	beq.n	8001258 <JoyS_Init+0x28>
	{
		Joystick->ValX = AdcValueSourceX;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	601a      	str	r2, [r3, #0]
		Joystick->ValY = AdcValueSourceY;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	605a      	str	r2, [r3, #4]
		return JOYS_OK;
 8001254:	2300      	movs	r3, #0
 8001256:	e000      	b.n	800125a <JoyS_Init+0x2a>
	}
	return JOYS_ERROR;
 8001258:	2301      	movs	r3, #1
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <JoyS_SetIdleValues>:

//When this function is called, joystick must be in idle position
JOYS_StatusTypeDef JoyS_SetIdleValues(Joystick_t *Joystick)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b084      	sub	sp, #16
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
	uint32_t tick = HAL_GetTick();
 800126e:	f001 fec5 	bl	8002ffc <HAL_GetTick>
 8001272:	60f8      	str	r0, [r7, #12]
	while( (HAL_GetTick() - tick) < 100)
 8001274:	e015      	b.n	80012a2 <JoyS_SetIdleValues+0x3c>
	{
		if( ( *(Joystick->ValX) != 0) || ( *(Joystick->ValY) ) != 0 )
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d104      	bne.n	800128a <JoyS_SetIdleValues+0x24>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d00b      	beq.n	80012a2 <JoyS_SetIdleValues+0x3c>
		{
			Joystick->IdleX = *(Joystick->ValX);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	881a      	ldrh	r2, [r3, #0]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	811a      	strh	r2, [r3, #8]
			Joystick->IdleY = *(Joystick->ValY);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	881a      	ldrh	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	815a      	strh	r2, [r3, #10]
			return JOYS_OK;
 800129e:	2300      	movs	r3, #0
 80012a0:	e007      	b.n	80012b2 <JoyS_SetIdleValues+0x4c>
	while( (HAL_GetTick() - tick) < 100)
 80012a2:	f001 feab 	bl	8002ffc <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b63      	cmp	r3, #99	; 0x63
 80012ae:	d9e2      	bls.n	8001276 <JoyS_SetIdleValues+0x10>
		}
	}
	return JOYS_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <Radio_Init>:

//
// -- INIT --
//
void Radio_Init(SPI_HandleTypeDef *hspi)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	nRF24_Init(hspi);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f001 f859 	bl	800237c <nRF24_Init>
	nRF24_SetTXAddress( (uint8_t*) "Con");
	nRF24_RX_Mode();
#endif

#ifdef CONTROLLER
	nRF24_SetRXAddress(0, (uint8_t*) "Con");
 80012ca:	4906      	ldr	r1, [pc, #24]	; (80012e4 <Radio_Init+0x28>)
 80012cc:	2000      	movs	r0, #0
 80012ce:	f000 fe72 	bl	8001fb6 <nRF24_SetRXAddress>
	nRF24_SetTXAddress( (uint8_t*) "Bot");
 80012d2:	4805      	ldr	r0, [pc, #20]	; (80012e8 <Radio_Init+0x2c>)
 80012d4:	f000 fea8 	bl	8002028 <nRF24_SetTXAddress>
	nRF24_TX_Mode();
 80012d8:	f000 fcb2 	bl	8001c40 <nRF24_TX_Mode>
#endif
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	08007fa8 	.word	0x08007fa8
 80012e8:	08007fac 	.word	0x08007fac

080012ec <Radio_RxBufferPut>:

//
// -- RX --
//
Klebot_Radio_Status Radio_RxBufferPut(uint8_t *ReceivedCommand, uint8_t ReceivedLength)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	460b      	mov	r3, r1
 80012f6:	70fb      	strb	r3, [r7, #3]
	Klebot_Radio_Status Status = RADIO_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < ReceivedLength; i++)						//Put Command to a buffer
 80012fc:	2300      	movs	r3, #0
 80012fe:	73bb      	strb	r3, [r7, #14]
 8001300:	e010      	b.n	8001324 <Radio_RxBufferPut+0x38>
	{
		Status |= RBuffer_Write(&RxBuffer, *ReceivedCommand);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	480b      	ldr	r0, [pc, #44]	; (8001338 <Radio_RxBufferPut+0x4c>)
 800130a:	f7ff f93f 	bl	800058c <RBuffer_Write>
 800130e:	4603      	mov	r3, r0
 8001310:	461a      	mov	r2, r3
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	4313      	orrs	r3, r2
 8001316:	73fb      	strb	r3, [r7, #15]
		ReceivedCommand++;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3301      	adds	r3, #1
 800131c:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < ReceivedLength; i++)						//Put Command to a buffer
 800131e:	7bbb      	ldrb	r3, [r7, #14]
 8001320:	3301      	adds	r3, #1
 8001322:	73bb      	strb	r3, [r7, #14]
 8001324:	7bba      	ldrb	r2, [r7, #14]
 8001326:	78fb      	ldrb	r3, [r7, #3]
 8001328:	429a      	cmp	r2, r3
 800132a:	d3ea      	bcc.n	8001302 <Radio_RxBufferPut+0x16>
	}
	return Status;
 800132c:	7bfb      	ldrb	r3, [r7, #15]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200003e0 	.word	0x200003e0

0800133c <Radio_RxBufferGet>:

Klebot_Radio_Status Radio_RxBufferGet(uint8_t *CommandDestination, uint8_t *LengthDestination)		//get one command from buffer (FIFO)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
	uint8_t Length = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	73fb      	strb	r3, [r7, #15]
	Klebot_Radio_Status Status = RADIO_OK;
 800134a:	2300      	movs	r3, #0
 800134c:	73bb      	strb	r3, [r7, #14]
	uint8_t Data;

	Status |= RBuffer_Read(&RxBuffer,&Data);			//Get first byte
 800134e:	f107 030d 	add.w	r3, r7, #13
 8001352:	4619      	mov	r1, r3
 8001354:	4814      	ldr	r0, [pc, #80]	; (80013a8 <Radio_RxBufferGet+0x6c>)
 8001356:	f7ff f945 	bl	80005e4 <RBuffer_Read>
 800135a:	4603      	mov	r3, r0
 800135c:	461a      	mov	r2, r3
 800135e:	7bbb      	ldrb	r3, [r7, #14]
 8001360:	4313      	orrs	r3, r2
 8001362:	73bb      	strb	r3, [r7, #14]
	while( (Data != COMM_END) && (Status == RADIO_OK) )	//Check if this is end-of-command or if there is nothing in buffer(status)
 8001364:	e012      	b.n	800138c <Radio_RxBufferGet+0x50>
	{
		*(CommandDestination+Length) = Data;
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	4413      	add	r3, r2
 800136c:	7b7a      	ldrb	r2, [r7, #13]
 800136e:	701a      	strb	r2, [r3, #0]
		Length++;
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	3301      	adds	r3, #1
 8001374:	73fb      	strb	r3, [r7, #15]
		Status |= RBuffer_Read(&RxBuffer,&Data);
 8001376:	f107 030d 	add.w	r3, r7, #13
 800137a:	4619      	mov	r1, r3
 800137c:	480a      	ldr	r0, [pc, #40]	; (80013a8 <Radio_RxBufferGet+0x6c>)
 800137e:	f7ff f931 	bl	80005e4 <RBuffer_Read>
 8001382:	4603      	mov	r3, r0
 8001384:	461a      	mov	r2, r3
 8001386:	7bbb      	ldrb	r3, [r7, #14]
 8001388:	4313      	orrs	r3, r2
 800138a:	73bb      	strb	r3, [r7, #14]
	while( (Data != COMM_END) && (Status == RADIO_OK) )	//Check if this is end-of-command or if there is nothing in buffer(status)
 800138c:	7b7b      	ldrb	r3, [r7, #13]
 800138e:	2b04      	cmp	r3, #4
 8001390:	d002      	beq.n	8001398 <Radio_RxBufferGet+0x5c>
 8001392:	7bbb      	ldrb	r3, [r7, #14]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d0e6      	beq.n	8001366 <Radio_RxBufferGet+0x2a>
	}
	*LengthDestination = Length;
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	7bfa      	ldrb	r2, [r7, #15]
 800139c:	701a      	strb	r2, [r3, #0]
	return Status;
 800139e:	7bbb      	ldrb	r3, [r7, #14]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200003e0 	.word	0x200003e0

080013ac <Radio_TxBufferSend>:
	Status |= RBuffer_Write(&TxBuffer, COMM_END);			//Add end-of-command identifier
	return Status;
}

Klebot_Radio_Status Radio_TxBufferSend(void)		//Send one command from buffer (FIFO)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0
	Klebot_Radio_Status Status = RADIO_OK;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t Length = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t DataToSend[MAX_COMMAND_LENGTH];

	do
	{
		Status |= RBuffer_Read(&TxBuffer,&DataToSend[Length]);
 80013be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013c2:	1d3a      	adds	r2, r7, #4
 80013c4:	4413      	add	r3, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	4819      	ldr	r0, [pc, #100]	; (8001430 <Radio_TxBufferSend+0x84>)
 80013ca:	f7ff f90b 	bl	80005e4 <RBuffer_Read>
 80013ce:	4603      	mov	r3, r0
 80013d0:	461a      	mov	r2, r3
 80013d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013d6:	4313      	orrs	r3, r2
 80013d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}while((DataToSend[Length++] != COMM_END) && Status == RADIO_OK);
 80013dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 80013e6:	3328      	adds	r3, #40	; 0x28
 80013e8:	443b      	add	r3, r7
 80013ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d003      	beq.n	80013fa <Radio_TxBufferSend+0x4e>
 80013f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d0e1      	beq.n	80013be <Radio_TxBufferSend+0x12>

#ifdef CONTROLLER
	if(Status == RADIO_OK)
 80013fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d110      	bne.n	8001424 <Radio_TxBufferSend+0x78>
	{
		Status |= nRF24_SendPacket(DataToSend, Length);
 8001402:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f000 ff24 	bl	8002258 <nRF24_SendPacket>
 8001410:	4603      	mov	r3, r0
 8001412:	461a      	mov	r2, r3
 8001414:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001418:	4313      	orrs	r3, r2
 800141a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		TxStatus = RADIO_BUSY;
 800141e:	4b05      	ldr	r3, [pc, #20]	; (8001434 <Radio_TxBufferSend+0x88>)
 8001420:	2202      	movs	r2, #2
 8001422:	701a      	strb	r2, [r3, #0]
		nRF24_WriteAckPayload(0, DataToSend, Length);
		TxStatus = RADIO_BUSY;
	}
#endif

	return Status;
 8001424:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001428:	4618      	mov	r0, r3
 800142a:	3728      	adds	r7, #40	; 0x28
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200003bc 	.word	0x200003bc
 8001434:	200003b9 	.word	0x200003b9

08001438 <Radio_SendConnectionCheck>:

Klebot_Radio_Status Radio_SendConnectionCheck(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
	uint8_t Command [2] = {CONNECTION_HOLD, COMM_END};
 800143e:	f240 4305 	movw	r3, #1029	; 0x405
 8001442:	80bb      	strh	r3, [r7, #4]
	TxStatus = RADIO_BUSY;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <Radio_SendConnectionCheck+0x28>)
 8001446:	2202      	movs	r2, #2
 8001448:	701a      	strb	r2, [r3, #0]
	return nRF24_SendPacket(Command, 2);
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	2102      	movs	r1, #2
 800144e:	4618      	mov	r0, r3
 8001450:	f000 ff02 	bl	8002258 <nRF24_SendPacket>
 8001454:	4603      	mov	r3, r0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	200003b9 	.word	0x200003b9

08001464 <Radio_Process>:

	nRF24_WriteAckPayload(0, Buffer, Length+1);
}

void Radio_Process( void (*UserParser)(uint8_t *command, uint8_t length) )			//Process to put in main loop
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08c      	sub	sp, #48	; 0x30
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	nRF24_Event();											//check for irq's
 800146c:	f000 ff5e 	bl	800232c <nRF24_Event>

#ifdef CONTROLLER
	static uint32_t LastTick;

	if((HAL_GetTick() - LastTick) > PACKET_SEND_DELAY)		//connection freqency
 8001470:	f001 fdc4 	bl	8002ffc <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <Radio_Process+0x90>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b32      	cmp	r3, #50	; 0x32
 800147e:	d91c      	bls.n	80014ba <Radio_Process+0x56>
	{
		if(TxStatus == RADIO_OK)							//If Tx is free, send message
 8001480:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <Radio_Process+0x94>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d107      	bne.n	8001498 <Radio_Process+0x34>
		{
			if(Radio_TxBufferSend() == RADIO_ERROR)			//send message or send connection hold if buffer is empty
 8001488:	f7ff ff90 	bl	80013ac <Radio_TxBufferSend>
 800148c:	4603      	mov	r3, r0
 800148e:	2b01      	cmp	r3, #1
 8001490:	d10e      	bne.n	80014b0 <Radio_Process+0x4c>
			{
				Radio_SendConnectionCheck();
 8001492:	f7ff ffd1 	bl	8001438 <Radio_SendConnectionCheck>
 8001496:	e00b      	b.n	80014b0 <Radio_Process+0x4c>
			}
		}
		else if(TxStatus != RADIO_OK && ConnectionStatus == RADIO_ERROR)	//if no connection (max retransmitt IRQ),
 8001498:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <Radio_Process+0x94>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d007      	beq.n	80014b0 <Radio_Process+0x4c>
 80014a0:	4b16      	ldr	r3, [pc, #88]	; (80014fc <Radio_Process+0x98>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d103      	bne.n	80014b0 <Radio_Process+0x4c>
		{
			Radio_NoConnectionCallback();									//callback for no connection
 80014a8:	f000 f864 	bl	8001574 <Radio_NoConnectionCallback>
			Radio_SendConnectionCheck();									//try to reconnect
 80014ac:	f7ff ffc4 	bl	8001438 <Radio_SendConnectionCheck>
		}
		LastTick = HAL_GetTick();
 80014b0:	f001 fda4 	bl	8002ffc <HAL_GetTick>
 80014b4:	4603      	mov	r3, r0
 80014b6:	4a0f      	ldr	r2, [pc, #60]	; (80014f4 <Radio_Process+0x90>)
 80014b8:	6013      	str	r3, [r2, #0]
	{
		Radio_TxBufferSend();	//send ack payload
	}
#endif

	if(RxStatus == RADIO_NEW_RX)				//If there is new message, get it and pass it to parser
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <Radio_Process+0x9c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b03      	cmp	r3, #3
 80014c0:	d114      	bne.n	80014ec <Radio_Process+0x88>
	{
		uint8_t ReceivedCommand[MAX_COMMAND_LENGTH];
		uint8_t ReceivedLength;
		Radio_RxBufferGet(ReceivedCommand, &ReceivedLength);
 80014c2:	f107 022f 	add.w	r2, r7, #47	; 0x2f
 80014c6:	f107 030c 	add.w	r3, r7, #12
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff35 	bl	800133c <Radio_RxBufferGet>
		if(UserParser != NULL)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d006      	beq.n	80014e6 <Radio_Process+0x82>
		{
			UserParser(ReceivedCommand,ReceivedLength);
 80014d8:	f897 102f 	ldrb.w	r1, [r7, #47]	; 0x2f
 80014dc:	f107 020c 	add.w	r2, r7, #12
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4610      	mov	r0, r2
 80014e4:	4798      	blx	r3
		}
		RxStatus = RADIO_OK;
 80014e6:	4b06      	ldr	r3, [pc, #24]	; (8001500 <Radio_Process+0x9c>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
	}
}
 80014ec:	bf00      	nop
 80014ee:	3730      	adds	r7, #48	; 0x30
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20000404 	.word	0x20000404
 80014f8:	200003b9 	.word	0x200003b9
 80014fc:	200003b8 	.word	0x200003b8
 8001500:	200003ba 	.word	0x200003ba

08001504 <nRF24_EventTxCallback>:

//
// -- INTERRUPT --
//
void nRF24_EventTxCallback(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
	TxStatus = RADIO_OK;
 8001508:	4b05      	ldr	r3, [pc, #20]	; (8001520 <nRF24_EventTxCallback+0x1c>)
 800150a:	2200      	movs	r2, #0
 800150c:	701a      	strb	r2, [r3, #0]
	ConnectionStatus = RADIO_OK;
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <nRF24_EventTxCallback+0x20>)
 8001510:	2200      	movs	r2, #0
 8001512:	701a      	strb	r2, [r3, #0]
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	200003b9 	.word	0x200003b9
 8001524:	200003b8 	.word	0x200003b8

08001528 <nRF24_EventRxCallback>:

void nRF24_EventRxCallback(void)					// Received Packet or received ACK Payload
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b08a      	sub	sp, #40	; 0x28
 800152c:	af00      	add	r7, sp, #0
	RxStatus = RADIO_NEW_RX;
 800152e:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <nRF24_EventRxCallback+0x30>)
 8001530:	2203      	movs	r2, #3
 8001532:	701a      	strb	r2, [r3, #0]
	uint8_t ReceivedCommand[MAX_COMMAND_LENGTH];
	uint8_t ReceivedLength;
	nRF24_ReadRXPaylaod((uint8_t*)ReceivedCommand,&ReceivedLength);
 8001534:	1dfa      	adds	r2, r7, #7
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f000 fe75 	bl	800222c <nRF24_ReadRXPaylaod>
	Radio_RxBufferPut(ReceivedCommand, ReceivedLength);
 8001542:	79fa      	ldrb	r2, [r7, #7]
 8001544:	f107 0308 	add.w	r3, r7, #8
 8001548:	4611      	mov	r1, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fece 	bl	80012ec <Radio_RxBufferPut>
}
 8001550:	bf00      	nop
 8001552:	3728      	adds	r7, #40	; 0x28
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	200003ba 	.word	0x200003ba

0800155c <nRF24_EventMrCallback>:

void nRF24_EventMrCallback(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
	ConnectionStatus = RADIO_ERROR;		//Max retransmitt - no connection
 8001560:	4b03      	ldr	r3, [pc, #12]	; (8001570 <nRF24_EventMrCallback+0x14>)
 8001562:	2201      	movs	r2, #1
 8001564:	701a      	strb	r2, [r3, #0]
}
 8001566:	bf00      	nop
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	200003b8 	.word	0x200003b8

08001574 <Radio_NoConnectionCallback>:

__weak void Radio_NoConnectionCallback(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800158a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800158e:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	d013      	beq.n	80015c2 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800159a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800159e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80015a2:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00b      	beq.n	80015c2 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80015aa:	e000      	b.n	80015ae <ITM_SendChar+0x2c>
    {
      __NOP();
 80015ac:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80015ae:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0f9      	beq.n	80015ac <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80015b8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80015c2:	687b      	ldr	r3, [r7, #4]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d4:	f001 fcac 	bl	8002f30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015d8:	f000 f82c 	bl	8001634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015dc:	f7ff fc66 	bl	8000eac <MX_GPIO_Init>
  MX_DMA_Init();
 80015e0:	f7ff fc44 	bl	8000e6c <MX_DMA_Init>
  MX_I2C1_Init();
 80015e4:	f7ff fd28 	bl	8001038 <MX_I2C1_Init>
  MX_I2C3_Init();
 80015e8:	f7ff fd54 	bl	8001094 <MX_I2C3_Init>
  MX_SPI2_Init();
 80015ec:	f000 ff88 	bl	8002500 <MX_SPI2_Init>
  MX_TIM3_Init();
 80015f0:	f001 fb8c 	bl	8002d0c <MX_TIM3_Init>
  MX_ADC1_Init();
 80015f4:	f7ff f824 	bl	8000640 <MX_ADC1_Init>
  MX_TIM10_Init();
 80015f8:	f001 fbdc 	bl	8002db4 <MX_TIM10_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80015fc:	f000 f882 	bl	8001704 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(KEEP_ALIVE_GPIO_Port, KEEP_ALIVE_Pin, GPIO_PIN_SET);
 8001600:	2201      	movs	r2, #1
 8001602:	2120      	movs	r1, #32
 8001604:	4808      	ldr	r0, [pc, #32]	; (8001628 <main+0x58>)
 8001606:	f003 f885 	bl	8004714 <HAL_GPIO_WritePin>

  Radio_Init(&hspi2);
 800160a:	4808      	ldr	r0, [pc, #32]	; (800162c <main+0x5c>)
 800160c:	f7ff fe56 	bl	80012bc <Radio_Init>
  Inputs_Init();
 8001610:	f7ff f926 	bl	8000860 <Inputs_Init>
  OLED_Init(&hi2c3);
 8001614:	4806      	ldr	r0, [pc, #24]	; (8001630 <main+0x60>)
 8001616:	f001 f827 	bl	8002668 <OLED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Radio_Process(NULL);
 800161a:	2000      	movs	r0, #0
 800161c:	f7ff ff22 	bl	8001464 <Radio_Process>
	  SimpleScheduler();
 8001620:	f000 ff46 	bl	80024b0 <SimpleScheduler>
	  Radio_Process(NULL);
 8001624:	e7f9      	b.n	800161a <main+0x4a>
 8001626:	bf00      	nop
 8001628:	40020400 	.word	0x40020400
 800162c:	20000424 	.word	0x20000424
 8001630:	20000364 	.word	0x20000364

08001634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b094      	sub	sp, #80	; 0x50
 8001638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800163a:	f107 0320 	add.w	r3, r7, #32
 800163e:	2230      	movs	r2, #48	; 0x30
 8001640:	2100      	movs	r1, #0
 8001642:	4618      	mov	r0, r3
 8001644:	f005 fe86 	bl	8007354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001648:	f107 030c 	add.w	r3, r7, #12
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	4b27      	ldr	r3, [pc, #156]	; (80016fc <SystemClock_Config+0xc8>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	4a26      	ldr	r2, [pc, #152]	; (80016fc <SystemClock_Config+0xc8>)
 8001662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001666:	6413      	str	r3, [r2, #64]	; 0x40
 8001668:	4b24      	ldr	r3, [pc, #144]	; (80016fc <SystemClock_Config+0xc8>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001670:	60bb      	str	r3, [r7, #8]
 8001672:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001674:	2300      	movs	r3, #0
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	4b21      	ldr	r3, [pc, #132]	; (8001700 <SystemClock_Config+0xcc>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a20      	ldr	r2, [pc, #128]	; (8001700 <SystemClock_Config+0xcc>)
 800167e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001682:	6013      	str	r3, [r2, #0]
 8001684:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <SystemClock_Config+0xcc>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001690:	2301      	movs	r3, #1
 8001692:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001694:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800169a:	2302      	movs	r3, #2
 800169c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800169e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016a4:	2308      	movs	r3, #8
 80016a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80016a8:	2364      	movs	r3, #100	; 0x64
 80016aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016ac:	2302      	movs	r3, #2
 80016ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016b0:	2304      	movs	r3, #4
 80016b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016b4:	f107 0320 	add.w	r3, r7, #32
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 fcb9 	bl	8005030 <HAL_RCC_OscConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016c4:	f000 f856 	bl	8001774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c8:	230f      	movs	r3, #15
 80016ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016cc:	2302      	movs	r3, #2
 80016ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016da:	2300      	movs	r3, #0
 80016dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80016de:	f107 030c 	add.w	r3, r7, #12
 80016e2:	2103      	movs	r1, #3
 80016e4:	4618      	mov	r0, r3
 80016e6:	f003 ff1b 	bl	8005520 <HAL_RCC_ClockConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016f0:	f000 f840 	bl	8001774 <Error_Handler>
  }
}
 80016f4:	bf00      	nop
 80016f6:	3750      	adds	r7, #80	; 0x50
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40023800 	.word	0x40023800
 8001700:	40007000 	.word	0x40007000

08001704 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001708:	2200      	movs	r2, #0
 800170a:	2100      	movs	r1, #0
 800170c:	2028      	movs	r0, #40	; 0x28
 800170e:	f002 fa9c 	bl	8003c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001712:	2028      	movs	r0, #40	; 0x28
 8001714:	f002 fab5 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* SPI2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001718:	2200      	movs	r2, #0
 800171a:	2100      	movs	r1, #0
 800171c:	2024      	movs	r0, #36	; 0x24
 800171e:	f002 fa94 	bl	8003c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001722:	2024      	movs	r0, #36	; 0x24
 8001724:	f002 faad 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001728:	2200      	movs	r2, #0
 800172a:	2100      	movs	r1, #0
 800172c:	2012      	movs	r0, #18
 800172e:	f002 fa8c 	bl	8003c4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001732:	2012      	movs	r0, #18
 8001734:	f002 faa5 	bl	8003c82 <HAL_NVIC_EnableIRQ>
}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}

0800173c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff1b 	bl	8001582 <ITM_SendChar>
	return ch;
 800174c:	687b      	ldr	r3, [r7, #4]
}
 800174e:	4618      	mov	r0, r3
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF24_IRQ_Pin)
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001766:	d101      	bne.n	800176c <HAL_GPIO_EXTI_Callback+0x16>
	{
		nRF24_IRQ_Handler();
 8001768:	f000 fd8e 	bl	8002288 <nRF24_IRQ_Handler>
	}

}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001778:	b672      	cpsid	i
}
 800177a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800177c:	e7fe      	b.n	800177c <Error_Handler+0x8>
	...

08001780 <Menu_RefreshScreen>:
//
//Functions
//

void Menu_RefreshScreen(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
	static Menu_t *LastMenuPtr = NULL;
	Menu_t *Tmp;
	uint8_t i = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	70fb      	strb	r3, [r7, #3]
	uint8_t CenterCalculate;

	//if(LastMenuPtr == MenuCurrentMember) return;  TODO: IS THIS NEEDED?

	while(LevelsIndexes[MenuLevel] > (LevelsFirstMembersToDisplay[MenuLevel] + MENU_ROWS_TO_DISPLAY - 1) )		//while our menu member is in out of screen range...
 800178a:	e00c      	b.n	80017a6 <Menu_RefreshScreen+0x26>
	{
		LevelsFirstMembersToDisplay[MenuLevel]++;																//"scroll down" by increasing first to display member
 800178c:	4b51      	ldr	r3, [pc, #324]	; (80018d4 <Menu_RefreshScreen+0x154>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4a51      	ldr	r2, [pc, #324]	; (80018d8 <Menu_RefreshScreen+0x158>)
 8001792:	5cd2      	ldrb	r2, [r2, r3]
 8001794:	3201      	adds	r2, #1
 8001796:	b2d1      	uxtb	r1, r2
 8001798:	4a4f      	ldr	r2, [pc, #316]	; (80018d8 <Menu_RefreshScreen+0x158>)
 800179a:	54d1      	strb	r1, [r2, r3]
		FirstMemberToDisplayPtr = FirstMemberToDisplayPtr->Next;
 800179c:	4b4f      	ldr	r3, [pc, #316]	; (80018dc <Menu_RefreshScreen+0x15c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4a4e      	ldr	r2, [pc, #312]	; (80018dc <Menu_RefreshScreen+0x15c>)
 80017a4:	6013      	str	r3, [r2, #0]
	while(LevelsIndexes[MenuLevel] > (LevelsFirstMembersToDisplay[MenuLevel] + MENU_ROWS_TO_DISPLAY - 1) )		//while our menu member is in out of screen range...
 80017a6:	4b4b      	ldr	r3, [pc, #300]	; (80018d4 <Menu_RefreshScreen+0x154>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b4c      	ldr	r3, [pc, #304]	; (80018e0 <Menu_RefreshScreen+0x160>)
 80017ae:	5c9b      	ldrb	r3, [r3, r2]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b48      	ldr	r3, [pc, #288]	; (80018d4 <Menu_RefreshScreen+0x154>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4619      	mov	r1, r3
 80017b8:	4b47      	ldr	r3, [pc, #284]	; (80018d8 <Menu_RefreshScreen+0x158>)
 80017ba:	5c5b      	ldrb	r3, [r3, r1]
 80017bc:	3305      	adds	r3, #5
 80017be:	429a      	cmp	r2, r3
 80017c0:	dce4      	bgt.n	800178c <Menu_RefreshScreen+0xc>
	}
	while(LevelsIndexes[MenuLevel] < LevelsFirstMembersToDisplay[MenuLevel] )
 80017c2:	e00c      	b.n	80017de <Menu_RefreshScreen+0x5e>
	{
		LevelsFirstMembersToDisplay[MenuLevel]--;																//or "scroll up"
 80017c4:	4b43      	ldr	r3, [pc, #268]	; (80018d4 <Menu_RefreshScreen+0x154>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	4a43      	ldr	r2, [pc, #268]	; (80018d8 <Menu_RefreshScreen+0x158>)
 80017ca:	5cd2      	ldrb	r2, [r2, r3]
 80017cc:	3a01      	subs	r2, #1
 80017ce:	b2d1      	uxtb	r1, r2
 80017d0:	4a41      	ldr	r2, [pc, #260]	; (80018d8 <Menu_RefreshScreen+0x158>)
 80017d2:	54d1      	strb	r1, [r2, r3]
		FirstMemberToDisplayPtr = FirstMemberToDisplayPtr->Prev;
 80017d4:	4b41      	ldr	r3, [pc, #260]	; (80018dc <Menu_RefreshScreen+0x15c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	4a40      	ldr	r2, [pc, #256]	; (80018dc <Menu_RefreshScreen+0x15c>)
 80017dc:	6013      	str	r3, [r2, #0]
	while(LevelsIndexes[MenuLevel] < LevelsFirstMembersToDisplay[MenuLevel] )
 80017de:	4b3d      	ldr	r3, [pc, #244]	; (80018d4 <Menu_RefreshScreen+0x154>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b3e      	ldr	r3, [pc, #248]	; (80018e0 <Menu_RefreshScreen+0x160>)
 80017e6:	5c9a      	ldrb	r2, [r3, r2]
 80017e8:	4b3a      	ldr	r3, [pc, #232]	; (80018d4 <Menu_RefreshScreen+0x154>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	4619      	mov	r1, r3
 80017ee:	4b3a      	ldr	r3, [pc, #232]	; (80018d8 <Menu_RefreshScreen+0x158>)
 80017f0:	5c5b      	ldrb	r3, [r3, r1]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d3e6      	bcc.n	80017c4 <Menu_RefreshScreen+0x44>
	}

	OLED_ClearBuffer(BLACK);
 80017f6:	2000      	movs	r0, #0
 80017f8:	f001 f840 	bl	800287c <OLED_ClearBuffer>
	OLED_MoveCursor(0, 0);
 80017fc:	2100      	movs	r1, #0
 80017fe:	2000      	movs	r0, #0
 8001800:	f000 ff82 	bl	8002708 <OLED_MoveCursor>
	OLED_WriteString("-------M E N U-------",WHITE);
 8001804:	2101      	movs	r1, #1
 8001806:	4837      	ldr	r0, [pc, #220]	; (80018e4 <Menu_RefreshScreen+0x164>)
 8001808:	f001 f902 	bl	8002a10 <OLED_WriteString>

	Tmp = FirstMemberToDisplayPtr;															//temporary pointer for displaying
 800180c:	4b33      	ldr	r3, [pc, #204]	; (80018dc <Menu_RefreshScreen+0x15c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	607b      	str	r3, [r7, #4]
	while((i != MENU_ROWS_TO_DISPLAY) && Tmp != NULL)										//print all menu rows
 8001812:	e04f      	b.n	80018b4 <Menu_RefreshScreen+0x134>
	{
		if(MenuCurrentMember == Tmp)														//if actually printed member is current member, add >> <<
 8001814:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <Menu_RefreshScreen+0x168>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	429a      	cmp	r2, r3
 800181c:	d126      	bne.n	800186c <Menu_RefreshScreen+0xec>
		{
			CenterCalculate = ((DISPLAY_WIDTH - ((strlen(Tmp->Name) + 6) * 6) ) / 2);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fcdc 	bl	80001e0 <strlen>
 8001828:	4602      	mov	r2, r0
 800182a:	4613      	mov	r3, r2
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	4413      	add	r3, r2
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	f1c3 035c 	rsb	r3, r3, #92	; 0x5c
 8001836:	085b      	lsrs	r3, r3, #1
 8001838:	70bb      	strb	r3, [r7, #2]
			OLED_MoveCursor(CenterCalculate, (i+1)*8);
 800183a:	78fb      	ldrb	r3, [r7, #3]
 800183c:	3301      	adds	r3, #1
 800183e:	b2db      	uxtb	r3, r3
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	b2da      	uxtb	r2, r3
 8001844:	78bb      	ldrb	r3, [r7, #2]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f000 ff5d 	bl	8002708 <OLED_MoveCursor>
			OLED_WriteString(">> ", WHITE);
 800184e:	2101      	movs	r1, #1
 8001850:	4826      	ldr	r0, [pc, #152]	; (80018ec <Menu_RefreshScreen+0x16c>)
 8001852:	f001 f8dd 	bl	8002a10 <OLED_WriteString>
			OLED_WriteString((char*)Tmp->Name, WHITE);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2101      	movs	r1, #1
 800185c:	4618      	mov	r0, r3
 800185e:	f001 f8d7 	bl	8002a10 <OLED_WriteString>
			OLED_WriteString(" <<", WHITE);
 8001862:	2101      	movs	r1, #1
 8001864:	4822      	ldr	r0, [pc, #136]	; (80018f0 <Menu_RefreshScreen+0x170>)
 8001866:	f001 f8d3 	bl	8002a10 <OLED_WriteString>
 800186a:	e01d      	b.n	80018a8 <Menu_RefreshScreen+0x128>
		}
		else																				//if not, just print it
		{
			CenterCalculate = ((DISPLAY_WIDTH - (strlen(Tmp->Name) * 6) ) / 2);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f7fe fcb5 	bl	80001e0 <strlen>
 8001876:	4602      	mov	r2, r0
 8001878:	4613      	mov	r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4413      	add	r3, r2
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001884:	085b      	lsrs	r3, r3, #1
 8001886:	70bb      	strb	r3, [r7, #2]
			OLED_MoveCursor(CenterCalculate, (i+1)*8);
 8001888:	78fb      	ldrb	r3, [r7, #3]
 800188a:	3301      	adds	r3, #1
 800188c:	b2db      	uxtb	r3, r3
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	b2da      	uxtb	r2, r3
 8001892:	78bb      	ldrb	r3, [r7, #2]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f000 ff36 	bl	8002708 <OLED_MoveCursor>
			OLED_WriteString((char*)Tmp->Name, WHITE);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2101      	movs	r1, #1
 80018a2:	4618      	mov	r0, r3
 80018a4:	f001 f8b4 	bl	8002a10 <OLED_WriteString>
		}
		i++;																				//increment for printing next member
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	3301      	adds	r3, #1
 80018ac:	70fb      	strb	r3, [r7, #3]
		Tmp = Tmp->Next;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	607b      	str	r3, [r7, #4]
	while((i != MENU_ROWS_TO_DISPLAY) && Tmp != NULL)										//print all menu rows
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	2b06      	cmp	r3, #6
 80018b8:	d002      	beq.n	80018c0 <Menu_RefreshScreen+0x140>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d1a9      	bne.n	8001814 <Menu_RefreshScreen+0x94>
	}
	OLED_SendBuffer();
 80018c0:	f000 ffb0 	bl	8002824 <OLED_SendBuffer>
	LastMenuPtr = MenuCurrentMember;
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <Menu_RefreshScreen+0x168>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <Menu_RefreshScreen+0x174>)
 80018ca:	6013      	str	r3, [r2, #0]

}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000410 	.word	0x20000410
 80018d8:	2000040c 	.word	0x2000040c
 80018dc:	20000094 	.word	0x20000094
 80018e0:	20000408 	.word	0x20000408
 80018e4:	08007fec 	.word	0x08007fec
 80018e8:	20000090 	.word	0x20000090
 80018ec:	08008004 	.word	0x08008004
 80018f0:	08008008 	.word	0x08008008
 80018f4:	20000414 	.word	0x20000414

080018f8 <Menu_Next>:

void Menu_Next(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
	if(MenuCurrentMember->Next != NULL)
 80018fc:	4b13      	ldr	r3, [pc, #76]	; (800194c <Menu_Next+0x54>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d012      	beq.n	800192c <Menu_Next+0x34>
	{
		MenuCurrentMember = MenuCurrentMember->Next;	//change current member pointer to next member
 8001906:	4b11      	ldr	r3, [pc, #68]	; (800194c <Menu_Next+0x54>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	4a0f      	ldr	r2, [pc, #60]	; (800194c <Menu_Next+0x54>)
 800190e:	6013      	str	r3, [r2, #0]
		LevelsIndexes[MenuLevel]++;						//increase current level index
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <Menu_Next+0x58>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4a0f      	ldr	r2, [pc, #60]	; (8001954 <Menu_Next+0x5c>)
 8001916:	5cd2      	ldrb	r2, [r2, r3]
 8001918:	3201      	adds	r2, #1
 800191a:	b2d1      	uxtb	r1, r2
 800191c:	4a0d      	ldr	r2, [pc, #52]	; (8001954 <Menu_Next+0x5c>)
 800191e:	54d1      	strb	r1, [r2, r3]
 8001920:	e00f      	b.n	8001942 <Menu_Next+0x4a>
#ifdef MENU_LOOPING
	else												//if there is no next member, go to first member (looping)
	{
		while(MenuCurrentMember->Prev != NULL)
		{
			MenuCurrentMember = MenuCurrentMember->Prev;
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <Menu_Next+0x54>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	4a08      	ldr	r2, [pc, #32]	; (800194c <Menu_Next+0x54>)
 800192a:	6013      	str	r3, [r2, #0]
		while(MenuCurrentMember->Prev != NULL)
 800192c:	4b07      	ldr	r3, [pc, #28]	; (800194c <Menu_Next+0x54>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1f5      	bne.n	8001922 <Menu_Next+0x2a>
		}
		LevelsIndexes[MenuLevel] = 0;
 8001936:	4b06      	ldr	r3, [pc, #24]	; (8001950 <Menu_Next+0x58>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	461a      	mov	r2, r3
 800193c:	4b05      	ldr	r3, [pc, #20]	; (8001954 <Menu_Next+0x5c>)
 800193e:	2100      	movs	r1, #0
 8001940:	5499      	strb	r1, [r3, r2]
	}
#endif

	Menu_RefreshScreen();
 8001942:	f7ff ff1d 	bl	8001780 <Menu_RefreshScreen>
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000090 	.word	0x20000090
 8001950:	20000410 	.word	0x20000410
 8001954:	20000408 	.word	0x20000408

08001958 <Menu_Prev>:

void Menu_Prev(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
	if(MenuCurrentMember->Prev != NULL)
 800195c:	4b14      	ldr	r3, [pc, #80]	; (80019b0 <Menu_Prev+0x58>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d01a      	beq.n	800199c <Menu_Prev+0x44>
	{
		MenuCurrentMember = MenuCurrentMember->Prev;
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <Menu_Prev+0x58>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	4a10      	ldr	r2, [pc, #64]	; (80019b0 <Menu_Prev+0x58>)
 800196e:	6013      	str	r3, [r2, #0]
		LevelsIndexes[MenuLevel]--;
 8001970:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <Menu_Prev+0x5c>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4a10      	ldr	r2, [pc, #64]	; (80019b8 <Menu_Prev+0x60>)
 8001976:	5cd2      	ldrb	r2, [r2, r3]
 8001978:	3a01      	subs	r2, #1
 800197a:	b2d1      	uxtb	r1, r2
 800197c:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <Menu_Prev+0x60>)
 800197e:	54d1      	strb	r1, [r2, r3]
 8001980:	e011      	b.n	80019a6 <Menu_Prev+0x4e>
#ifdef MENU_LOOPING
	else
	{
		while(MenuCurrentMember->Next != NULL)
		{
			MenuCurrentMember = MenuCurrentMember->Next;
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <Menu_Prev+0x58>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <Menu_Prev+0x58>)
 800198a:	6013      	str	r3, [r2, #0]
			LevelsIndexes[MenuLevel]++;
 800198c:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <Menu_Prev+0x5c>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	4a09      	ldr	r2, [pc, #36]	; (80019b8 <Menu_Prev+0x60>)
 8001992:	5cd2      	ldrb	r2, [r2, r3]
 8001994:	3201      	adds	r2, #1
 8001996:	b2d1      	uxtb	r1, r2
 8001998:	4a07      	ldr	r2, [pc, #28]	; (80019b8 <Menu_Prev+0x60>)
 800199a:	54d1      	strb	r1, [r2, r3]
		while(MenuCurrentMember->Next != NULL)
 800199c:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <Menu_Prev+0x58>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1ed      	bne.n	8001982 <Menu_Prev+0x2a>
		}
	}
#endif

	Menu_RefreshScreen();
 80019a6:	f7ff feeb 	bl	8001780 <Menu_RefreshScreen>
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000090 	.word	0x20000090
 80019b4:	20000410 	.word	0x20000410
 80019b8:	20000408 	.word	0x20000408

080019bc <Menu_Select>:



void Menu_Select(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	if(MenuCurrentMember->Child != NULL)				//if there is a child...
 80019c0:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <Menu_Select+0x48>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00e      	beq.n	80019e8 <Menu_Select+0x2c>
	{
		MenuCurrentMember = MenuCurrentMember->Child;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <Menu_Select+0x48>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <Menu_Select+0x48>)
 80019d2:	6013      	str	r3, [r2, #0]
		FirstMemberToDisplayPtr = MenuCurrentMember;
 80019d4:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <Menu_Select+0x48>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a0b      	ldr	r2, [pc, #44]	; (8001a08 <Menu_Select+0x4c>)
 80019da:	6013      	str	r3, [r2, #0]
		MenuLevel++;
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <Menu_Select+0x50>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	3301      	adds	r3, #1
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <Menu_Select+0x50>)
 80019e6:	701a      	strb	r2, [r3, #0]
	}

	if(MenuCurrentMember->FunctionPtr != NULL)			//if there is a function pointer...
 80019e8:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <Menu_Select+0x48>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d003      	beq.n	80019fa <Menu_Select+0x3e>
	{
		MenuCurrentMember->FunctionPtr();
 80019f2:	4b04      	ldr	r3, [pc, #16]	; (8001a04 <Menu_Select+0x48>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	4798      	blx	r3
	}

	Menu_RefreshScreen();
 80019fa:	f7ff fec1 	bl	8001780 <Menu_RefreshScreen>
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000090 	.word	0x20000090
 8001a08:	20000094 	.word	0x20000094
 8001a0c:	20000410 	.word	0x20000410

08001a10 <Menu_Back>:

void Menu_Back(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
	uint8_t i;

	if(MenuCurrentMember->Parent != NULL)
 8001a16:	4b1d      	ldr	r3, [pc, #116]	; (8001a8c <Menu_Back+0x7c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d02e      	beq.n	8001a7e <Menu_Back+0x6e>
	{
		LevelsIndexes[MenuLevel] = 0;
 8001a20:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <Menu_Back+0x80>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <Menu_Back+0x84>)
 8001a28:	2100      	movs	r1, #0
 8001a2a:	5499      	strb	r1, [r3, r2]
		MenuCurrentMember = MenuCurrentMember->Parent;
 8001a2c:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <Menu_Back+0x7c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	4a16      	ldr	r2, [pc, #88]	; (8001a8c <Menu_Back+0x7c>)
 8001a34:	6013      	str	r3, [r2, #0]
		FirstMemberToDisplayPtr = MenuCurrentMember;
 8001a36:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <Menu_Back+0x7c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a17      	ldr	r2, [pc, #92]	; (8001a98 <Menu_Back+0x88>)
 8001a3c:	6013      	str	r3, [r2, #0]
		MenuLevel--;
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <Menu_Back+0x80>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <Menu_Back+0x80>)
 8001a48:	701a      	strb	r2, [r3, #0]

		for(i = 0; i < (LevelsIndexes[MenuLevel] - LevelsFirstMembersToDisplay[MenuLevel]) ; i++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	71fb      	strb	r3, [r7, #7]
 8001a4e:	e007      	b.n	8001a60 <Menu_Back+0x50>
		{
			FirstMemberToDisplayPtr = FirstMemberToDisplayPtr->Prev;
 8001a50:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <Menu_Back+0x88>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	4a10      	ldr	r2, [pc, #64]	; (8001a98 <Menu_Back+0x88>)
 8001a58:	6013      	str	r3, [r2, #0]
		for(i = 0; i < (LevelsIndexes[MenuLevel] - LevelsFirstMembersToDisplay[MenuLevel]) ; i++)
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	71fb      	strb	r3, [r7, #7]
 8001a60:	79fa      	ldrb	r2, [r7, #7]
 8001a62:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <Menu_Back+0x80>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	4619      	mov	r1, r3
 8001a68:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <Menu_Back+0x84>)
 8001a6a:	5c5b      	ldrb	r3, [r3, r1]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <Menu_Back+0x80>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <Menu_Back+0x8c>)
 8001a76:	5c1b      	ldrb	r3, [r3, r0]
 8001a78:	1acb      	subs	r3, r1, r3
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	dbe8      	blt.n	8001a50 <Menu_Back+0x40>
		}
	}

	Menu_RefreshScreen();
 8001a7e:	f7ff fe7f 	bl	8001780 <Menu_RefreshScreen>
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000090 	.word	0x20000090
 8001a90:	20000410 	.word	0x20000410
 8001a94:	20000408 	.word	0x20000408
 8001a98:	20000094 	.word	0x20000094
 8001a9c:	2000040c 	.word	0x2000040c

08001aa0 <nRF24_Delay_ms>:

#define NRF24_CE_HIGH		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET)
#define NRF24_CE_LOW		HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET)

static void nRF24_Delay_ms(uint8_t Time)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(Time);
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f001 fab1 	bl	8003014 <HAL_Delay>
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <nRF24_SendSpi>:

static void nRF24_SendSpi(uint8_t *Data, uint8_t Length)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi_nrf, Data, Length, 1000);
 8001ac8:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <nRF24_SendSpi+0x28>)
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	78fb      	ldrb	r3, [r7, #3]
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	f003 ffb6 	bl	8005a46 <HAL_SPI_Transmit>
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000418 	.word	0x20000418

08001ae8 <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t Length)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(hspi_nrf, Data, Length, 1000);
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <nRF24_ReadSpi+0x28>)
 8001af6:	6818      	ldr	r0, [r3, #0]
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	f004 f8dc 	bl	8005cbe <HAL_SPI_Receive>
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000418 	.word	0x20000418

08001b14 <nRF24_ReadRegister>:
//
// END OF BASIC READ/WRITE FUNCTIONS
//

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	reg = NRF24_CMD_R_REGISTER | reg;
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001b22:	2200      	movs	r2, #0
 8001b24:	2140      	movs	r1, #64	; 0x40
 8001b26:	480c      	ldr	r0, [pc, #48]	; (8001b58 <nRF24_ReadRegister+0x44>)
 8001b28:	f002 fdf4 	bl	8004714 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&reg, 1);
 8001b2c:	1dfb      	adds	r3, r7, #7
 8001b2e:	2101      	movs	r1, #1
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff ffc3 	bl	8001abc <nRF24_SendSpi>
	nRF24_ReadSpi(&result, 1);
 8001b36:	f107 030f 	add.w	r3, r7, #15
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff ffd3 	bl	8001ae8 <nRF24_ReadSpi>
	NRF24_CSN_HIGH;
 8001b42:	2201      	movs	r2, #1
 8001b44:	2140      	movs	r1, #64	; 0x40
 8001b46:	4804      	ldr	r0, [pc, #16]	; (8001b58 <nRF24_ReadRegister+0x44>)
 8001b48:	f002 fde4 	bl	8004714 <HAL_GPIO_WritePin>

	return result;
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40020800 	.word	0x40020800

08001b5c <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* ret, uint8_t len)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	6039      	str	r1, [r7, #0]
 8001b66:	71fb      	strb	r3, [r7, #7]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_R_REGISTER | reg;
 8001b6c:	79fb      	ldrb	r3, [r7, #7]
 8001b6e:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001b70:	2200      	movs	r2, #0
 8001b72:	2140      	movs	r1, #64	; 0x40
 8001b74:	480a      	ldr	r0, [pc, #40]	; (8001ba0 <nRF24_ReadRegisters+0x44>)
 8001b76:	f002 fdcd 	bl	8004714 <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001b7a:	1dfb      	adds	r3, r7, #7
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff ff9c 	bl	8001abc <nRF24_SendSpi>
	nRF24_ReadSpi(ret, len);
 8001b84:	79bb      	ldrb	r3, [r7, #6]
 8001b86:	4619      	mov	r1, r3
 8001b88:	6838      	ldr	r0, [r7, #0]
 8001b8a:	f7ff ffad 	bl	8001ae8 <nRF24_ReadSpi>

	NRF24_CSN_HIGH;
 8001b8e:	2201      	movs	r2, #1
 8001b90:	2140      	movs	r1, #64	; 0x40
 8001b92:	4803      	ldr	r0, [pc, #12]	; (8001ba0 <nRF24_ReadRegisters+0x44>)
 8001b94:	f002 fdbe 	bl	8004714 <HAL_GPIO_WritePin>
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40020800 	.word	0x40020800

08001ba4 <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t val)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	460a      	mov	r2, r1
 8001bae:	71fb      	strb	r3, [r7, #7]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[2];

	tmp[0] = NRF24_CMD_W_REGISTER | reg;
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	f043 0320 	orr.w	r3, r3, #32
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	733b      	strb	r3, [r7, #12]
	tmp[1] = val;
 8001bbe:	79bb      	ldrb	r3, [r7, #6]
 8001bc0:	737b      	strb	r3, [r7, #13]

	NRF24_CSN_LOW;
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2140      	movs	r1, #64	; 0x40
 8001bc6:	4809      	ldr	r0, [pc, #36]	; (8001bec <nRF24_WriteRegister+0x48>)
 8001bc8:	f002 fda4 	bl	8004714 <HAL_GPIO_WritePin>

	nRF24_SendSpi(tmp, 2);
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	2102      	movs	r1, #2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff ff72 	bl	8001abc <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001bd8:	2201      	movs	r2, #1
 8001bda:	2140      	movs	r1, #64	; 0x40
 8001bdc:	4803      	ldr	r0, [pc, #12]	; (8001bec <nRF24_WriteRegister+0x48>)
 8001bde:	f002 fd99 	bl	8004714 <HAL_GPIO_WritePin>
}
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40020800 	.word	0x40020800

08001bf0 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* val, uint8_t len)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	6039      	str	r1, [r7, #0]
 8001bfa:	71fb      	strb	r3, [r7, #7]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_W_REGISTER | reg;
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	f043 0320 	orr.w	r3, r3, #32
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2140      	movs	r1, #64	; 0x40
 8001c0e:	480b      	ldr	r0, [pc, #44]	; (8001c3c <nRF24_WriteRegisters+0x4c>)
 8001c10:	f002 fd80 	bl	8004714 <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001c14:	1dfb      	adds	r3, r7, #7
 8001c16:	2101      	movs	r1, #1
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff4f 	bl	8001abc <nRF24_SendSpi>
	nRF24_SendSpi(val, len);
 8001c1e:	79bb      	ldrb	r3, [r7, #6]
 8001c20:	4619      	mov	r1, r3
 8001c22:	6838      	ldr	r0, [r7, #0]
 8001c24:	f7ff ff4a 	bl	8001abc <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001c28:	2201      	movs	r2, #1
 8001c2a:	2140      	movs	r1, #64	; 0x40
 8001c2c:	4803      	ldr	r0, [pc, #12]	; (8001c3c <nRF24_WriteRegisters+0x4c>)
 8001c2e:	f002 fd71 	bl	8004714 <HAL_GPIO_WritePin>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40020800 	.word	0x40020800

08001c40 <nRF24_TX_Mode>:
	NRF24_CE_HIGH;
	nRF24_Delay_ms(1);
}

void nRF24_TX_Mode(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
	NRF24_CE_LOW;
 8001c46:	2200      	movs	r2, #0
 8001c48:	2180      	movs	r1, #128	; 0x80
 8001c4a:	4810      	ldr	r0, [pc, #64]	; (8001c8c <nRF24_TX_Mode+0x4c>)
 8001c4c:	f002 fd62 	bl	8004714 <HAL_GPIO_WritePin>

	uint8_t config = nRF24_ReadConfig();
 8001c50:	f000 f81e 	bl	8001c90 <nRF24_ReadConfig>
 8001c54:	4603      	mov	r3, r0
 8001c56:	71fb      	strb	r3, [r7, #7]
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f043 0302 	orr.w	r3, r3, #2
 8001c5e:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit low
	config &= ~(1<<NRF24_PRIM_RX);
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	f023 0301 	bic.w	r3, r3, #1
 8001c66:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 f818 	bl	8001ca0 <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 8001c70:	2070      	movs	r0, #112	; 0x70
 8001c72:	f000 f870 	bl	8001d56 <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 8001c76:	f000 f87d 	bl	8001d74 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 8001c7a:	f000 f895 	bl	8001da8 <nRF24_FlushTX>

	nRF24_Delay_ms(1);
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f7ff ff0e 	bl	8001aa0 <nRF24_Delay_ms>
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40020800 	.word	0x40020800

08001c90 <nRF24_ReadConfig>:



uint8_t nRF24_ReadConfig(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_CONFIG));
 8001c94:	2000      	movs	r0, #0
 8001c96:	f7ff ff3d 	bl	8001b14 <nRF24_ReadRegister>
 8001c9a:	4603      	mov	r3, r0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t conf)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_CONFIG, conf);
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4619      	mov	r1, r3
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff ff78 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001cb4:	bf00      	nop
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}

08001cbc <nRF24_SetPALevel>:

void nRF24_SetPALevel(uint8_t lev)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8001cc6:	2006      	movs	r0, #6
 8001cc8:	f7ff ff24 	bl	8001b14 <nRF24_ReadRegister>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xF8; // Clear PWR bits
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	f023 0307 	bic.w	r3, r3, #7
 8001cd6:	73fb      	strb	r3, [r7, #15]
	rf_setup |= (lev<<1);
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	b25a      	sxtb	r2, r3
 8001cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8001ce8:	7bfb      	ldrb	r3, [r7, #15]
 8001cea:	4619      	mov	r1, r3
 8001cec:	2006      	movs	r0, #6
 8001cee:	f7ff ff59 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b084      	sub	sp, #16
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8001d04:	2006      	movs	r0, #6
 8001d06:	f7ff ff05 	bl	8001b14 <nRF24_ReadRegister>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8001d14:	73fb      	strb	r3, [r7, #15]
	if(dr == NRF24_RF_DR_250KBPS)
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d104      	bne.n	8001d26 <nRF24_SetDataRate+0x2c>
		rf_setup |= (1<<NRF24_RF_DR_LOW);
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	f043 0320 	orr.w	r3, r3, #32
 8001d22:	73fb      	strb	r3, [r7, #15]
 8001d24:	e006      	b.n	8001d34 <nRF24_SetDataRate+0x3a>
	else if(dr == NRF24_RF_DR_2MBPS)
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d103      	bne.n	8001d34 <nRF24_SetDataRate+0x3a>
		rf_setup |= (1<<NRF24_RF_DR_HIGH);
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	f043 0308 	orr.w	r3, r3, #8
 8001d32:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
 8001d36:	4619      	mov	r1, r3
 8001d38:	2006      	movs	r0, #6
 8001d3a:	f7ff ff33 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001d3e:	bf00      	nop
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_STATUS));
 8001d4a:	2007      	movs	r0, #7
 8001d4c:	f7ff fee2 	bl	8001b14 <nRF24_ReadRegister>
 8001d50:	4603      	mov	r3, r0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_STATUS, st);
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4619      	mov	r1, r3
 8001d64:	2007      	movs	r0, #7
 8001d66:	f7ff ff1d 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
	...

08001d74 <nRF24_FlushRX>:
{
	return nRF24_IsBitSetInFifoStatus(NRF24_RX_EMPTY);
}

void nRF24_FlushRX(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_RX;
 8001d7a:	23e2      	movs	r3, #226	; 0xe2
 8001d7c:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2140      	movs	r1, #64	; 0x40
 8001d82:	4808      	ldr	r0, [pc, #32]	; (8001da4 <nRF24_FlushRX+0x30>)
 8001d84:	f002 fcc6 	bl	8004714 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8001d88:	1dfb      	adds	r3, r7, #7
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fe95 	bl	8001abc <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8001d92:	2201      	movs	r2, #1
 8001d94:	2140      	movs	r1, #64	; 0x40
 8001d96:	4803      	ldr	r0, [pc, #12]	; (8001da4 <nRF24_FlushRX+0x30>)
 8001d98:	f002 fcbc 	bl	8004714 <HAL_GPIO_WritePin>
}
 8001d9c:	bf00      	nop
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	40020800 	.word	0x40020800

08001da8 <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_TX;
 8001dae:	23e1      	movs	r3, #225	; 0xe1
 8001db0:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001db2:	2200      	movs	r2, #0
 8001db4:	2140      	movs	r1, #64	; 0x40
 8001db6:	4808      	ldr	r0, [pc, #32]	; (8001dd8 <nRF24_FlushTX+0x30>)
 8001db8:	f002 fcac 	bl	8004714 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8001dbc:	1dfb      	adds	r3, r7, #7
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff fe7b 	bl	8001abc <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	2140      	movs	r1, #64	; 0x40
 8001dca:	4803      	ldr	r0, [pc, #12]	; (8001dd8 <nRF24_FlushTX+0x30>)
 8001dcc:	f002 fca2 	bl	8004714 <HAL_GPIO_WritePin>
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40020800 	.word	0x40020800

08001ddc <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8001de6:	f7ff ff53 	bl	8001c90 <nRF24_ReadConfig>
 8001dea:	4603      	mov	r3, r0
 8001dec:	73fb      	strb	r3, [r7, #15]

	if(onoff)
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d004      	beq.n	8001dfe <nRF24_EnableCRC+0x22>
		config |= (1<<NRF24_EN_CRC);
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
 8001df6:	f043 0308 	orr.w	r3, r3, #8
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e003      	b.n	8001e06 <nRF24_EnableCRC+0x2a>
	else
		config &= ~(1<<NRF24_EN_CRC);
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
 8001e00:	f023 0308 	bic.w	r3, r3, #8
 8001e04:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff49 	bl	8001ca0 <nRF24_WriteConfig>
}
 8001e0e:	bf00      	nop
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b084      	sub	sp, #16
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8001e20:	f7ff ff36 	bl	8001c90 <nRF24_ReadConfig>
 8001e24:	4603      	mov	r3, r0
 8001e26:	73fb      	strb	r3, [r7, #15]
	if(crcl == NRF24_CRC_WIDTH_2B)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d104      	bne.n	8001e38 <nRF24_SetCRCLength+0x22>
		config |= (1<<NRF24_CRCO);
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	f043 0304 	orr.w	r3, r3, #4
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	e003      	b.n	8001e40 <nRF24_SetCRCLength+0x2a>
	else
		config &= ~(1<<NRF24_CRCO);
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
 8001e3a:	f023 0304 	bic.w	r3, r3, #4
 8001e3e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8001e40:	7bfb      	ldrb	r3, [r7, #15]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7ff ff2c 	bl	8001ca0 <nRF24_WriteConfig>
}
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	460a      	mov	r2, r1
 8001e5a:	71fb      	strb	r3, [r7, #7]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	71bb      	strb	r3, [r7, #6]
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	011b      	lsls	r3, r3, #4
 8001e64:	b25a      	sxtb	r2, r3
 8001e66:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	b25b      	sxtb	r3, r3
 8001e70:	4313      	orrs	r3, r2
 8001e72:	b25b      	sxtb	r3, r3
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	4619      	mov	r1, r3
 8001e78:	2004      	movs	r0, #4
 8001e7a:	f7ff fe93 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 8001e90:	79fb      	ldrb	r3, [r7, #7]
 8001e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	4619      	mov	r1, r3
 8001e9a:	2005      	movs	r0, #5
 8001e9c:	f7ff fe82 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <nRF24_EnablePipe>:
		pipe = 5; // Block too high pipe number
	nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
}

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	460a      	mov	r2, r1
 8001eb2:	71fb      	strb	r3, [r7, #7]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	2b05      	cmp	r3, #5
 8001ebc:	d901      	bls.n	8001ec2 <nRF24_EnablePipe+0x1a>
		pipe = 5; // Block too high pipe number
 8001ebe:	2305      	movs	r3, #5
 8001ec0:	71fb      	strb	r3, [r7, #7]
	uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 8001ec2:	2002      	movs	r0, #2
 8001ec4:	f7ff fe26 	bl	8001b14 <nRF24_ReadRegister>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8001ecc:	79bb      	ldrb	r3, [r7, #6]
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d10a      	bne.n	8001ee8 <nRF24_EnablePipe+0x40>
		enable_pipe |= (1<<pipe);
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	b25a      	sxtb	r2, r3
 8001edc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	b25b      	sxtb	r3, r3
 8001ee4:	73fb      	strb	r3, [r7, #15]
 8001ee6:	e00b      	b.n	8001f00 <nRF24_EnablePipe+0x58>
	else
		enable_pipe &= ~(1<<pipe);
 8001ee8:	79fb      	ldrb	r3, [r7, #7]
 8001eea:	2201      	movs	r2, #1
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	b25b      	sxtb	r3, r3
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	b25a      	sxtb	r2, r3
 8001ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efa:	4013      	ands	r3, r2
 8001efc:	b25b      	sxtb	r3, r3
 8001efe:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	4619      	mov	r1, r3
 8001f04:	2002      	movs	r0, #2
 8001f06:	f7ff fe4d 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b084      	sub	sp, #16
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	460a      	mov	r2, r1
 8001f1c:	71fb      	strb	r3, [r7, #7]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	2b05      	cmp	r3, #5
 8001f26:	d901      	bls.n	8001f2c <nRF24_AutoACK+0x1a>
		pipe = 5; // Block too high pipe number
 8001f28:	2305      	movs	r3, #5
 8001f2a:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	f7ff fdf1 	bl	8001b14 <nRF24_ReadRegister>
 8001f32:	4603      	mov	r3, r0
 8001f34:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8001f36:	79bb      	ldrb	r3, [r7, #6]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d10a      	bne.n	8001f52 <nRF24_AutoACK+0x40>
		enaa |= (1<<pipe);
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	b25a      	sxtb	r2, r3
 8001f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	b25b      	sxtb	r3, r3
 8001f4e:	73fb      	strb	r3, [r7, #15]
 8001f50:	e00b      	b.n	8001f6a <nRF24_AutoACK+0x58>
	else
		enaa &= ~(1<<pipe);
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2201      	movs	r2, #1
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	b25b      	sxtb	r3, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	b25a      	sxtb	r2, r3
 8001f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f64:	4013      	ands	r3, r2
 8001f66:	b25b      	sxtb	r3, r3
 8001f68:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_AA, enaa);
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	2001      	movs	r0, #1
 8001f70:	f7ff fe18 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
	if(size > 5)
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	2b05      	cmp	r3, #5
 8001f8a:	d901      	bls.n	8001f90 <nRF24_SetAddressWidth+0x14>
		size = 5; // Maximum are 5 bytes
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	71fb      	strb	r3, [r7, #7]
	if(size < 3)
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d801      	bhi.n	8001f9a <nRF24_SetAddressWidth+0x1e>
		size = 3; // Minimum are 3 bytes
 8001f96:	2303      	movs	r3, #3
 8001f98:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	3b02      	subs	r3, #2
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	f003 0303 	and.w	r3, r3, #3
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	2003      	movs	r0, #3
 8001faa:	f7ff fdfb 	bl	8001ba4 <nRF24_WriteRegister>
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b084      	sub	sp, #16
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	6039      	str	r1, [r7, #0]
 8001fc0:	71fb      	strb	r3, [r7, #7]
	// pipe 0 and pipe 1 are fully 40-bits storaged
	// pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
	// pipe 0 and 1 are LSByte first so they are needed to reverse address
	if((pipe == 0) || (pipe == 1))
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d002      	beq.n	8001fce <nRF24_SetRXAddress+0x18>
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d11d      	bne.n	800200a <nRF24_SetRXAddress+0x54>
	{
		uint8_t i;
		uint8_t address_rev[NRF24_ADDR_SIZE];
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	73fb      	strb	r3, [r7, #15]
 8001fd2:	e00d      	b.n	8001ff0 <nRF24_SetRXAddress+0x3a>
			address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	683a      	ldr	r2, [r7, #0]
 8001fd8:	441a      	add	r2, r3
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	f1c3 0302 	rsb	r3, r3, #2
 8001fe0:	7812      	ldrb	r2, [r2, #0]
 8001fe2:	3310      	adds	r3, #16
 8001fe4:	443b      	add	r3, r7
 8001fe6:	f803 2c04 	strb.w	r2, [r3, #-4]
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	3301      	adds	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d9ee      	bls.n	8001fd4 <nRF24_SetRXAddress+0x1e>
		nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	330a      	adds	r3, #10
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	f107 010c 	add.w	r1, r7, #12
 8002000:	2203      	movs	r2, #3
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fdf4 	bl	8001bf0 <nRF24_WriteRegisters>
	{
 8002008:	e00a      	b.n	8002020 <nRF24_SetRXAddress+0x6a>
	}
	else
		nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	330a      	adds	r3, #10
 800200e:	b2da      	uxtb	r2, r3
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	3302      	adds	r3, #2
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	4619      	mov	r1, r3
 8002018:	4610      	mov	r0, r2
 800201a:	f7ff fdc3 	bl	8001ba4 <nRF24_WriteRegister>
}
 800201e:	bf00      	nop
 8002020:	bf00      	nop
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
	// TX address is storaged similar to RX pipe 0 - LSByte first
	uint8_t i;
	uint8_t address_rev[NRF24_ADDR_SIZE];

	nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 8002030:	f107 030c 	add.w	r3, r7, #12
 8002034:	2203      	movs	r2, #3
 8002036:	4619      	mov	r1, r3
 8002038:	200a      	movs	r0, #10
 800203a:	f7ff fd8f 	bl	8001b5c <nRF24_ReadRegisters>
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 800203e:	2300      	movs	r3, #0
 8002040:	73fb      	strb	r3, [r7, #15]
 8002042:	e00c      	b.n	800205e <nRF24_SetTXAddress+0x36>
		addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 8002044:	7bfa      	ldrb	r2, [r7, #15]
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	f1c3 0302 	rsb	r3, r3, #2
 800204c:	3210      	adds	r2, #16
 800204e:	443a      	add	r2, r7
 8002050:	f812 1c04 	ldrb.w	r1, [r2, #-4]
 8002054:	4a16      	ldr	r2, [pc, #88]	; (80020b0 <nRF24_SetTXAddress+0x88>)
 8002056:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	3301      	adds	r3, #1
 800205c:	73fb      	strb	r3, [r7, #15]
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	2b02      	cmp	r3, #2
 8002062:	d9ef      	bls.n	8002044 <nRF24_SetTXAddress+0x1c>

	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	e00d      	b.n	8002086 <nRF24_SetTXAddress+0x5e>
		address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 800206a:	7bfb      	ldrb	r3, [r7, #15]
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	441a      	add	r2, r3
 8002070:	7bfb      	ldrb	r3, [r7, #15]
 8002072:	f1c3 0302 	rsb	r3, r3, #2
 8002076:	7812      	ldrb	r2, [r2, #0]
 8002078:	3310      	adds	r3, #16
 800207a:	443b      	add	r3, r7
 800207c:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002080:	7bfb      	ldrb	r3, [r7, #15]
 8002082:	3301      	adds	r3, #1
 8002084:	73fb      	strb	r3, [r7, #15]
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	2b02      	cmp	r3, #2
 800208a:	d9ee      	bls.n	800206a <nRF24_SetTXAddress+0x42>
	//make pipe 0 address backup;

	nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	2203      	movs	r2, #3
 8002092:	4619      	mov	r1, r3
 8002094:	200a      	movs	r0, #10
 8002096:	f7ff fdab 	bl	8001bf0 <nRF24_WriteRegisters>
	nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 800209a:	f107 030c 	add.w	r3, r7, #12
 800209e:	2203      	movs	r2, #3
 80020a0:	4619      	mov	r1, r3
 80020a2:	2010      	movs	r0, #16
 80020a4:	f7ff fda4 	bl	8001bf0 <nRF24_WriteRegisters>

}
 80020a8:	bf00      	nop
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	2000041c 	.word	0x2000041c

080020b4 <nRF24_ClearInterrupts>:

void nRF24_ClearInterrupts(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
	uint8_t status = nRF24_ReadStatus();
 80020ba:	f7ff fe44 	bl	8001d46 <nRF24_ReadStatus>
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
	status |= (7<<4); // Clear bits 4, 5, 6.
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80020c8:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteStatus(status);
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fe42 	bl	8001d56 <nRF24_WriteStatus>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <nRF24_GetDynamicPayloadSize>:

uint8_t nRF24_GetDynamicPayloadSize(void)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	71fb      	strb	r3, [r7, #7]

    result = nRF24_ReadRegister(NRF24_CMD_R_RX_PL_WID);
 80020e4:	2060      	movs	r0, #96	; 0x60
 80020e6:	f7ff fd15 	bl	8001b14 <nRF24_ReadRegister>
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]

    if (result > 32) // Something went wrong :)
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	2b20      	cmp	r3, #32
 80020f2:	d906      	bls.n	8002102 <nRF24_GetDynamicPayloadSize+0x28>
    {
        nRF24_FlushRX();
 80020f4:	f7ff fe3e 	bl	8001d74 <nRF24_FlushRX>
        nRF24_Delay_ms(2);
 80020f8:	2002      	movs	r0, #2
 80020fa:	f7ff fcd1 	bl	8001aa0 <nRF24_Delay_ms>
        return 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	e000      	b.n	8002104 <nRF24_GetDynamicPayloadSize+0x2a>
    }
    return result;
 8002102:	79fb      	ldrb	r3, [r7, #7]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3708      	adds	r7, #8
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}

0800210c <nRF24_EnableRXDataReadyIRQ>:

void nRF24_EnableRXDataReadyIRQ(uint8_t onoff)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002116:	f7ff fdbb 	bl	8001c90 <nRF24_ReadConfig>
 800211a:	4603      	mov	r3, r0
 800211c:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d104      	bne.n	800212e <nRF24_EnableRXDataReadyIRQ+0x22>
		config |= (1<<NRF24_RX_DR);
 8002124:	7bfb      	ldrb	r3, [r7, #15]
 8002126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	e003      	b.n	8002136 <nRF24_EnableRXDataReadyIRQ+0x2a>
	else
		config &= ~(1<<NRF24_RX_DR);
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002134:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	4618      	mov	r0, r3
 800213a:	f7ff fdb1 	bl	8001ca0 <nRF24_WriteConfig>
}
 800213e:	bf00      	nop
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <nRF24_EnableTXDataSentIRQ>:

void nRF24_EnableTXDataSentIRQ(uint8_t onoff)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	4603      	mov	r3, r0
 800214e:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002150:	f7ff fd9e 	bl	8001c90 <nRF24_ReadConfig>
 8002154:	4603      	mov	r3, r0
 8002156:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d104      	bne.n	8002168 <nRF24_EnableTXDataSentIRQ+0x22>
		config |= (1<<NRF24_TX_DS);
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	f043 0320 	orr.w	r3, r3, #32
 8002164:	73fb      	strb	r3, [r7, #15]
 8002166:	e003      	b.n	8002170 <nRF24_EnableTXDataSentIRQ+0x2a>
	else
		config &= ~(1<<NRF24_TX_DS);
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	f023 0320 	bic.w	r3, r3, #32
 800216e:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 8002170:	7bfb      	ldrb	r3, [r7, #15]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff fd94 	bl	8001ca0 <nRF24_WriteConfig>
}
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <nRF24_EnableMaxRetransmitIRQ>:

void nRF24_EnableMaxRetransmitIRQ(uint8_t onoff)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 800218a:	f7ff fd81 	bl	8001c90 <nRF24_ReadConfig>
 800218e:	4603      	mov	r3, r0
 8002190:	73fb      	strb	r3, [r7, #15]

	if(!onoff)
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d104      	bne.n	80021a2 <nRF24_EnableMaxRetransmitIRQ+0x22>
		config |= (1<<NRF24_MAX_RT);
 8002198:	7bfb      	ldrb	r3, [r7, #15]
 800219a:	f043 0310 	orr.w	r3, r3, #16
 800219e:	73fb      	strb	r3, [r7, #15]
 80021a0:	e003      	b.n	80021aa <nRF24_EnableMaxRetransmitIRQ+0x2a>
	else
		config &= ~(1<<NRF24_MAX_RT);
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	f023 0310 	bic.w	r3, r3, #16
 80021a8:	73fb      	strb	r3, [r7, #15]

	nRF24_WriteConfig(config);
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fd77 	bl	8001ca0 <nRF24_WriteConfig>
}
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <nRF24_WriteTXPayload>:

void nRF24_WriteTXPayload(uint8_t * data, uint8_t size)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	460b      	mov	r3, r1
 80021c4:	70fb      	strb	r3, [r7, #3]
#if (NRF24_DYNAMIC_PAYLOAD == 1)
	nRF24_WriteRegisters(NRF24_CMD_W_TX_PAYLOAD, data, size);
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	461a      	mov	r2, r3
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	20a0      	movs	r0, #160	; 0xa0
 80021ce:	f7ff fd0f 	bl	8001bf0 <nRF24_WriteRegisters>
#else
	nRF24_WriteRegisters(NRF24_CMD_W_TX_PAYLOAD, data, NRF24_PAYLOAD_SIZE);
#endif
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <nRF24_WaitTX>:

void nRF24_WaitTX()
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
	uint8_t status;
	NRF24_CE_HIGH;
 80021e2:	2201      	movs	r2, #1
 80021e4:	2180      	movs	r1, #128	; 0x80
 80021e6:	4810      	ldr	r0, [pc, #64]	; (8002228 <nRF24_WaitTX+0x4c>)
 80021e8:	f002 fa94 	bl	8004714 <HAL_GPIO_WritePin>
	nRF24_Delay_ms(1);
 80021ec:	2001      	movs	r0, #1
 80021ee:	f7ff fc57 	bl	8001aa0 <nRF24_Delay_ms>
	NRF24_CE_LOW;
 80021f2:	2200      	movs	r2, #0
 80021f4:	2180      	movs	r1, #128	; 0x80
 80021f6:	480c      	ldr	r0, [pc, #48]	; (8002228 <nRF24_WaitTX+0x4c>)
 80021f8:	f002 fa8c 	bl	8004714 <HAL_GPIO_WritePin>
	do
	{
		nRF24_Delay_ms(1);
 80021fc:	2001      	movs	r0, #1
 80021fe:	f7ff fc4f 	bl	8001aa0 <nRF24_Delay_ms>
		status = nRF24_ReadStatus();
 8002202:	f7ff fda0 	bl	8001d46 <nRF24_ReadStatus>
 8002206:	4603      	mov	r3, r0
 8002208:	71fb      	strb	r3, [r7, #7]
	}while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	d104      	bne.n	800221e <nRF24_WaitTX+0x42>
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	f003 0320 	and.w	r3, r3, #32
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0ee      	beq.n	80021fc <nRF24_WaitTX+0x20>

}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40020800 	.word	0x40020800

0800222c <nRF24_ReadRXPaylaod>:

void nRF24_ReadRXPaylaod(uint8_t *data, uint8_t *size)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
#if (NRF24_DYNAMIC_PAYLOAD == 1)
	*size = nRF24_GetDynamicPayloadSize();
 8002236:	f7ff ff50 	bl	80020da <nRF24_GetDynamicPayloadSize>
 800223a:	4603      	mov	r3, r0
 800223c:	461a      	mov	r2, r3
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	701a      	strb	r2, [r3, #0]
	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, *size);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	6879      	ldr	r1, [r7, #4]
 800224a:	2061      	movs	r0, #97	; 0x61
 800224c:	f7ff fc86 	bl	8001b5c <nRF24_ReadRegisters>
#if (NRF24_INTERRUPT_MODE == 0)
	nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
#endif
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <nRF24_SendPacket>:

nRF24_TX_Status nRF24_SendPacket(uint8_t* Data, uint8_t Size)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	70fb      	strb	r3, [r7, #3]
	if(Size > 32)
 8002264:	78fb      	ldrb	r3, [r7, #3]
 8002266:	2b20      	cmp	r3, #32
 8002268:	d901      	bls.n	800226e <nRF24_SendPacket+0x16>
		return NRF24_NO_TRANSMITTED_PACKET;
 800226a:	2301      	movs	r3, #1
 800226c:	e007      	b.n	800227e <nRF24_SendPacket+0x26>

	nRF24_WriteTXPayload(Data, Size);
 800226e:	78fb      	ldrb	r3, [r7, #3]
 8002270:	4619      	mov	r1, r3
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff ffa1 	bl	80021ba <nRF24_WriteTXPayload>
	nRF24_WaitTX();
 8002278:	f7ff ffb0 	bl	80021dc <nRF24_WaitTX>

	return NRF24_TRANSMITTED_PACKET;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <nRF24_IRQ_Handler>:
	}
	return 0;
}

void nRF24_IRQ_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0

	Nrf24InterruptFlag = 1;
 800228c:	4b03      	ldr	r3, [pc, #12]	; (800229c <nRF24_IRQ_Handler+0x14>)
 800228e:	2201      	movs	r2, #1
 8002290:	701a      	strb	r2, [r3, #0]
}
 8002292:	bf00      	nop
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	20000422 	.word	0x20000422

080022a0 <nRF24_IRQ_Read>:

void nRF24_IRQ_Read(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
	if(Nrf24InterruptFlag == 1)
 80022a6:	4b1d      	ldr	r3, [pc, #116]	; (800231c <nRF24_IRQ_Read+0x7c>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d130      	bne.n	8002312 <nRF24_IRQ_Read+0x72>
	{
		Nrf24InterruptFlag = 0;
 80022b0:	4b1a      	ldr	r3, [pc, #104]	; (800231c <nRF24_IRQ_Read+0x7c>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]

		uint8_t status = nRF24_ReadStatus();
 80022b6:	f7ff fd46 	bl	8001d46 <nRF24_ReadStatus>
 80022ba:	4603      	mov	r3, r0
 80022bc:	71bb      	strb	r3, [r7, #6]
		uint8_t ClearIrq = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	71fb      	strb	r3, [r7, #7]
		// RX FIFO Interrupt
		if ((status & (1 << NRF24_RX_DR)))
 80022c2:	79bb      	ldrb	r3, [r7, #6]
 80022c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d006      	beq.n	80022da <nRF24_IRQ_Read+0x3a>
		{
			nrf24_rx_flag = 1;
 80022cc:	4b14      	ldr	r3, [pc, #80]	; (8002320 <nRF24_IRQ_Read+0x80>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_RX_DR); // Interrupt flag clear
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022d8:	71fb      	strb	r3, [r7, #7]
		}
		// TX Data Sent interrupt
		if ((status & (1 << NRF24_TX_DS)))
 80022da:	79bb      	ldrb	r3, [r7, #6]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d006      	beq.n	80022f2 <nRF24_IRQ_Read+0x52>
		{
			nrf24_tx_flag = 1;
 80022e4:	4b0f      	ldr	r3, [pc, #60]	; (8002324 <nRF24_IRQ_Read+0x84>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_TX_DS); // Interrupt flag clear
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	f043 0320 	orr.w	r3, r3, #32
 80022f0:	71fb      	strb	r3, [r7, #7]
		}
		// Max Retransmits interrupt
		if ((status & (1 << NRF24_MAX_RT)))
 80022f2:	79bb      	ldrb	r3, [r7, #6]
 80022f4:	f003 0310 	and.w	r3, r3, #16
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d006      	beq.n	800230a <nRF24_IRQ_Read+0x6a>
		{
			nrf24_mr_flag = 1;
 80022fc:	4b0a      	ldr	r3, [pc, #40]	; (8002328 <nRF24_IRQ_Read+0x88>)
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
			ClearIrq |= (1<<NRF24_MAX_RT); // Interrupt flag clear
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	f043 0310 	orr.w	r3, r3, #16
 8002308:	71fb      	strb	r3, [r7, #7]
		}

		nRF24_WriteStatus(ClearIrq);
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff fd22 	bl	8001d56 <nRF24_WriteStatus>
	}
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000422 	.word	0x20000422
 8002320:	2000041f 	.word	0x2000041f
 8002324:	20000420 	.word	0x20000420
 8002328:	20000421 	.word	0x20000421

0800232c <nRF24_Event>:
{

}

void nRF24_Event(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	nRF24_IRQ_Read(); // Check if there was any interrupt
 8002330:	f7ff ffb6 	bl	80022a0 <nRF24_IRQ_Read>

	if(nrf24_rx_flag)
 8002334:	4b0e      	ldr	r3, [pc, #56]	; (8002370 <nRF24_Event+0x44>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d004      	beq.n	8002346 <nRF24_Event+0x1a>
	{
		nRF24_EventRxCallback();
 800233c:	f7ff f8f4 	bl	8001528 <nRF24_EventRxCallback>
		nrf24_rx_flag = 0;
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <nRF24_Event+0x44>)
 8002342:	2200      	movs	r2, #0
 8002344:	701a      	strb	r2, [r3, #0]
	}

	if(nrf24_tx_flag)
 8002346:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <nRF24_Event+0x48>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d004      	beq.n	8002358 <nRF24_Event+0x2c>
	{
		nRF24_EventTxCallback();
 800234e:	f7ff f8d9 	bl	8001504 <nRF24_EventTxCallback>
		nrf24_tx_flag = 0;
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <nRF24_Event+0x48>)
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]
	}

	if(nrf24_mr_flag)
 8002358:	4b07      	ldr	r3, [pc, #28]	; (8002378 <nRF24_Event+0x4c>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d004      	beq.n	800236a <nRF24_Event+0x3e>
	{
		nRF24_EventMrCallback();
 8002360:	f7ff f8fc 	bl	800155c <nRF24_EventMrCallback>
		nrf24_mr_flag = 0;
 8002364:	4b04      	ldr	r3, [pc, #16]	; (8002378 <nRF24_Event+0x4c>)
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
	}
}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	2000041f 	.word	0x2000041f
 8002374:	20000420 	.word	0x20000420
 8002378:	20000421 	.word	0x20000421

0800237c <nRF24_Init>:

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
	hspi_nrf = hspi;
 8002384:	4a2e      	ldr	r2, [pc, #184]	; (8002440 <nRF24_Init+0xc4>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6013      	str	r3, [r2, #0]

	NRF24_CE_LOW;
 800238a:	2200      	movs	r2, #0
 800238c:	2180      	movs	r1, #128	; 0x80
 800238e:	482d      	ldr	r0, [pc, #180]	; (8002444 <nRF24_Init+0xc8>)
 8002390:	f002 f9c0 	bl	8004714 <HAL_GPIO_WritePin>
	NRF24_CSN_HIGH;
 8002394:	2201      	movs	r2, #1
 8002396:	2140      	movs	r1, #64	; 0x40
 8002398:	482a      	ldr	r0, [pc, #168]	; (8002444 <nRF24_Init+0xc8>)
 800239a:	f002 f9bb 	bl	8004714 <HAL_GPIO_WritePin>

	nRF24_Delay_ms(5); // Wait for radio power up
 800239e:	2005      	movs	r0, #5
 80023a0:	f7ff fb7e 	bl	8001aa0 <nRF24_Delay_ms>

	nRF24_SetPALevel(NRF24_PA_PWR_0dBM); // Radio power
 80023a4:	2003      	movs	r0, #3
 80023a6:	f7ff fc89 	bl	8001cbc <nRF24_SetPALevel>
	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 80023aa:	2002      	movs	r0, #2
 80023ac:	f7ff fca5 	bl	8001cfa <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7ff fd13 	bl	8001ddc <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 80023b6:	2000      	movs	r0, #0
 80023b8:	f7ff fd2d 	bl	8001e16 <nRF24_SetCRCLength>
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
 80023bc:	2107      	movs	r1, #7
 80023be:	2004      	movs	r0, #4
 80023c0:	f7ff fd46 	bl	8001e50 <nRF24_SetRetries>

#if (NRF24_DYNAMIC_PAYLOAD == 1)
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<NRF24_EN_DPL)); // Enable dynamic payload feature
 80023c4:	201d      	movs	r0, #29
 80023c6:	f7ff fba5 	bl	8001b14 <nRF24_ReadRegister>
 80023ca:	4603      	mov	r3, r0
 80023cc:	f043 0304 	orr.w	r3, r3, #4
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	4619      	mov	r1, r3
 80023d4:	201d      	movs	r0, #29
 80023d6:	f7ff fbe5 	bl	8001ba4 <nRF24_WriteRegister>
	nRF24_WriteRegister(NRF24_DYNPD, 0x3F); // Enable dynamic payloads for all pipes
 80023da:	213f      	movs	r1, #63	; 0x3f
 80023dc:	201c      	movs	r0, #28
 80023de:	f7ff fbe1 	bl	8001ba4 <nRF24_WriteRegister>
#else
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
#endif
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 80023e2:	200a      	movs	r0, #10
 80023e4:	f7ff fd4f 	bl	8001e86 <nRF24_SetRFChannel>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 80023e8:	2101      	movs	r1, #1
 80023ea:	2000      	movs	r0, #0
 80023ec:	f7ff fd5c 	bl	8001ea8 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 80023f0:	2101      	movs	r1, #1
 80023f2:	2000      	movs	r0, #0
 80023f4:	f7ff fd8d 	bl	8001f12 <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 80023f8:	2003      	movs	r0, #3
 80023fa:	f7ff fdbf 	bl	8001f7c <nRF24_SetAddressWidth>

	nRF24_Delay_ms(1);
 80023fe:	2001      	movs	r0, #1
 8002400:	f7ff fb4e 	bl	8001aa0 <nRF24_Delay_ms>

	nRF24_EnableRXDataReadyIRQ(1);
 8002404:	2001      	movs	r0, #1
 8002406:	f7ff fe81 	bl	800210c <nRF24_EnableRXDataReadyIRQ>
	nRF24_EnableTXDataSentIRQ(1);
 800240a:	2001      	movs	r0, #1
 800240c:	f7ff fe9b 	bl	8002146 <nRF24_EnableTXDataSentIRQ>
	nRF24_EnableMaxRetransmitIRQ(1);
 8002410:	2001      	movs	r0, #1
 8002412:	f7ff feb5 	bl	8002180 <nRF24_EnableMaxRetransmitIRQ>

	nRF24_Delay_ms(1);
 8002416:	2001      	movs	r0, #1
 8002418:	f7ff fb42 	bl	8001aa0 <nRF24_Delay_ms>

	nRF24_ClearInterrupts();
 800241c:	f7ff fe4a 	bl	80020b4 <nRF24_ClearInterrupts>


	//
	//
	//
	nRF24_WriteRegister(NRF24_FEATURE, nRF24_ReadRegister(NRF24_FEATURE) | (1<<1));
 8002420:	201d      	movs	r0, #29
 8002422:	f7ff fb77 	bl	8001b14 <nRF24_ReadRegister>
 8002426:	4603      	mov	r3, r0
 8002428:	f043 0302 	orr.w	r3, r3, #2
 800242c:	b2db      	uxtb	r3, r3
 800242e:	4619      	mov	r1, r3
 8002430:	201d      	movs	r0, #29
 8002432:	f7ff fbb7 	bl	8001ba4 <nRF24_WriteRegister>
}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000418 	.word	0x20000418
 8002444:	40020800 	.word	0x40020800

08002448 <MenuTaskInit>:
{
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

static void MenuTaskInit(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
	Inputs_ButtonsRegisterCallback(ENC_BUTTON, Menu_Select, Menu_Back);
 800244c:	4a09      	ldr	r2, [pc, #36]	; (8002474 <MenuTaskInit+0x2c>)
 800244e:	490a      	ldr	r1, [pc, #40]	; (8002478 <MenuTaskInit+0x30>)
 8002450:	2004      	movs	r0, #4
 8002452:	f7fe fb23 	bl	8000a9c <Inputs_ButtonsRegisterCallback>
	Inputs_ButtonsRegisterCallback(UP_BUTTON, Menu_Select, NULL);
 8002456:	2200      	movs	r2, #0
 8002458:	4907      	ldr	r1, [pc, #28]	; (8002478 <MenuTaskInit+0x30>)
 800245a:	2000      	movs	r0, #0
 800245c:	f7fe fb1e 	bl	8000a9c <Inputs_ButtonsRegisterCallback>
	Inputs_ButtonsRegisterCallback(DOWN_BUTTON, Menu_Back, NULL);
 8002460:	2200      	movs	r2, #0
 8002462:	4904      	ldr	r1, [pc, #16]	; (8002474 <MenuTaskInit+0x2c>)
 8002464:	2001      	movs	r0, #1
 8002466:	f7fe fb19 	bl	8000a9c <Inputs_ButtonsRegisterCallback>
	Menu_RefreshScreen();
 800246a:	f7ff f989 	bl	8001780 <Menu_RefreshScreen>
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	08001a11 	.word	0x08001a11
 8002478:	080019bd 	.word	0x080019bd

0800247c <MenuTask>:

static void MenuTask(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
	int8_t EncoderRotation = 0;
 8002482:	2300      	movs	r3, #0
 8002484:	71fb      	strb	r3, [r7, #7]

	EncoderRotation = Inputs_GetEncoderCount();
 8002486:	f7fe fac1 	bl	8000a0c <Inputs_GetEncoderCount>
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
	if(EncoderRotation > 0)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	2b00      	cmp	r3, #0
 8002494:	dd02      	ble.n	800249c <MenuTask+0x20>
	{
		Menu_Next();
 8002496:	f7ff fa2f 	bl	80018f8 <Menu_Next>
	else if(EncoderRotation < 0)
	{
		Menu_Prev();
	}

}
 800249a:	e005      	b.n	80024a8 <MenuTask+0x2c>
	else if(EncoderRotation < 0)
 800249c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	da01      	bge.n	80024a8 <MenuTask+0x2c>
		Menu_Prev();
 80024a4:	f7ff fa58 	bl	8001958 <Menu_Prev>
}
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <SimpleScheduler>:

void SimpleScheduler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
	static uint8_t StartupInitFlag = 0;
	Programs_status_t SubProgramStatus;

	if(0 == StartupInitFlag)
 80024b6:	4b11      	ldr	r3, [pc, #68]	; (80024fc <SimpleScheduler+0x4c>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d104      	bne.n	80024c8 <SimpleScheduler+0x18>
	{
		MenuTaskInit();								//Init for menu
 80024be:	f7ff ffc3 	bl	8002448 <MenuTaskInit>
		StartupInitFlag = 1;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <SimpleScheduler+0x4c>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	701a      	strb	r2, [r3, #0]
	}

	Inputs_ButtonsRoutine();
 80024c8:	f7fe faca 	bl	8000a60 <Inputs_ButtonsRoutine>
	SubProgramStatus = Programs_PerformProgram();
 80024cc:	f7fe fb60 	bl	8000b90 <Programs_PerformProgram>
 80024d0:	4603      	mov	r3, r0
 80024d2:	71fb      	strb	r3, [r7, #7]

	if(SubProgramStatus == PROGRAM_COMPLETED)
 80024d4:	79fb      	ldrb	r3, [r7, #7]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d106      	bne.n	80024e8 <SimpleScheduler+0x38>
	{
		Programs_ClearProgram();					//clear program pointer to go to menu next time
 80024da:	f7fe fb4d 	bl	8000b78 <Programs_ClearProgram>
		Inputs_ClearButtonsCallbacks();				//clear callbacks for buttons after last subprogram
 80024de:	f7fe fb23 	bl	8000b28 <Inputs_ClearButtonsCallbacks>
		MenuTaskInit(); 							//Init for menu again
 80024e2:	f7ff ffb1 	bl	8002448 <MenuTaskInit>
	}
	else if(SubProgramStatus == NO_PROGRAM_SET)		//if there is no pointer to program, perform menu task
	{
		MenuTask();
	}
}
 80024e6:	e004      	b.n	80024f2 <SimpleScheduler+0x42>
	else if(SubProgramStatus == NO_PROGRAM_SET)		//if there is no pointer to program, perform menu task
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <SimpleScheduler+0x42>
		MenuTask();
 80024ee:	f7ff ffc5 	bl	800247c <MenuTask>
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000423 	.word	0x20000423

08002500 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002504:	4b17      	ldr	r3, [pc, #92]	; (8002564 <MX_SPI2_Init+0x64>)
 8002506:	4a18      	ldr	r2, [pc, #96]	; (8002568 <MX_SPI2_Init+0x68>)
 8002508:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800250a:	4b16      	ldr	r3, [pc, #88]	; (8002564 <MX_SPI2_Init+0x64>)
 800250c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002510:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002512:	4b14      	ldr	r3, [pc, #80]	; (8002564 <MX_SPI2_Init+0x64>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <MX_SPI2_Init+0x64>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <MX_SPI2_Init+0x64>)
 8002520:	2200      	movs	r2, #0
 8002522:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <MX_SPI2_Init+0x64>)
 8002526:	2200      	movs	r2, #0
 8002528:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <MX_SPI2_Init+0x64>)
 800252c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002530:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002532:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <MX_SPI2_Init+0x64>)
 8002534:	2218      	movs	r2, #24
 8002536:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <MX_SPI2_Init+0x64>)
 800253a:	2200      	movs	r2, #0
 800253c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <MX_SPI2_Init+0x64>)
 8002540:	2200      	movs	r2, #0
 8002542:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <MX_SPI2_Init+0x64>)
 8002546:	2200      	movs	r2, #0
 8002548:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <MX_SPI2_Init+0x64>)
 800254c:	220a      	movs	r2, #10
 800254e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002550:	4804      	ldr	r0, [pc, #16]	; (8002564 <MX_SPI2_Init+0x64>)
 8002552:	f003 f9ef 	bl	8005934 <HAL_SPI_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800255c:	f7ff f90a 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000424 	.word	0x20000424
 8002568:	40003800 	.word	0x40003800

0800256c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08a      	sub	sp, #40	; 0x28
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002574:	f107 0314 	add.w	r3, r7, #20
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	60da      	str	r2, [r3, #12]
 8002582:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a19      	ldr	r2, [pc, #100]	; (80025f0 <HAL_SPI_MspInit+0x84>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d12c      	bne.n	80025e8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	4b18      	ldr	r3, [pc, #96]	; (80025f4 <HAL_SPI_MspInit+0x88>)
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	4a17      	ldr	r2, [pc, #92]	; (80025f4 <HAL_SPI_MspInit+0x88>)
 8002598:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800259c:	6413      	str	r3, [r2, #64]	; 0x40
 800259e:	4b15      	ldr	r3, [pc, #84]	; (80025f4 <HAL_SPI_MspInit+0x88>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <HAL_SPI_MspInit+0x88>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	4a10      	ldr	r2, [pc, #64]	; (80025f4 <HAL_SPI_MspInit+0x88>)
 80025b4:	f043 0302 	orr.w	r3, r3, #2
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ba:	4b0e      	ldr	r3, [pc, #56]	; (80025f4 <HAL_SPI_MspInit+0x88>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	60fb      	str	r3, [r7, #12]
 80025c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80025c6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80025ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025cc:	2302      	movs	r3, #2
 80025ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d4:	2303      	movs	r3, #3
 80025d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80025d8:	2305      	movs	r3, #5
 80025da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025dc:	f107 0314 	add.w	r3, r7, #20
 80025e0:	4619      	mov	r1, r3
 80025e2:	4805      	ldr	r0, [pc, #20]	; (80025f8 <HAL_SPI_MspInit+0x8c>)
 80025e4:	f001 fefa 	bl	80043dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80025e8:	bf00      	nop
 80025ea:	3728      	adds	r7, #40	; 0x28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40003800 	.word	0x40003800
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40020400 	.word	0x40020400

080025fc <OLED_SendCmdSequence>:
	return HAL_I2C_Mem_Write(OledI2C, OLED_ADDR, SEND_COMMAND, 1, &command, 1, 100);		//dma bad behavior
	//return HAL_I2C_Mem_Write_DMA(OledI2C, OLED_ADDR, SEND_COMMAND, 1, &command, 1);
}

static OLED_Status OLED_SendCmdSequence(uint8_t *commandSequence, uint8_t length)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af04      	add	r7, sp, #16
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	460b      	mov	r3, r1
 8002606:	70fb      	strb	r3, [r7, #3]
	return HAL_I2C_Mem_Write(OledI2C, OLED_ADDR, SEND_COMMAND, 1, commandSequence, length, 100);
 8002608:	4b09      	ldr	r3, [pc, #36]	; (8002630 <OLED_SendCmdSequence+0x34>)
 800260a:	6818      	ldr	r0, [r3, #0]
 800260c:	78fb      	ldrb	r3, [r7, #3]
 800260e:	b29b      	uxth	r3, r3
 8002610:	2264      	movs	r2, #100	; 0x64
 8002612:	9202      	str	r2, [sp, #8]
 8002614:	9301      	str	r3, [sp, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	2301      	movs	r3, #1
 800261c:	2200      	movs	r2, #0
 800261e:	2178      	movs	r1, #120	; 0x78
 8002620:	f002 f9ee 	bl	8004a00 <HAL_I2C_Mem_Write>
 8002624:	4603      	mov	r3, r0
	//return HAL_I2C_Mem_Write_DMA(OledI2C, OLED_ADDR, SEND_COMMAND, 1, commandSequence, length);
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000047c 	.word	0x2000047c

08002634 <OLED_SendData>:

static OLED_Status OLED_SendData(uint8_t *data, uint16_t length)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af04      	add	r7, sp, #16
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	807b      	strh	r3, [r7, #2]
	return HAL_I2C_Mem_Write(OledI2C, OLED_ADDR, SEND_DATA, 1, data, length, 100);
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <OLED_SendData+0x30>)
 8002642:	6818      	ldr	r0, [r3, #0]
 8002644:	2364      	movs	r3, #100	; 0x64
 8002646:	9302      	str	r3, [sp, #8]
 8002648:	887b      	ldrh	r3, [r7, #2]
 800264a:	9301      	str	r3, [sp, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	2301      	movs	r3, #1
 8002652:	2240      	movs	r2, #64	; 0x40
 8002654:	2178      	movs	r1, #120	; 0x78
 8002656:	f002 f9d3 	bl	8004a00 <HAL_I2C_Mem_Write>
 800265a:	4603      	mov	r3, r0
	//return HAL_I2C_Mem_Write_DMA(OledI2C, OLED_ADDR, SEND_DATA, 1, data, length);
}
 800265c:	4618      	mov	r0, r3
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	2000047c 	.word	0x2000047c

08002668 <OLED_Init>:

//
//Specific OLED commands sending funcions
//
OLED_Status OLED_Init(I2C_HandleTypeDef *hi2c)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
	OledI2C = hi2c;
 8002670:	4a07      	ldr	r2, [pc, #28]	; (8002690 <OLED_Init+0x28>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6013      	str	r3, [r2, #0]
	OLED_ChangeFont(StandardASCII);
 8002676:	4807      	ldr	r0, [pc, #28]	; (8002694 <OLED_Init+0x2c>)
 8002678:	f000 f916 	bl	80028a8 <OLED_ChangeFont>
	return OLED_SendCmdSequence(InitCommands, sizeof(InitCommands));
 800267c:	2110      	movs	r1, #16
 800267e:	4806      	ldr	r0, [pc, #24]	; (8002698 <OLED_Init+0x30>)
 8002680:	f7ff ffbc 	bl	80025fc <OLED_SendCmdSequence>
 8002684:	4603      	mov	r3, r0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	2000047c 	.word	0x2000047c
 8002694:	08008010 	.word	0x08008010
 8002698:	20000098 	.word	0x20000098

0800269c <OLED_SetDeviceCursor>:
	}
	return Status;
}

OLED_Status OLED_SetDeviceCursor(uint8_t collumn, uint8_t page)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	460a      	mov	r2, r1
 80026a6:	71fb      	strb	r3, [r7, #7]
 80026a8:	4613      	mov	r3, r2
 80026aa:	71bb      	strb	r3, [r7, #6]
	uint8_t Status = OLED_OK;
 80026ac:	2300      	movs	r3, #0
 80026ae:	73fb      	strb	r3, [r7, #15]
	uint8_t Sequence[3];
	if(collumn > DISPLAY_WIDTH || page > (DISPLAY_HEIGHT/8) )
 80026b0:	79fb      	ldrb	r3, [r7, #7]
 80026b2:	2b80      	cmp	r3, #128	; 0x80
 80026b4:	d802      	bhi.n	80026bc <OLED_SetDeviceCursor+0x20>
 80026b6:	79bb      	ldrb	r3, [r7, #6]
 80026b8:	2b08      	cmp	r3, #8
 80026ba:	d901      	bls.n	80026c0 <OLED_SetDeviceCursor+0x24>
	{
		return OLED_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e01f      	b.n	8002700 <OLED_SetDeviceCursor+0x64>
	}
	collumn+=COLLUMN_CENTER_OFFSET;
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	3302      	adds	r3, #2
 80026c4:	71fb      	strb	r3, [r7, #7]
//	Status |= OLED_SendCmd(SET_COLLUMN_ADDR_L | (collumn & 0x0F) );
//	Status |= OLED_SendCmd(SET_COLLUMN_ADDR_H | (collumn >> 4) );
//	Status |= OLED_SendCmd(SET_PAGE | (page & 0x07) );


	Sequence[0] = SET_COLLUMN_ADDR_L | (collumn & 0x0F);
 80026c6:	79fb      	ldrb	r3, [r7, #7]
 80026c8:	f003 030f 	and.w	r3, r3, #15
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	733b      	strb	r3, [r7, #12]
	Sequence[1] = SET_COLLUMN_ADDR_H | (collumn >> 4);
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	091b      	lsrs	r3, r3, #4
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	f043 0310 	orr.w	r3, r3, #16
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	737b      	strb	r3, [r7, #13]
	Sequence[2] = SET_PAGE | (page & 0x07);
 80026de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	b25b      	sxtb	r3, r3
 80026e8:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80026ec:	b25b      	sxtb	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	73bb      	strb	r3, [r7, #14]

	OLED_SendCmdSequence(Sequence, 3);
 80026f2:	f107 030c 	add.w	r3, r7, #12
 80026f6:	2103      	movs	r1, #3
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ff7f 	bl	80025fc <OLED_SendCmdSequence>

	return Status;
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <OLED_MoveCursor>:
}
//
//Cursor related
//
OLED_Status OLED_MoveCursor(uint8_t x, uint8_t y)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	460a      	mov	r2, r1
 8002712:	71fb      	strb	r3, [r7, #7]
 8002714:	4613      	mov	r3, r2
 8002716:	71bb      	strb	r3, [r7, #6]
	if(x > (DISPLAY_WIDTH - 1) || y > (DISPLAY_HEIGHT - 1) )
 8002718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271c:	2b00      	cmp	r3, #0
 800271e:	db02      	blt.n	8002726 <OLED_MoveCursor+0x1e>
 8002720:	79bb      	ldrb	r3, [r7, #6]
 8002722:	2b3f      	cmp	r3, #63	; 0x3f
 8002724:	d901      	bls.n	800272a <OLED_MoveCursor+0x22>
	{
		return OLED_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e00b      	b.n	8002742 <OLED_MoveCursor+0x3a>
	}
	Cursor.x = x;
 800272a:	4a09      	ldr	r2, [pc, #36]	; (8002750 <OLED_MoveCursor+0x48>)
 800272c:	79fb      	ldrb	r3, [r7, #7]
 800272e:	7013      	strb	r3, [r2, #0]
	Cursor.y = y;
 8002730:	4a07      	ldr	r2, [pc, #28]	; (8002750 <OLED_MoveCursor+0x48>)
 8002732:	79bb      	ldrb	r3, [r7, #6]
 8002734:	7053      	strb	r3, [r2, #1]
	Cursor.page = y/8;
 8002736:	79bb      	ldrb	r3, [r7, #6]
 8002738:	08db      	lsrs	r3, r3, #3
 800273a:	b2da      	uxtb	r2, r3
 800273c:	4b04      	ldr	r3, [pc, #16]	; (8002750 <OLED_MoveCursor+0x48>)
 800273e:	709a      	strb	r2, [r3, #2]

	return OLED_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	20000480 	.word	0x20000480

08002754 <OLED_WriteToBuffer>:

//
//VRAM Buffer operation
//
OLED_Status OLED_WriteToBuffer(uint8_t *data, uint8_t length, uint8_t color)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	70fb      	strb	r3, [r7, #3]
 8002760:	4613      	mov	r3, r2
 8002762:	70bb      	strb	r3, [r7, #2]
	uint8_t i;
	for(i = 0; i < length; i++)
 8002764:	2300      	movs	r3, #0
 8002766:	73fb      	strb	r3, [r7, #15]
 8002768:	e04f      	b.n	800280a <OLED_WriteToBuffer+0xb6>
	{
		if(WHITE == color)
 800276a:	78bb      	ldrb	r3, [r7, #2]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d116      	bne.n	800279e <OLED_WriteToBuffer+0x4a>
		{
			BufferVRAM[Cursor.x + (Cursor.page * DISPLAY_WIDTH)] |= *data;
 8002770:	4b2a      	ldr	r3, [pc, #168]	; (800281c <OLED_WriteToBuffer+0xc8>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	461a      	mov	r2, r3
 8002776:	4b29      	ldr	r3, [pc, #164]	; (800281c <OLED_WriteToBuffer+0xc8>)
 8002778:	789b      	ldrb	r3, [r3, #2]
 800277a:	01db      	lsls	r3, r3, #7
 800277c:	4413      	add	r3, r2
 800277e:	4a28      	ldr	r2, [pc, #160]	; (8002820 <OLED_WriteToBuffer+0xcc>)
 8002780:	5cd1      	ldrb	r1, [r2, r3]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	781a      	ldrb	r2, [r3, #0]
 8002786:	4b25      	ldr	r3, [pc, #148]	; (800281c <OLED_WriteToBuffer+0xc8>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	4b23      	ldr	r3, [pc, #140]	; (800281c <OLED_WriteToBuffer+0xc8>)
 800278e:	789b      	ldrb	r3, [r3, #2]
 8002790:	01db      	lsls	r3, r3, #7
 8002792:	4403      	add	r3, r0
 8002794:	430a      	orrs	r2, r1
 8002796:	b2d1      	uxtb	r1, r2
 8002798:	4a21      	ldr	r2, [pc, #132]	; (8002820 <OLED_WriteToBuffer+0xcc>)
 800279a:	54d1      	strb	r1, [r2, r3]
 800279c:	e020      	b.n	80027e0 <OLED_WriteToBuffer+0x8c>
		}
		else if(BLACK == color)
 800279e:	78bb      	ldrb	r3, [r7, #2]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d11b      	bne.n	80027dc <OLED_WriteToBuffer+0x88>
		{
			BufferVRAM[Cursor.x + (Cursor.page * DISPLAY_WIDTH)] &= ~(*data);
 80027a4:	4b1d      	ldr	r3, [pc, #116]	; (800281c <OLED_WriteToBuffer+0xc8>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	461a      	mov	r2, r3
 80027aa:	4b1c      	ldr	r3, [pc, #112]	; (800281c <OLED_WriteToBuffer+0xc8>)
 80027ac:	789b      	ldrb	r3, [r3, #2]
 80027ae:	01db      	lsls	r3, r3, #7
 80027b0:	4413      	add	r3, r2
 80027b2:	4a1b      	ldr	r2, [pc, #108]	; (8002820 <OLED_WriteToBuffer+0xcc>)
 80027b4:	5cd3      	ldrb	r3, [r2, r3]
 80027b6:	b25a      	sxtb	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	b25b      	sxtb	r3, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	b25b      	sxtb	r3, r3
 80027c2:	4013      	ands	r3, r2
 80027c4:	b25a      	sxtb	r2, r3
 80027c6:	4b15      	ldr	r3, [pc, #84]	; (800281c <OLED_WriteToBuffer+0xc8>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4619      	mov	r1, r3
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <OLED_WriteToBuffer+0xc8>)
 80027ce:	789b      	ldrb	r3, [r3, #2]
 80027d0:	01db      	lsls	r3, r3, #7
 80027d2:	440b      	add	r3, r1
 80027d4:	b2d1      	uxtb	r1, r2
 80027d6:	4a12      	ldr	r2, [pc, #72]	; (8002820 <OLED_WriteToBuffer+0xcc>)
 80027d8:	54d1      	strb	r1, [r2, r3]
 80027da:	e001      	b.n	80027e0 <OLED_WriteToBuffer+0x8c>
		}
		else
		{
			return OLED_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e019      	b.n	8002814 <OLED_WriteToBuffer+0xc0>
		}

		if(OLED_ERROR == OLED_MoveCursor(Cursor.x + 1, Cursor.y))
 80027e0:	4b0e      	ldr	r3, [pc, #56]	; (800281c <OLED_WriteToBuffer+0xc8>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	3301      	adds	r3, #1
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	4a0c      	ldr	r2, [pc, #48]	; (800281c <OLED_WriteToBuffer+0xc8>)
 80027ea:	7852      	ldrb	r2, [r2, #1]
 80027ec:	4611      	mov	r1, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff ff8a 	bl	8002708 <OLED_MoveCursor>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <OLED_WriteToBuffer+0xaa>
		{
			return OLED_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e00a      	b.n	8002814 <OLED_WriteToBuffer+0xc0>
		}
		else
		{
			data++;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	3301      	adds	r3, #1
 8002802:	607b      	str	r3, [r7, #4]
	for(i = 0; i < length; i++)
 8002804:	7bfb      	ldrb	r3, [r7, #15]
 8002806:	3301      	adds	r3, #1
 8002808:	73fb      	strb	r3, [r7, #15]
 800280a:	7bfa      	ldrb	r2, [r7, #15]
 800280c:	78fb      	ldrb	r3, [r7, #3]
 800280e:	429a      	cmp	r2, r3
 8002810:	d3ab      	bcc.n	800276a <OLED_WriteToBuffer+0x16>
		}

	}
	return OLED_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000480 	.word	0x20000480
 8002820:	2000048c 	.word	0x2000048c

08002824 <OLED_SendBuffer>:

OLED_Status OLED_SendBuffer(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
	uint8_t Status = OLED_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 800282e:	2300      	movs	r3, #0
 8002830:	71bb      	strb	r3, [r7, #6]
 8002832:	e019      	b.n	8002868 <OLED_SendBuffer+0x44>
	{
		Status |= OLED_SetDeviceCursor(0, i);
 8002834:	79bb      	ldrb	r3, [r7, #6]
 8002836:	4619      	mov	r1, r3
 8002838:	2000      	movs	r0, #0
 800283a:	f7ff ff2f 	bl	800269c <OLED_SetDeviceCursor>
 800283e:	4603      	mov	r3, r0
 8002840:	461a      	mov	r2, r3
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	4313      	orrs	r3, r2
 8002846:	71fb      	strb	r3, [r7, #7]
		Status |= OLED_SendData(&BufferVRAM[0 + (i*DISPLAY_WIDTH)], DISPLAY_WIDTH);
 8002848:	79bb      	ldrb	r3, [r7, #6]
 800284a:	01db      	lsls	r3, r3, #7
 800284c:	4a0a      	ldr	r2, [pc, #40]	; (8002878 <OLED_SendBuffer+0x54>)
 800284e:	4413      	add	r3, r2
 8002850:	2180      	movs	r1, #128	; 0x80
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff feee 	bl	8002634 <OLED_SendData>
 8002858:	4603      	mov	r3, r0
 800285a:	461a      	mov	r2, r3
 800285c:	79fb      	ldrb	r3, [r7, #7]
 800285e:	4313      	orrs	r3, r2
 8002860:	71fb      	strb	r3, [r7, #7]
	for(i = 0; i < 8; i++)
 8002862:	79bb      	ldrb	r3, [r7, #6]
 8002864:	3301      	adds	r3, #1
 8002866:	71bb      	strb	r3, [r7, #6]
 8002868:	79bb      	ldrb	r3, [r7, #6]
 800286a:	2b07      	cmp	r3, #7
 800286c:	d9e2      	bls.n	8002834 <OLED_SendBuffer+0x10>
	}
	return Status;
 800286e:	79fb      	ldrb	r3, [r7, #7]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	2000048c 	.word	0x2000048c

0800287c <OLED_ClearBuffer>:

void OLED_ClearBuffer(uint8_t color)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
	memset(BufferVRAM, (color*0xFF), DISPLAY_WIDTH * (DISPLAY_HEIGHT/8));
 8002886:	79fa      	ldrb	r2, [r7, #7]
 8002888:	4613      	mov	r3, r2
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	1a9b      	subs	r3, r3, r2
 800288e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002892:	4619      	mov	r1, r3
 8002894:	4803      	ldr	r0, [pc, #12]	; (80028a4 <OLED_ClearBuffer+0x28>)
 8002896:	f004 fd5d 	bl	8007354 <memset>
}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	2000048c 	.word	0x2000048c

080028a8 <OLED_ChangeFont>:
//
//Text writing
//

OLED_Status OLED_ChangeFont(const uint8_t *Font)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
	uint8_t Width, Height;
	Width = *(Font + 1);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	3301      	adds	r3, #1
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	73fb      	strb	r3, [r7, #15]
	Height = *(Font + 2);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3302      	adds	r3, #2
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	73bb      	strb	r3, [r7, #14]
	if(MAX_FONT_HEIGHT < Height || MAX_FONT_WIDTH < Width)
 80028c0:	7bbb      	ldrb	r3, [r7, #14]
 80028c2:	2b08      	cmp	r3, #8
 80028c4:	d802      	bhi.n	80028cc <OLED_ChangeFont+0x24>
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	2b06      	cmp	r3, #6
 80028ca:	d901      	bls.n	80028d0 <OLED_ChangeFont+0x28>
	{
		return OLED_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e00e      	b.n	80028ee <OLED_ChangeFont+0x46>
	}

	CurrentFont.FontPointer = Font;
 80028d0:	4a0a      	ldr	r2, [pc, #40]	; (80028fc <OLED_ChangeFont+0x54>)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6013      	str	r3, [r2, #0]
	CurrentFont.FontWidth = Width;
 80028d6:	4a09      	ldr	r2, [pc, #36]	; (80028fc <OLED_ChangeFont+0x54>)
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
 80028da:	7153      	strb	r3, [r2, #5]
	CurrentFont.FontHeight = Height;
 80028dc:	4a07      	ldr	r2, [pc, #28]	; (80028fc <OLED_ChangeFont+0x54>)
 80028de:	7bbb      	ldrb	r3, [r7, #14]
 80028e0:	7193      	strb	r3, [r2, #6]
	CurrentFont.FirstChar = *(Font + 3);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	3303      	adds	r3, #3
 80028e6:	781a      	ldrb	r2, [r3, #0]
 80028e8:	4b04      	ldr	r3, [pc, #16]	; (80028fc <OLED_ChangeFont+0x54>)
 80028ea:	711a      	strb	r2, [r3, #4]
	return OLED_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	20000484 	.word	0x20000484

08002900 <OLED_WriteChar>:

OLED_Status OLED_WriteChar(char character, uint8_t color)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	460a      	mov	r2, r1
 800290a:	71fb      	strb	r3, [r7, #7]
 800290c:	4613      	mov	r3, r2
 800290e:	71bb      	strb	r3, [r7, #6]
	uint8_t Status = OLED_OK;
 8002910:	2300      	movs	r3, #0
 8002912:	75fb      	strb	r3, [r7, #23]
	if(color > 1)
 8002914:	79bb      	ldrb	r3, [r7, #6]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d901      	bls.n	800291e <OLED_WriteChar+0x1e>
	{
		return OLED_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e06f      	b.n	80029fe <OLED_WriteChar+0xfe>
	}
	switch(character)
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	2b0a      	cmp	r3, #10
 8002922:	d009      	beq.n	8002938 <OLED_WriteChar+0x38>
 8002924:	2b0d      	cmp	r3, #13
 8002926:	d113      	bne.n	8002950 <OLED_WriteChar+0x50>
	{
	case '\r':	//carriage return
		return OLED_MoveCursor(0, Cursor.y);;
 8002928:	4b37      	ldr	r3, [pc, #220]	; (8002a08 <OLED_WriteChar+0x108>)
 800292a:	785b      	ldrb	r3, [r3, #1]
 800292c:	4619      	mov	r1, r3
 800292e:	2000      	movs	r0, #0
 8002930:	f7ff feea 	bl	8002708 <OLED_MoveCursor>
 8002934:	4603      	mov	r3, r0
 8002936:	e062      	b.n	80029fe <OLED_WriteChar+0xfe>

	case '\n':	//linefeed, next line
		return OLED_MoveCursor(Cursor.x, Cursor.y + 8);
 8002938:	4b33      	ldr	r3, [pc, #204]	; (8002a08 <OLED_WriteChar+0x108>)
 800293a:	781a      	ldrb	r2, [r3, #0]
 800293c:	4b32      	ldr	r3, [pc, #200]	; (8002a08 <OLED_WriteChar+0x108>)
 800293e:	785b      	ldrb	r3, [r3, #1]
 8002940:	3308      	adds	r3, #8
 8002942:	b2db      	uxtb	r3, r3
 8002944:	4619      	mov	r1, r3
 8002946:	4610      	mov	r0, r2
 8002948:	f7ff fede 	bl	8002708 <OLED_MoveCursor>
 800294c:	4603      	mov	r3, r0
 800294e:	e056      	b.n	80029fe <OLED_WriteChar+0xfe>

	default: ;	//any other characters
		uint8_t i;
		uint8_t BytesToSend [MAX_FONT_WIDTH];
		uint16_t CharTableNumber = (character - CurrentFont.FirstChar ) * CurrentFont.FontWidth;  //calculate character position in font table
 8002950:	79fb      	ldrb	r3, [r7, #7]
 8002952:	4a2e      	ldr	r2, [pc, #184]	; (8002a0c <OLED_WriteChar+0x10c>)
 8002954:	7912      	ldrb	r2, [r2, #4]
 8002956:	1a9b      	subs	r3, r3, r2
 8002958:	b29a      	uxth	r2, r3
 800295a:	4b2c      	ldr	r3, [pc, #176]	; (8002a0c <OLED_WriteChar+0x10c>)
 800295c:	795b      	ldrb	r3, [r3, #5]
 800295e:	b29b      	uxth	r3, r3
 8002960:	fb12 f303 	smulbb	r3, r2, r3
 8002964:	81fb      	strh	r3, [r7, #14]
		const uint8_t *CharPointer = (CurrentFont.FontPointer + 4) + CharTableNumber;         //Increase pointer to this data
 8002966:	4b29      	ldr	r3, [pc, #164]	; (8002a0c <OLED_WriteChar+0x10c>)
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	89fb      	ldrh	r3, [r7, #14]
 800296c:	3304      	adds	r3, #4
 800296e:	4413      	add	r3, r2
 8002970:	613b      	str	r3, [r7, #16]

		for(i = 0; i < CurrentFont.FontWidth; i++)                                                //copy character from flash to buffer
 8002972:	2300      	movs	r3, #0
 8002974:	75bb      	strb	r3, [r7, #22]
 8002976:	e00c      	b.n	8002992 <OLED_WriteChar+0x92>
		{
			BytesToSend[i] = *CharPointer;
 8002978:	7dbb      	ldrb	r3, [r7, #22]
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	7812      	ldrb	r2, [r2, #0]
 800297e:	3318      	adds	r3, #24
 8002980:	443b      	add	r3, r7
 8002982:	f803 2c10 	strb.w	r2, [r3, #-16]
			CharPointer++;
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	3301      	adds	r3, #1
 800298a:	613b      	str	r3, [r7, #16]
		for(i = 0; i < CurrentFont.FontWidth; i++)                                                //copy character from flash to buffer
 800298c:	7dbb      	ldrb	r3, [r7, #22]
 800298e:	3301      	adds	r3, #1
 8002990:	75bb      	strb	r3, [r7, #22]
 8002992:	4b1e      	ldr	r3, [pc, #120]	; (8002a0c <OLED_WriteChar+0x10c>)
 8002994:	795b      	ldrb	r3, [r3, #5]
 8002996:	7dba      	ldrb	r2, [r7, #22]
 8002998:	429a      	cmp	r2, r3
 800299a:	d3ed      	bcc.n	8002978 <OLED_WriteChar+0x78>
		}
		Status |= OLED_WriteToBuffer(BytesToSend,CurrentFont.FontWidth, color);                                         //print it
 800299c:	4b1b      	ldr	r3, [pc, #108]	; (8002a0c <OLED_WriteChar+0x10c>)
 800299e:	7959      	ldrb	r1, [r3, #5]
 80029a0:	79ba      	ldrb	r2, [r7, #6]
 80029a2:	f107 0308 	add.w	r3, r7, #8
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fed4 	bl	8002754 <OLED_WriteToBuffer>
 80029ac:	4603      	mov	r3, r0
 80029ae:	461a      	mov	r2, r3
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	75fb      	strb	r3, [r7, #23]
		if(Cursor.x + CurrentFont.FontWidth > DISPLAY_WIDTH - 1)
 80029b6:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <OLED_WriteChar+0x108>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	461a      	mov	r2, r3
 80029bc:	4b13      	ldr	r3, [pc, #76]	; (8002a0c <OLED_WriteChar+0x10c>)
 80029be:	795b      	ldrb	r3, [r3, #5]
 80029c0:	4413      	add	r3, r2
 80029c2:	2b7f      	cmp	r3, #127	; 0x7f
 80029c4:	dd1a      	ble.n	80029fc <OLED_WriteChar+0xfc>
		{
			if(Cursor.y + 8 > (DISPLAY_HEIGHT/8) )
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <OLED_WriteChar+0x108>)
 80029c8:	785b      	ldrb	r3, [r3, #1]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d009      	beq.n	80029e2 <OLED_WriteChar+0xe2>
			{
				Status |= OLED_MoveCursor(0,0);
 80029ce:	2100      	movs	r1, #0
 80029d0:	2000      	movs	r0, #0
 80029d2:	f7ff fe99 	bl	8002708 <OLED_MoveCursor>
 80029d6:	4603      	mov	r3, r0
 80029d8:	461a      	mov	r2, r3
 80029da:	7dfb      	ldrb	r3, [r7, #23]
 80029dc:	4313      	orrs	r3, r2
 80029de:	75fb      	strb	r3, [r7, #23]
 80029e0:	e00c      	b.n	80029fc <OLED_WriteChar+0xfc>
			}
			else
			{
				Status |= OLED_MoveCursor(0,Cursor.y + 8);
 80029e2:	4b09      	ldr	r3, [pc, #36]	; (8002a08 <OLED_WriteChar+0x108>)
 80029e4:	785b      	ldrb	r3, [r3, #1]
 80029e6:	3308      	adds	r3, #8
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	4619      	mov	r1, r3
 80029ec:	2000      	movs	r0, #0
 80029ee:	f7ff fe8b 	bl	8002708 <OLED_MoveCursor>
 80029f2:	4603      	mov	r3, r0
 80029f4:	461a      	mov	r2, r3
 80029f6:	7dfb      	ldrb	r3, [r7, #23]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	75fb      	strb	r3, [r7, #23]
			}

		}
		return Status;
 80029fc:	7dfb      	ldrb	r3, [r7, #23]
	}
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	20000480 	.word	0x20000480
 8002a0c:	20000484 	.word	0x20000484

08002a10 <OLED_WriteString>:

OLED_Status OLED_WriteString(char *String, uint8_t color)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	70fb      	strb	r3, [r7, #3]
	uint8_t Status = OLED_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]
	if(color > 1)
 8002a20:	78fb      	ldrb	r3, [r7, #3]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d910      	bls.n	8002a48 <OLED_WriteString+0x38>
	{
		return OLED_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e013      	b.n	8002a52 <OLED_WriteString+0x42>
	}

	while(*String)
	{
		Status |= OLED_WriteChar(*String, color);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	78fa      	ldrb	r2, [r7, #3]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff ff64 	bl	8002900 <OLED_WriteChar>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	73fb      	strb	r3, [r7, #15]
		String++;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3301      	adds	r3, #1
 8002a46:	607b      	str	r3, [r7, #4]
	while(*String)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1ec      	bne.n	8002a2a <OLED_WriteString+0x1a>
	}
	return Status;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <OLED_WriteInt>:

OLED_Status OLED_WriteInt(int Value, uint8_t color)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	460b      	mov	r3, r1
 8002a66:	70fb      	strb	r3, [r7, #3]
	if(color > 1)
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d901      	bls.n	8002a72 <OLED_WriteInt+0x16>
	{
		return OLED_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e00e      	b.n	8002a90 <OLED_WriteInt+0x34>
	}

	char Buffer[5];
	sprintf(Buffer,"%d",Value);
 8002a72:	f107 0308 	add.w	r3, r7, #8
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	4907      	ldr	r1, [pc, #28]	; (8002a98 <OLED_WriteInt+0x3c>)
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f004 fb72 	bl	8007164 <siprintf>
	return OLED_WriteString(Buffer, color);
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	4611      	mov	r1, r2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7ff ffc1 	bl	8002a10 <OLED_WriteString>
 8002a8e:	4603      	mov	r3, r0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	0800800c 	.word	0x0800800c

08002a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <HAL_MspInit+0x4c>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a0f      	ldr	r2, [pc, #60]	; (8002ae8 <HAL_MspInit+0x4c>)
 8002aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b0d      	ldr	r3, [pc, #52]	; (8002ae8 <HAL_MspInit+0x4c>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aba:	607b      	str	r3, [r7, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002abe:	2300      	movs	r3, #0
 8002ac0:	603b      	str	r3, [r7, #0]
 8002ac2:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <HAL_MspInit+0x4c>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac6:	4a08      	ldr	r2, [pc, #32]	; (8002ae8 <HAL_MspInit+0x4c>)
 8002ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002acc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ace:	4b06      	ldr	r3, [pc, #24]	; (8002ae8 <HAL_MspInit+0x4c>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40023800 	.word	0x40023800

08002aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002af0:	e7fe      	b.n	8002af0 <NMI_Handler+0x4>

08002af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002af2:	b480      	push	{r7}
 8002af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002af6:	e7fe      	b.n	8002af6 <HardFault_Handler+0x4>

08002af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002afc:	e7fe      	b.n	8002afc <MemManage_Handler+0x4>

08002afe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002afe:	b480      	push	{r7}
 8002b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b02:	e7fe      	b.n	8002b02 <BusFault_Handler+0x4>

08002b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b08:	e7fe      	b.n	8002b08 <UsageFault_Handler+0x4>

08002b0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b0e:	bf00      	nop
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b1c:	bf00      	nop
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b26:	b480      	push	{r7}
 8002b28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b38:	f000 fa4c 	bl	8002fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b3c:	bf00      	nop
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b44:	4802      	ldr	r0, [pc, #8]	; (8002b50 <ADC_IRQHandler+0x10>)
 8002b46:	f000 facc 	bl	80030e2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	2000012c 	.word	0x2000012c

08002b54 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002b58:	4802      	ldr	r0, [pc, #8]	; (8002b64 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002b5a:	f003 ff83 	bl	8006a64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	200008d8 	.word	0x200008d8

08002b68 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002b6c:	4802      	ldr	r0, [pc, #8]	; (8002b78 <SPI2_IRQHandler+0x10>)
 8002b6e:	f003 fb59 	bl	8006224 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000424 	.word	0x20000424

08002b7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 8002b80:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b84:	f001 fde0 	bl	8004748 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b90:	4802      	ldr	r0, [pc, #8]	; (8002b9c <DMA2_Stream0_IRQHandler+0x10>)
 8002b92:	f001 f9b9 	bl	8003f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000174 	.word	0x20000174

08002ba0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	e00a      	b.n	8002bc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bb2:	f3af 8000 	nop.w
 8002bb6:	4601      	mov	r1, r0
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	1c5a      	adds	r2, r3, #1
 8002bbc:	60ba      	str	r2, [r7, #8]
 8002bbe:	b2ca      	uxtb	r2, r1
 8002bc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	dbf0      	blt.n	8002bb2 <_read+0x12>
  }

  return len;
 8002bd0:	687b      	ldr	r3, [r7, #4]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3718      	adds	r7, #24
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b086      	sub	sp, #24
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	60f8      	str	r0, [r7, #12]
 8002be2:	60b9      	str	r1, [r7, #8]
 8002be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	e009      	b.n	8002c00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	1c5a      	adds	r2, r3, #1
 8002bf0:	60ba      	str	r2, [r7, #8]
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7fe fda1 	bl	800173c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	dbf1      	blt.n	8002bec <_write+0x12>
  }
  return len;
 8002c08:	687b      	ldr	r3, [r7, #4]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <_close>:

int _close(int file)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
 8002c32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c3a:	605a      	str	r2, [r3, #4]
  return 0;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <_isatty>:

int _isatty(int file)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b083      	sub	sp, #12
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c52:	2301      	movs	r3, #1
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
	...

08002c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c84:	4a14      	ldr	r2, [pc, #80]	; (8002cd8 <_sbrk+0x5c>)
 8002c86:	4b15      	ldr	r3, [pc, #84]	; (8002cdc <_sbrk+0x60>)
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c90:	4b13      	ldr	r3, [pc, #76]	; (8002ce0 <_sbrk+0x64>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d102      	bne.n	8002c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c98:	4b11      	ldr	r3, [pc, #68]	; (8002ce0 <_sbrk+0x64>)
 8002c9a:	4a12      	ldr	r2, [pc, #72]	; (8002ce4 <_sbrk+0x68>)
 8002c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c9e:	4b10      	ldr	r3, [pc, #64]	; (8002ce0 <_sbrk+0x64>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d207      	bcs.n	8002cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cac:	f004 fba0 	bl	80073f0 <__errno>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cba:	e009      	b.n	8002cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cbc:	4b08      	ldr	r3, [pc, #32]	; (8002ce0 <_sbrk+0x64>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cc2:	4b07      	ldr	r3, [pc, #28]	; (8002ce0 <_sbrk+0x64>)
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4413      	add	r3, r2
 8002cca:	4a05      	ldr	r2, [pc, #20]	; (8002ce0 <_sbrk+0x64>)
 8002ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cce:	68fb      	ldr	r3, [r7, #12]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	20020000 	.word	0x20020000
 8002cdc:	00000400 	.word	0x00000400
 8002ce0:	2000088c 	.word	0x2000088c
 8002ce4:	20000a70 	.word	0x20000a70

08002ce8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cec:	4b06      	ldr	r3, [pc, #24]	; (8002d08 <SystemInit+0x20>)
 8002cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf2:	4a05      	ldr	r2, [pc, #20]	; (8002d08 <SystemInit+0x20>)
 8002cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim10;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08c      	sub	sp, #48	; 0x30
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d12:	f107 030c 	add.w	r3, r7, #12
 8002d16:	2224      	movs	r2, #36	; 0x24
 8002d18:	2100      	movs	r1, #0
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f004 fb1a 	bl	8007354 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d20:	1d3b      	adds	r3, r7, #4
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d28:	4b20      	ldr	r3, [pc, #128]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d2a:	4a21      	ldr	r2, [pc, #132]	; (8002db0 <MX_TIM3_Init+0xa4>)
 8002d2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d34:	4b1d      	ldr	r3, [pc, #116]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d3a:	4b1c      	ldr	r3, [pc, #112]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d42:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d48:	4b18      	ldr	r3, [pc, #96]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d52:	2300      	movs	r3, #0
 8002d54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d56:	2301      	movs	r3, #1
 8002d58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d62:	2300      	movs	r3, #0
 8002d64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d66:	2301      	movs	r3, #1
 8002d68:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002d72:	f107 030c 	add.w	r3, r7, #12
 8002d76:	4619      	mov	r1, r3
 8002d78:	480c      	ldr	r0, [pc, #48]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d7a:	f003 fd3f 	bl	80067fc <HAL_TIM_Encoder_Init>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002d84:	f7fe fcf6 	bl	8001774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	4619      	mov	r1, r3
 8002d94:	4805      	ldr	r0, [pc, #20]	; (8002dac <MX_TIM3_Init+0xa0>)
 8002d96:	f004 f845 	bl	8006e24 <HAL_TIMEx_MasterConfigSynchronization>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002da0:	f7fe fce8 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002da4:	bf00      	nop
 8002da6:	3730      	adds	r7, #48	; 0x30
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	20000890 	.word	0x20000890
 8002db0:	40000400 	.word	0x40000400

08002db4 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002db8:	4b0e      	ldr	r3, [pc, #56]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002dba:	4a0f      	ldr	r2, [pc, #60]	; (8002df8 <MX_TIM10_Init+0x44>)
 8002dbc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 49999;
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002dc0:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002dc4:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dc6:	4b0b      	ldr	r3, [pc, #44]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8002dcc:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002dce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002dd2:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dd4:	4b07      	ldr	r3, [pc, #28]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dda:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002de0:	4804      	ldr	r0, [pc, #16]	; (8002df4 <MX_TIM10_Init+0x40>)
 8002de2:	f003 fc61 	bl	80066a8 <HAL_TIM_Base_Init>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8002dec:	f7fe fcc2 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002df0:	bf00      	nop
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	200008d8 	.word	0x200008d8
 8002df8:	40014400 	.word	0x40014400

08002dfc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08a      	sub	sp, #40	; 0x28
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e04:	f107 0314 	add.w	r3, r7, #20
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	609a      	str	r2, [r3, #8]
 8002e10:	60da      	str	r2, [r3, #12]
 8002e12:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a19      	ldr	r2, [pc, #100]	; (8002e80 <HAL_TIM_Encoder_MspInit+0x84>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d12b      	bne.n	8002e76 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	613b      	str	r3, [r7, #16]
 8002e22:	4b18      	ldr	r3, [pc, #96]	; (8002e84 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e26:	4a17      	ldr	r2, [pc, #92]	; (8002e84 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e28:	f043 0302 	orr.w	r3, r3, #2
 8002e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e2e:	4b15      	ldr	r3, [pc, #84]	; (8002e84 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	60fb      	str	r3, [r7, #12]
 8002e3e:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	4a10      	ldr	r2, [pc, #64]	; (8002e84 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e44:	f043 0301 	orr.w	r3, r3, #1
 8002e48:	6313      	str	r3, [r2, #48]	; 0x30
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8002e56:	23c0      	movs	r3, #192	; 0xc0
 8002e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e62:	2300      	movs	r3, #0
 8002e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e66:	2302      	movs	r3, #2
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6a:	f107 0314 	add.w	r3, r7, #20
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4805      	ldr	r0, [pc, #20]	; (8002e88 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002e72:	f001 fab3 	bl	80043dc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002e76:	bf00      	nop
 8002e78:	3728      	adds	r7, #40	; 0x28
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40000400 	.word	0x40000400
 8002e84:	40023800 	.word	0x40023800
 8002e88:	40020000 	.word	0x40020000

08002e8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a0e      	ldr	r2, [pc, #56]	; (8002ed4 <HAL_TIM_Base_MspInit+0x48>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d115      	bne.n	8002eca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <HAL_TIM_Base_MspInit+0x4c>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	4a0c      	ldr	r2, [pc, #48]	; (8002ed8 <HAL_TIM_Base_MspInit+0x4c>)
 8002ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eac:	6453      	str	r3, [r2, #68]	; 0x44
 8002eae:	4b0a      	ldr	r3, [pc, #40]	; (8002ed8 <HAL_TIM_Base_MspInit+0x4c>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	2019      	movs	r0, #25
 8002ec0:	f000 fec3 	bl	8003c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002ec4:	2019      	movs	r0, #25
 8002ec6:	f000 fedc 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8002eca:	bf00      	nop
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40014400 	.word	0x40014400
 8002ed8:	40023800 	.word	0x40023800

08002edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002edc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f14 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ee0:	480d      	ldr	r0, [pc, #52]	; (8002f18 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ee2:	490e      	ldr	r1, [pc, #56]	; (8002f1c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	; (8002f20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ee6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee8:	e002      	b.n	8002ef0 <LoopCopyDataInit>

08002eea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eee:	3304      	adds	r3, #4

08002ef0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ef0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ef2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ef4:	d3f9      	bcc.n	8002eea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ef6:	4a0b      	ldr	r2, [pc, #44]	; (8002f24 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ef8:	4c0b      	ldr	r4, [pc, #44]	; (8002f28 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002efa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002efc:	e001      	b.n	8002f02 <LoopFillZerobss>

08002efe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002efe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f00:	3204      	adds	r2, #4

08002f02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f04:	d3fb      	bcc.n	8002efe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f06:	f7ff feef 	bl	8002ce8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f0a:	f004 fa77 	bl	80073fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f0e:	f7fe fb5f 	bl	80015d0 <main>
  bx  lr    
 8002f12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f1c:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8002f20:	080082b8 	.word	0x080082b8
  ldr r2, =_sbss
 8002f24:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8002f28:	20000a70 	.word	0x20000a70

08002f2c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f2c:	e7fe      	b.n	8002f2c <DMA1_Stream0_IRQHandler>
	...

08002f30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f34:	4b0e      	ldr	r3, [pc, #56]	; (8002f70 <HAL_Init+0x40>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a0d      	ldr	r2, [pc, #52]	; (8002f70 <HAL_Init+0x40>)
 8002f3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f40:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <HAL_Init+0x40>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	; (8002f70 <HAL_Init+0x40>)
 8002f46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f4c:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <HAL_Init+0x40>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <HAL_Init+0x40>)
 8002f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f58:	2003      	movs	r0, #3
 8002f5a:	f000 fe6b 	bl	8003c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f5e:	200f      	movs	r0, #15
 8002f60:	f000 f808 	bl	8002f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f64:	f7ff fd9a 	bl	8002a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	40023c00 	.word	0x40023c00

08002f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f7c:	4b12      	ldr	r3, [pc, #72]	; (8002fc8 <HAL_InitTick+0x54>)
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	4b12      	ldr	r3, [pc, #72]	; (8002fcc <HAL_InitTick+0x58>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	4619      	mov	r1, r3
 8002f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 fe83 	bl	8003c9e <HAL_SYSTICK_Config>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e00e      	b.n	8002fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b0f      	cmp	r3, #15
 8002fa6:	d80a      	bhi.n	8002fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fa8:	2200      	movs	r2, #0
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb0:	f000 fe4b 	bl	8003c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fb4:	4a06      	ldr	r2, [pc, #24]	; (8002fd0 <HAL_InitTick+0x5c>)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e000      	b.n	8002fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	200000a8 	.word	0x200000a8
 8002fcc:	200000b0 	.word	0x200000b0
 8002fd0:	200000ac 	.word	0x200000ac

08002fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fd8:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <HAL_IncTick+0x20>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4b06      	ldr	r3, [pc, #24]	; (8002ff8 <HAL_IncTick+0x24>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	4a04      	ldr	r2, [pc, #16]	; (8002ff8 <HAL_IncTick+0x24>)
 8002fe6:	6013      	str	r3, [r2, #0]
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	200000b0 	.word	0x200000b0
 8002ff8:	20000920 	.word	0x20000920

08002ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8003000:	4b03      	ldr	r3, [pc, #12]	; (8003010 <HAL_GetTick+0x14>)
 8003002:	681b      	ldr	r3, [r3, #0]
}
 8003004:	4618      	mov	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000920 	.word	0x20000920

08003014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800301c:	f7ff ffee 	bl	8002ffc <HAL_GetTick>
 8003020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302c:	d005      	beq.n	800303a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800302e:	4b0a      	ldr	r3, [pc, #40]	; (8003058 <HAL_Delay+0x44>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	461a      	mov	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4413      	add	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800303a:	bf00      	nop
 800303c:	f7ff ffde 	bl	8002ffc <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	429a      	cmp	r2, r3
 800304a:	d8f7      	bhi.n	800303c <HAL_Delay+0x28>
  {
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	200000b0 	.word	0x200000b0

0800305c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e033      	b.n	80030da <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	d109      	bne.n	800308e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7fd fb5c 	bl	8000738 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 0310 	and.w	r3, r3, #16
 8003096:	2b00      	cmp	r3, #0
 8003098:	d118      	bne.n	80030cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030a2:	f023 0302 	bic.w	r3, r3, #2
 80030a6:	f043 0202 	orr.w	r2, r3, #2
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 fb68 	bl	8003784 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030be:	f023 0303 	bic.w	r3, r3, #3
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
 80030ca:	e001      	b.n	80030d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b086      	sub	sp, #24
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]
 80030ee:	2300      	movs	r3, #0
 80030f0:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d049      	beq.n	80031ac <HAL_ADC_IRQHandler+0xca>
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d046      	beq.n	80031ac <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	f003 0310 	and.w	r3, r3, #16
 8003126:	2b00      	cmp	r3, #0
 8003128:	d105      	bne.n	8003136 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d12b      	bne.n	800319c <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003148:	2b00      	cmp	r3, #0
 800314a:	d127      	bne.n	800319c <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003152:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003156:	2b00      	cmp	r3, #0
 8003158:	d006      	beq.n	8003168 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003164:	2b00      	cmp	r3, #0
 8003166:	d119      	bne.n	800319c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0220 	bic.w	r2, r2, #32
 8003176:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7fd fbd5 	bl	800094c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f06f 0212 	mvn.w	r2, #18
 80031aa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f003 0304 	and.w	r3, r3, #4
 80031b2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ba:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d057      	beq.n	8003272 <HAL_ADC_IRQHandler+0x190>
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d054      	beq.n	8003272 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d105      	bne.n	80031e0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d139      	bne.n	8003262 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031f4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d006      	beq.n	800320a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003206:	2b00      	cmp	r3, #0
 8003208:	d12b      	bne.n	8003262 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003214:	2b00      	cmp	r3, #0
 8003216:	d124      	bne.n	8003262 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003222:	2b00      	cmp	r3, #0
 8003224:	d11d      	bne.n	8003262 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800322a:	2b00      	cmp	r3, #0
 800322c:	d119      	bne.n	8003262 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800323c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d105      	bne.n	8003262 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	f043 0201 	orr.w	r2, r3, #1
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fc0c 	bl	8003a80 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f06f 020c 	mvn.w	r2, #12
 8003270:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003280:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d017      	beq.n	80032b8 <HAL_ADC_IRQHandler+0x1d6>
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d014      	beq.n	80032b8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	d10d      	bne.n	80032b8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f925 	bl	80034f8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f06f 0201 	mvn.w	r2, #1
 80032b6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032c6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d015      	beq.n	80032fa <HAL_ADC_IRQHandler+0x218>
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d012      	beq.n	80032fa <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d8:	f043 0202 	orr.w	r2, r3, #2
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f06f 0220 	mvn.w	r2, #32
 80032e8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f90e 	bl	800350c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0220 	mvn.w	r2, #32
 80032f8:	601a      	str	r2, [r3, #0]
  }
}
 80032fa:	bf00      	nop
 80032fc:	3718      	adds	r7, #24
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
	...

08003304 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800331a:	2b01      	cmp	r3, #1
 800331c:	d101      	bne.n	8003322 <HAL_ADC_Start_DMA+0x1e>
 800331e:	2302      	movs	r3, #2
 8003320:	e0ce      	b.n	80034c0 <HAL_ADC_Start_DMA+0x1bc>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2201      	movs	r2, #1
 8003326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	2b01      	cmp	r3, #1
 8003336:	d018      	beq.n	800336a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f042 0201 	orr.w	r2, r2, #1
 8003346:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003348:	4b5f      	ldr	r3, [pc, #380]	; (80034c8 <HAL_ADC_Start_DMA+0x1c4>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a5f      	ldr	r2, [pc, #380]	; (80034cc <HAL_ADC_Start_DMA+0x1c8>)
 800334e:	fba2 2303 	umull	r2, r3, r2, r3
 8003352:	0c9a      	lsrs	r2, r3, #18
 8003354:	4613      	mov	r3, r2
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	4413      	add	r3, r2
 800335a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800335c:	e002      	b.n	8003364 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	3b01      	subs	r3, #1
 8003362:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f9      	bne.n	800335e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003374:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003378:	d107      	bne.n	800338a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003388:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	f040 8086 	bne.w	80034a6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033a2:	f023 0301 	bic.w	r3, r3, #1
 80033a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d007      	beq.n	80033cc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80033c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033d8:	d106      	bne.n	80033e8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	f023 0206 	bic.w	r2, r3, #6
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	645a      	str	r2, [r3, #68]	; 0x44
 80033e6:	e002      	b.n	80033ee <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033f6:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <HAL_ADC_Start_DMA+0x1cc>)
 80033f8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	4a35      	ldr	r2, [pc, #212]	; (80034d4 <HAL_ADC_Start_DMA+0x1d0>)
 8003400:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003406:	4a34      	ldr	r2, [pc, #208]	; (80034d8 <HAL_ADC_Start_DMA+0x1d4>)
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340e:	4a33      	ldr	r2, [pc, #204]	; (80034dc <HAL_ADC_Start_DMA+0x1d8>)
 8003410:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800341a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800342a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800343a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	334c      	adds	r3, #76	; 0x4c
 8003446:	4619      	mov	r1, r3
 8003448:	68ba      	ldr	r2, [r7, #8]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f000 fce2 	bl	8003e14 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	2b00      	cmp	r3, #0
 800345a:	d10f      	bne.n	800347c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d129      	bne.n	80034be <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003478:	609a      	str	r2, [r3, #8]
 800347a:	e020      	b.n	80034be <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a17      	ldr	r2, [pc, #92]	; (80034e0 <HAL_ADC_Start_DMA+0x1dc>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d11b      	bne.n	80034be <HAL_ADC_Start_DMA+0x1ba>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d114      	bne.n	80034be <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80034a2:	609a      	str	r2, [r3, #8]
 80034a4:	e00b      	b.n	80034be <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	f043 0210 	orr.w	r2, r3, #16
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b6:	f043 0201 	orr.w	r2, r3, #1
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	200000a8 	.word	0x200000a8
 80034cc:	431bde83 	.word	0x431bde83
 80034d0:	40012300 	.word	0x40012300
 80034d4:	0800397d 	.word	0x0800397d
 80034d8:	08003a37 	.word	0x08003a37
 80034dc:	08003a53 	.word	0x08003a53
 80034e0:	40012000 	.word	0x40012000

080034e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003534:	2b01      	cmp	r3, #1
 8003536:	d101      	bne.n	800353c <HAL_ADC_ConfigChannel+0x1c>
 8003538:	2302      	movs	r3, #2
 800353a:	e113      	b.n	8003764 <HAL_ADC_ConfigChannel+0x244>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b09      	cmp	r3, #9
 800354a:	d925      	bls.n	8003598 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68d9      	ldr	r1, [r3, #12]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	b29b      	uxth	r3, r3
 8003558:	461a      	mov	r2, r3
 800355a:	4613      	mov	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	3b1e      	subs	r3, #30
 8003562:	2207      	movs	r2, #7
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43da      	mvns	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	400a      	ands	r2, r1
 8003570:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68d9      	ldr	r1, [r3, #12]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	b29b      	uxth	r3, r3
 8003582:	4618      	mov	r0, r3
 8003584:	4603      	mov	r3, r0
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	4403      	add	r3, r0
 800358a:	3b1e      	subs	r3, #30
 800358c:	409a      	lsls	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	60da      	str	r2, [r3, #12]
 8003596:	e022      	b.n	80035de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6919      	ldr	r1, [r3, #16]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	461a      	mov	r2, r3
 80035a6:	4613      	mov	r3, r2
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4413      	add	r3, r2
 80035ac:	2207      	movs	r2, #7
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43da      	mvns	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	400a      	ands	r2, r1
 80035ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6919      	ldr	r1, [r3, #16]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	4618      	mov	r0, r3
 80035ce:	4603      	mov	r3, r0
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	4403      	add	r3, r0
 80035d4:	409a      	lsls	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b06      	cmp	r3, #6
 80035e4:	d824      	bhi.n	8003630 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	3b05      	subs	r3, #5
 80035f8:	221f      	movs	r2, #31
 80035fa:	fa02 f303 	lsl.w	r3, r2, r3
 80035fe:	43da      	mvns	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	400a      	ands	r2, r1
 8003606:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	b29b      	uxth	r3, r3
 8003614:	4618      	mov	r0, r3
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685a      	ldr	r2, [r3, #4]
 800361a:	4613      	mov	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4413      	add	r3, r2
 8003620:	3b05      	subs	r3, #5
 8003622:	fa00 f203 	lsl.w	r2, r0, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	635a      	str	r2, [r3, #52]	; 0x34
 800362e:	e04c      	b.n	80036ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b0c      	cmp	r3, #12
 8003636:	d824      	bhi.n	8003682 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	3b23      	subs	r3, #35	; 0x23
 800364a:	221f      	movs	r2, #31
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	43da      	mvns	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	400a      	ands	r2, r1
 8003658:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	b29b      	uxth	r3, r3
 8003666:	4618      	mov	r0, r3
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	685a      	ldr	r2, [r3, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	4413      	add	r3, r2
 8003672:	3b23      	subs	r3, #35	; 0x23
 8003674:	fa00 f203 	lsl.w	r2, r0, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
 8003680:	e023      	b.n	80036ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	4613      	mov	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	3b41      	subs	r3, #65	; 0x41
 8003694:	221f      	movs	r2, #31
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43da      	mvns	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	400a      	ands	r2, r1
 80036a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	4618      	mov	r0, r3
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	3b41      	subs	r3, #65	; 0x41
 80036be:	fa00 f203 	lsl.w	r2, r0, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036ca:	4b29      	ldr	r3, [pc, #164]	; (8003770 <HAL_ADC_ConfigChannel+0x250>)
 80036cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a28      	ldr	r2, [pc, #160]	; (8003774 <HAL_ADC_ConfigChannel+0x254>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d10f      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x1d8>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b12      	cmp	r3, #18
 80036de:	d10b      	bne.n	80036f8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a1d      	ldr	r2, [pc, #116]	; (8003774 <HAL_ADC_ConfigChannel+0x254>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d12b      	bne.n	800375a <HAL_ADC_ConfigChannel+0x23a>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1c      	ldr	r2, [pc, #112]	; (8003778 <HAL_ADC_ConfigChannel+0x258>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d003      	beq.n	8003714 <HAL_ADC_ConfigChannel+0x1f4>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b11      	cmp	r3, #17
 8003712:	d122      	bne.n	800375a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a11      	ldr	r2, [pc, #68]	; (8003778 <HAL_ADC_ConfigChannel+0x258>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d111      	bne.n	800375a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003736:	4b11      	ldr	r3, [pc, #68]	; (800377c <HAL_ADC_ConfigChannel+0x25c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a11      	ldr	r2, [pc, #68]	; (8003780 <HAL_ADC_ConfigChannel+0x260>)
 800373c:	fba2 2303 	umull	r2, r3, r2, r3
 8003740:	0c9a      	lsrs	r2, r3, #18
 8003742:	4613      	mov	r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	4413      	add	r3, r2
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800374c:	e002      	b.n	8003754 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	3b01      	subs	r3, #1
 8003752:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f9      	bne.n	800374e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	40012300 	.word	0x40012300
 8003774:	40012000 	.word	0x40012000
 8003778:	10000012 	.word	0x10000012
 800377c:	200000a8 	.word	0x200000a8
 8003780:	431bde83 	.word	0x431bde83

08003784 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800378c:	4b79      	ldr	r3, [pc, #484]	; (8003974 <ADC_Init+0x1f0>)
 800378e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	431a      	orrs	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6859      	ldr	r1, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	021a      	lsls	r2, r3, #8
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80037dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6859      	ldr	r1, [r3, #4]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6899      	ldr	r1, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003816:	4a58      	ldr	r2, [pc, #352]	; (8003978 <ADC_Init+0x1f4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d022      	beq.n	8003862 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800382a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6899      	ldr	r1, [r3, #8]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800384c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6899      	ldr	r1, [r3, #8]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	609a      	str	r2, [r3, #8]
 8003860:	e00f      	b.n	8003882 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003870:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003880:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689a      	ldr	r2, [r3, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0202 	bic.w	r2, r2, #2
 8003890:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6899      	ldr	r1, [r3, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	7e1b      	ldrb	r3, [r3, #24]
 800389c:	005a      	lsls	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d01b      	beq.n	80038e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80038ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6859      	ldr	r1, [r3, #4]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038da:	3b01      	subs	r3, #1
 80038dc:	035a      	lsls	r2, r3, #13
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	e007      	b.n	80038f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003906:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	3b01      	subs	r3, #1
 8003914:	051a      	lsls	r2, r3, #20
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800392c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6899      	ldr	r1, [r3, #8]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800393a:	025a      	lsls	r2, r3, #9
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689a      	ldr	r2, [r3, #8]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003952:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6899      	ldr	r1, [r3, #8]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	029a      	lsls	r2, r3, #10
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	609a      	str	r2, [r3, #8]
}
 8003968:	bf00      	nop
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	40012300 	.word	0x40012300
 8003978:	0f000001 	.word	0x0f000001

0800397c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003988:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003992:	2b00      	cmp	r3, #0
 8003994:	d13c      	bne.n	8003a10 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d12b      	bne.n	8003a08 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d127      	bne.n	8003a08 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d006      	beq.n	80039d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d119      	bne.n	8003a08 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0220 	bic.w	r2, r2, #32
 80039e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d105      	bne.n	8003a08 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	f043 0201 	orr.w	r2, r3, #1
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f7fc ff9f 	bl	800094c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a0e:	e00e      	b.n	8003a2e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	f003 0310 	and.w	r3, r3, #16
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f7ff fd75 	bl	800350c <HAL_ADC_ErrorCallback>
}
 8003a22:	e004      	b.n	8003a2e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	4798      	blx	r3
}
 8003a2e:	bf00      	nop
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b084      	sub	sp, #16
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a42:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7ff fd4d 	bl	80034e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a4a:	bf00      	nop
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b084      	sub	sp, #16
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2240      	movs	r2, #64	; 0x40
 8003a64:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6a:	f043 0204 	orr.w	r2, r3, #4
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f7ff fd4a 	bl	800350c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a78:	bf00      	nop
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <__NVIC_SetPriorityGrouping>:
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ac6:	4a04      	ldr	r2, [pc, #16]	; (8003ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	60d3      	str	r3, [r2, #12]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	e000ed00 	.word	0xe000ed00

08003adc <__NVIC_GetPriorityGrouping>:
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ae0:	4b04      	ldr	r3, [pc, #16]	; (8003af4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	0a1b      	lsrs	r3, r3, #8
 8003ae6:	f003 0307 	and.w	r3, r3, #7
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <__NVIC_EnableIRQ>:
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	db0b      	blt.n	8003b22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	f003 021f 	and.w	r2, r3, #31
 8003b10:	4907      	ldr	r1, [pc, #28]	; (8003b30 <__NVIC_EnableIRQ+0x38>)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	2001      	movs	r0, #1
 8003b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	e000e100 	.word	0xe000e100

08003b34 <__NVIC_SetPriority>:
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	6039      	str	r1, [r7, #0]
 8003b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	db0a      	blt.n	8003b5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	490c      	ldr	r1, [pc, #48]	; (8003b80 <__NVIC_SetPriority+0x4c>)
 8003b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b52:	0112      	lsls	r2, r2, #4
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	440b      	add	r3, r1
 8003b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b5c:	e00a      	b.n	8003b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	4908      	ldr	r1, [pc, #32]	; (8003b84 <__NVIC_SetPriority+0x50>)
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	3b04      	subs	r3, #4
 8003b6c:	0112      	lsls	r2, r2, #4
 8003b6e:	b2d2      	uxtb	r2, r2
 8003b70:	440b      	add	r3, r1
 8003b72:	761a      	strb	r2, [r3, #24]
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	e000e100 	.word	0xe000e100
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <NVIC_EncodePriority>:
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b089      	sub	sp, #36	; 0x24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	bf28      	it	cs
 8003ba6:	2304      	movcs	r3, #4
 8003ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	3304      	adds	r3, #4
 8003bae:	2b06      	cmp	r3, #6
 8003bb0:	d902      	bls.n	8003bb8 <NVIC_EncodePriority+0x30>
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3b03      	subs	r3, #3
 8003bb6:	e000      	b.n	8003bba <NVIC_EncodePriority+0x32>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43da      	mvns	r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	401a      	ands	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bda:	43d9      	mvns	r1, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be0:	4313      	orrs	r3, r2
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3724      	adds	r7, #36	; 0x24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
	...

08003bf0 <SysTick_Config>:
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c00:	d301      	bcc.n	8003c06 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003c02:	2301      	movs	r3, #1
 8003c04:	e00f      	b.n	8003c26 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c06:	4a0a      	ldr	r2, [pc, #40]	; (8003c30 <SysTick_Config+0x40>)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c0e:	210f      	movs	r1, #15
 8003c10:	f04f 30ff 	mov.w	r0, #4294967295
 8003c14:	f7ff ff8e 	bl	8003b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c18:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <SysTick_Config+0x40>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c1e:	4b04      	ldr	r3, [pc, #16]	; (8003c30 <SysTick_Config+0x40>)
 8003c20:	2207      	movs	r2, #7
 8003c22:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	e000e010 	.word	0xe000e010

08003c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff ff29 	bl	8003a94 <__NVIC_SetPriorityGrouping>
}
 8003c42:	bf00      	nop
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b086      	sub	sp, #24
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	4603      	mov	r3, r0
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	607a      	str	r2, [r7, #4]
 8003c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c5c:	f7ff ff3e 	bl	8003adc <__NVIC_GetPriorityGrouping>
 8003c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	68b9      	ldr	r1, [r7, #8]
 8003c66:	6978      	ldr	r0, [r7, #20]
 8003c68:	f7ff ff8e 	bl	8003b88 <NVIC_EncodePriority>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c72:	4611      	mov	r1, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff ff5d 	bl	8003b34 <__NVIC_SetPriority>
}
 8003c7a:	bf00      	nop
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	4603      	mov	r3, r0
 8003c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff31 	bl	8003af8 <__NVIC_EnableIRQ>
}
 8003c96:	bf00      	nop
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b082      	sub	sp, #8
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7ff ffa2 	bl	8003bf0 <SysTick_Config>
 8003cac:	4603      	mov	r3, r0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cc4:	f7ff f99a 	bl	8002ffc <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d101      	bne.n	8003cd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e099      	b.n	8003e08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0201 	bic.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cf4:	e00f      	b.n	8003d16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cf6:	f7ff f981 	bl	8002ffc <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b05      	cmp	r3, #5
 8003d02:	d908      	bls.n	8003d16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2220      	movs	r2, #32
 8003d08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2203      	movs	r2, #3
 8003d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e078      	b.n	8003e08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1e8      	bne.n	8003cf6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	4b38      	ldr	r3, [pc, #224]	; (8003e10 <HAL_DMA_Init+0x158>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685a      	ldr	r2, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a1b      	ldr	r3, [r3, #32]
 8003d60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d107      	bne.n	8003d80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	f023 0307 	bic.w	r3, r3, #7
 8003d96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d117      	bne.n	8003dda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00e      	beq.n	8003dda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 fa91 	bl	80042e4 <DMA_CheckFifoParam>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2240      	movs	r2, #64	; 0x40
 8003dcc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e016      	b.n	8003e08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 fa48 	bl	8004278 <DMA_CalcBaseAndBitshift>
 8003de8:	4603      	mov	r3, r0
 8003dea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003df0:	223f      	movs	r2, #63	; 0x3f
 8003df2:	409a      	lsls	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3718      	adds	r7, #24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	f010803f 	.word	0xf010803f

08003e14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
 8003e20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e22:	2300      	movs	r3, #0
 8003e24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d101      	bne.n	8003e3a <HAL_DMA_Start_IT+0x26>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e040      	b.n	8003ebc <HAL_DMA_Start_IT+0xa8>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d12f      	bne.n	8003eae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2202      	movs	r2, #2
 8003e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	68b9      	ldr	r1, [r7, #8]
 8003e62:	68f8      	ldr	r0, [r7, #12]
 8003e64:	f000 f9da 	bl	800421c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e6c:	223f      	movs	r2, #63	; 0x3f
 8003e6e:	409a      	lsls	r2, r3
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0216 	orr.w	r2, r2, #22
 8003e82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d007      	beq.n	8003e9c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0208 	orr.w	r2, r2, #8
 8003e9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	e005      	b.n	8003eba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3718      	adds	r7, #24
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2280      	movs	r2, #128	; 0x80
 8003edc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e00c      	b.n	8003efc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2205      	movs	r2, #5
 8003ee6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0201 	bic.w	r2, r2, #1
 8003ef8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f14:	4b8e      	ldr	r3, [pc, #568]	; (8004150 <HAL_DMA_IRQHandler+0x248>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a8e      	ldr	r2, [pc, #568]	; (8004154 <HAL_DMA_IRQHandler+0x24c>)
 8003f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1e:	0a9b      	lsrs	r3, r3, #10
 8003f20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f32:	2208      	movs	r2, #8
 8003f34:	409a      	lsls	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d01a      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d013      	beq.n	8003f74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0204 	bic.w	r2, r2, #4
 8003f5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f60:	2208      	movs	r2, #8
 8003f62:	409a      	lsls	r2, r3
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f6c:	f043 0201 	orr.w	r2, r3, #1
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f78:	2201      	movs	r2, #1
 8003f7a:	409a      	lsls	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d012      	beq.n	8003faa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00b      	beq.n	8003faa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f96:	2201      	movs	r2, #1
 8003f98:	409a      	lsls	r2, r3
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa2:	f043 0202 	orr.w	r2, r3, #2
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fae:	2204      	movs	r2, #4
 8003fb0:	409a      	lsls	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d012      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00b      	beq.n	8003fe0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fcc:	2204      	movs	r2, #4
 8003fce:	409a      	lsls	r2, r3
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd8:	f043 0204 	orr.w	r2, r3, #4
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe4:	2210      	movs	r2, #16
 8003fe6:	409a      	lsls	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4013      	ands	r3, r2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d043      	beq.n	8004078 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d03c      	beq.n	8004078 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004002:	2210      	movs	r2, #16
 8004004:	409a      	lsls	r2, r3
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d018      	beq.n	800404a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d108      	bne.n	8004038 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	2b00      	cmp	r3, #0
 800402c:	d024      	beq.n	8004078 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
 8004036:	e01f      	b.n	8004078 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01b      	beq.n	8004078 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	4798      	blx	r3
 8004048:	e016      	b.n	8004078 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004054:	2b00      	cmp	r3, #0
 8004056:	d107      	bne.n	8004068 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0208 	bic.w	r2, r2, #8
 8004066:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	2b00      	cmp	r3, #0
 800406e:	d003      	beq.n	8004078 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800407c:	2220      	movs	r2, #32
 800407e:	409a      	lsls	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4013      	ands	r3, r2
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 808f 	beq.w	80041a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0310 	and.w	r3, r3, #16
 8004094:	2b00      	cmp	r3, #0
 8004096:	f000 8087 	beq.w	80041a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409e:	2220      	movs	r2, #32
 80040a0:	409a      	lsls	r2, r3
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b05      	cmp	r3, #5
 80040b0:	d136      	bne.n	8004120 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 0216 	bic.w	r2, r2, #22
 80040c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695a      	ldr	r2, [r3, #20]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d103      	bne.n	80040e2 <HAL_DMA_IRQHandler+0x1da>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d007      	beq.n	80040f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0208 	bic.w	r2, r2, #8
 80040f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f6:	223f      	movs	r2, #63	; 0x3f
 80040f8:	409a      	lsls	r2, r3
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004112:	2b00      	cmp	r3, #0
 8004114:	d07e      	beq.n	8004214 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	4798      	blx	r3
        }
        return;
 800411e:	e079      	b.n	8004214 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d01d      	beq.n	800416a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10d      	bne.n	8004158 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004140:	2b00      	cmp	r3, #0
 8004142:	d031      	beq.n	80041a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	4798      	blx	r3
 800414c:	e02c      	b.n	80041a8 <HAL_DMA_IRQHandler+0x2a0>
 800414e:	bf00      	nop
 8004150:	200000a8 	.word	0x200000a8
 8004154:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800415c:	2b00      	cmp	r3, #0
 800415e:	d023      	beq.n	80041a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	4798      	blx	r3
 8004168:	e01e      	b.n	80041a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10f      	bne.n	8004198 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0210 	bic.w	r2, r2, #16
 8004186:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d032      	beq.n	8004216 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d022      	beq.n	8004202 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2205      	movs	r2, #5
 80041c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0201 	bic.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	3301      	adds	r3, #1
 80041d8:	60bb      	str	r3, [r7, #8]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d307      	bcc.n	80041f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1f2      	bne.n	80041d4 <HAL_DMA_IRQHandler+0x2cc>
 80041ee:	e000      	b.n	80041f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80041f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004206:	2b00      	cmp	r3, #0
 8004208:	d005      	beq.n	8004216 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
 8004212:	e000      	b.n	8004216 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004214:	bf00      	nop
    }
  }
}
 8004216:	3718      	adds	r7, #24
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004238:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	2b40      	cmp	r3, #64	; 0x40
 8004248:	d108      	bne.n	800425c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800425a:	e007      	b.n	800426c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	60da      	str	r2, [r3, #12]
}
 800426c:	bf00      	nop
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	3b10      	subs	r3, #16
 8004288:	4a14      	ldr	r2, [pc, #80]	; (80042dc <DMA_CalcBaseAndBitshift+0x64>)
 800428a:	fba2 2303 	umull	r2, r3, r2, r3
 800428e:	091b      	lsrs	r3, r3, #4
 8004290:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004292:	4a13      	ldr	r2, [pc, #76]	; (80042e0 <DMA_CalcBaseAndBitshift+0x68>)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4413      	add	r3, r2
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	461a      	mov	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b03      	cmp	r3, #3
 80042a4:	d909      	bls.n	80042ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042ae:	f023 0303 	bic.w	r3, r3, #3
 80042b2:	1d1a      	adds	r2, r3, #4
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	659a      	str	r2, [r3, #88]	; 0x58
 80042b8:	e007      	b.n	80042ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042c2:	f023 0303 	bic.w	r3, r3, #3
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3714      	adds	r7, #20
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	aaaaaaab 	.word	0xaaaaaaab
 80042e0:	0800826c 	.word	0x0800826c

080042e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b085      	sub	sp, #20
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d11f      	bne.n	800433e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	2b03      	cmp	r3, #3
 8004302:	d856      	bhi.n	80043b2 <DMA_CheckFifoParam+0xce>
 8004304:	a201      	add	r2, pc, #4	; (adr r2, 800430c <DMA_CheckFifoParam+0x28>)
 8004306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430a:	bf00      	nop
 800430c:	0800431d 	.word	0x0800431d
 8004310:	0800432f 	.word	0x0800432f
 8004314:	0800431d 	.word	0x0800431d
 8004318:	080043b3 	.word	0x080043b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004320:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d046      	beq.n	80043b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800432c:	e043      	b.n	80043b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004332:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004336:	d140      	bne.n	80043ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800433c:	e03d      	b.n	80043ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004346:	d121      	bne.n	800438c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b03      	cmp	r3, #3
 800434c:	d837      	bhi.n	80043be <DMA_CheckFifoParam+0xda>
 800434e:	a201      	add	r2, pc, #4	; (adr r2, 8004354 <DMA_CheckFifoParam+0x70>)
 8004350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004354:	08004365 	.word	0x08004365
 8004358:	0800436b 	.word	0x0800436b
 800435c:	08004365 	.word	0x08004365
 8004360:	0800437d 	.word	0x0800437d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
      break;
 8004368:	e030      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d025      	beq.n	80043c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800437a:	e022      	b.n	80043c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004380:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004384:	d11f      	bne.n	80043c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800438a:	e01c      	b.n	80043c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d903      	bls.n	800439a <DMA_CheckFifoParam+0xb6>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d003      	beq.n	80043a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004398:	e018      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	73fb      	strb	r3, [r7, #15]
      break;
 800439e:	e015      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00e      	beq.n	80043ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
      break;
 80043b0:	e00b      	b.n	80043ca <DMA_CheckFifoParam+0xe6>
      break;
 80043b2:	bf00      	nop
 80043b4:	e00a      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      break;
 80043b6:	bf00      	nop
 80043b8:	e008      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      break;
 80043ba:	bf00      	nop
 80043bc:	e006      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      break;
 80043be:	bf00      	nop
 80043c0:	e004      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      break;
 80043c2:	bf00      	nop
 80043c4:	e002      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      break;   
 80043c6:	bf00      	nop
 80043c8:	e000      	b.n	80043cc <DMA_CheckFifoParam+0xe8>
      break;
 80043ca:	bf00      	nop
    }
  } 
  
  return status; 
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3714      	adds	r7, #20
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop

080043dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043dc:	b480      	push	{r7}
 80043de:	b089      	sub	sp, #36	; 0x24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
 80043e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043f2:	2300      	movs	r3, #0
 80043f4:	61fb      	str	r3, [r7, #28]
 80043f6:	e159      	b.n	80046ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043f8:	2201      	movs	r2, #1
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	429a      	cmp	r2, r3
 8004412:	f040 8148 	bne.w	80046a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	2b01      	cmp	r3, #1
 8004420:	d005      	beq.n	800442e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800442a:	2b02      	cmp	r3, #2
 800442c:	d130      	bne.n	8004490 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	2203      	movs	r2, #3
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	43db      	mvns	r3, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4013      	ands	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	4313      	orrs	r3, r2
 8004456:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004464:	2201      	movs	r2, #1
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	fa02 f303 	lsl.w	r3, r2, r3
 800446c:	43db      	mvns	r3, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4013      	ands	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	091b      	lsrs	r3, r3, #4
 800447a:	f003 0201 	and.w	r2, r3, #1
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	4313      	orrs	r3, r2
 8004488:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f003 0303 	and.w	r3, r3, #3
 8004498:	2b03      	cmp	r3, #3
 800449a:	d017      	beq.n	80044cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	2203      	movs	r2, #3
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	43db      	mvns	r3, r3
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	4013      	ands	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f003 0303 	and.w	r3, r3, #3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d123      	bne.n	8004520 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	08da      	lsrs	r2, r3, #3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3208      	adds	r2, #8
 80044e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	f003 0307 	and.w	r3, r3, #7
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	220f      	movs	r2, #15
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	43db      	mvns	r3, r3
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	4013      	ands	r3, r2
 80044fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	691a      	ldr	r2, [r3, #16]
 8004500:	69fb      	ldr	r3, [r7, #28]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	4313      	orrs	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	08da      	lsrs	r2, r3, #3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3208      	adds	r2, #8
 800451a:	69b9      	ldr	r1, [r7, #24]
 800451c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	2203      	movs	r2, #3
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4013      	ands	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f003 0203 	and.w	r2, r3, #3
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4313      	orrs	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 80a2 	beq.w	80046a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004562:	2300      	movs	r3, #0
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	4b57      	ldr	r3, [pc, #348]	; (80046c4 <HAL_GPIO_Init+0x2e8>)
 8004568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456a:	4a56      	ldr	r2, [pc, #344]	; (80046c4 <HAL_GPIO_Init+0x2e8>)
 800456c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004570:	6453      	str	r3, [r2, #68]	; 0x44
 8004572:	4b54      	ldr	r3, [pc, #336]	; (80046c4 <HAL_GPIO_Init+0x2e8>)
 8004574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800457e:	4a52      	ldr	r2, [pc, #328]	; (80046c8 <HAL_GPIO_Init+0x2ec>)
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	089b      	lsrs	r3, r3, #2
 8004584:	3302      	adds	r3, #2
 8004586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800458a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	220f      	movs	r2, #15
 8004596:	fa02 f303 	lsl.w	r3, r2, r3
 800459a:	43db      	mvns	r3, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4013      	ands	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a49      	ldr	r2, [pc, #292]	; (80046cc <HAL_GPIO_Init+0x2f0>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d019      	beq.n	80045de <HAL_GPIO_Init+0x202>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a48      	ldr	r2, [pc, #288]	; (80046d0 <HAL_GPIO_Init+0x2f4>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d013      	beq.n	80045da <HAL_GPIO_Init+0x1fe>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a47      	ldr	r2, [pc, #284]	; (80046d4 <HAL_GPIO_Init+0x2f8>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d00d      	beq.n	80045d6 <HAL_GPIO_Init+0x1fa>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a46      	ldr	r2, [pc, #280]	; (80046d8 <HAL_GPIO_Init+0x2fc>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d007      	beq.n	80045d2 <HAL_GPIO_Init+0x1f6>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a45      	ldr	r2, [pc, #276]	; (80046dc <HAL_GPIO_Init+0x300>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d101      	bne.n	80045ce <HAL_GPIO_Init+0x1f2>
 80045ca:	2304      	movs	r3, #4
 80045cc:	e008      	b.n	80045e0 <HAL_GPIO_Init+0x204>
 80045ce:	2307      	movs	r3, #7
 80045d0:	e006      	b.n	80045e0 <HAL_GPIO_Init+0x204>
 80045d2:	2303      	movs	r3, #3
 80045d4:	e004      	b.n	80045e0 <HAL_GPIO_Init+0x204>
 80045d6:	2302      	movs	r3, #2
 80045d8:	e002      	b.n	80045e0 <HAL_GPIO_Init+0x204>
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <HAL_GPIO_Init+0x204>
 80045de:	2300      	movs	r3, #0
 80045e0:	69fa      	ldr	r2, [r7, #28]
 80045e2:	f002 0203 	and.w	r2, r2, #3
 80045e6:	0092      	lsls	r2, r2, #2
 80045e8:	4093      	lsls	r3, r2
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045f0:	4935      	ldr	r1, [pc, #212]	; (80046c8 <HAL_GPIO_Init+0x2ec>)
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	089b      	lsrs	r3, r3, #2
 80045f6:	3302      	adds	r3, #2
 80045f8:	69ba      	ldr	r2, [r7, #24]
 80045fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80045fe:	4b38      	ldr	r3, [pc, #224]	; (80046e0 <HAL_GPIO_Init+0x304>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	43db      	mvns	r3, r3
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	4013      	ands	r3, r2
 800460c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d003      	beq.n	8004622 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004622:	4a2f      	ldr	r2, [pc, #188]	; (80046e0 <HAL_GPIO_Init+0x304>)
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004628:	4b2d      	ldr	r3, [pc, #180]	; (80046e0 <HAL_GPIO_Init+0x304>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	43db      	mvns	r3, r3
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	4013      	ands	r3, r2
 8004636:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	4313      	orrs	r3, r2
 800464a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800464c:	4a24      	ldr	r2, [pc, #144]	; (80046e0 <HAL_GPIO_Init+0x304>)
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004652:	4b23      	ldr	r3, [pc, #140]	; (80046e0 <HAL_GPIO_Init+0x304>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	43db      	mvns	r3, r3
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	4013      	ands	r3, r2
 8004660:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	4313      	orrs	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004676:	4a1a      	ldr	r2, [pc, #104]	; (80046e0 <HAL_GPIO_Init+0x304>)
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800467c:	4b18      	ldr	r3, [pc, #96]	; (80046e0 <HAL_GPIO_Init+0x304>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	43db      	mvns	r3, r3
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	4013      	ands	r3, r2
 800468a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d003      	beq.n	80046a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	4313      	orrs	r3, r2
 800469e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046a0:	4a0f      	ldr	r2, [pc, #60]	; (80046e0 <HAL_GPIO_Init+0x304>)
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	3301      	adds	r3, #1
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b0f      	cmp	r3, #15
 80046b0:	f67f aea2 	bls.w	80043f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	3724      	adds	r7, #36	; 0x24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	40023800 	.word	0x40023800
 80046c8:	40013800 	.word	0x40013800
 80046cc:	40020000 	.word	0x40020000
 80046d0:	40020400 	.word	0x40020400
 80046d4:	40020800 	.word	0x40020800
 80046d8:	40020c00 	.word	0x40020c00
 80046dc:	40021000 	.word	0x40021000
 80046e0:	40013c00 	.word	0x40013c00

080046e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	460b      	mov	r3, r1
 80046ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	691a      	ldr	r2, [r3, #16]
 80046f4:	887b      	ldrh	r3, [r7, #2]
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d002      	beq.n	8004702 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046fc:	2301      	movs	r3, #1
 80046fe:	73fb      	strb	r3, [r7, #15]
 8004700:	e001      	b.n	8004706 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004702:	2300      	movs	r3, #0
 8004704:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004706:	7bfb      	ldrb	r3, [r7, #15]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	807b      	strh	r3, [r7, #2]
 8004720:	4613      	mov	r3, r2
 8004722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004724:	787b      	ldrb	r3, [r7, #1]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800472a:	887a      	ldrh	r2, [r7, #2]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004730:	e003      	b.n	800473a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004732:	887b      	ldrh	r3, [r7, #2]
 8004734:	041a      	lsls	r2, r3, #16
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	619a      	str	r2, [r3, #24]
}
 800473a:	bf00      	nop
 800473c:	370c      	adds	r7, #12
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
	...

08004748 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004752:	4b08      	ldr	r3, [pc, #32]	; (8004774 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004754:	695a      	ldr	r2, [r3, #20]
 8004756:	88fb      	ldrh	r3, [r7, #6]
 8004758:	4013      	ands	r3, r2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d006      	beq.n	800476c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800475e:	4a05      	ldr	r2, [pc, #20]	; (8004774 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004760:	88fb      	ldrh	r3, [r7, #6]
 8004762:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004764:	88fb      	ldrh	r3, [r7, #6]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fc fff5 	bl	8001756 <HAL_GPIO_EXTI_Callback>
  }
}
 800476c:	bf00      	nop
 800476e:	3708      	adds	r7, #8
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	40013c00 	.word	0x40013c00

08004778 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e12b      	b.n	80049e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d106      	bne.n	80047a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7fc fca6 	bl	80010f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2224      	movs	r2, #36	; 0x24
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f022 0201 	bic.w	r2, r2, #1
 80047ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047dc:	f001 f896 	bl	800590c <HAL_RCC_GetPCLK1Freq>
 80047e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	4a81      	ldr	r2, [pc, #516]	; (80049ec <HAL_I2C_Init+0x274>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d807      	bhi.n	80047fc <HAL_I2C_Init+0x84>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4a80      	ldr	r2, [pc, #512]	; (80049f0 <HAL_I2C_Init+0x278>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	bf94      	ite	ls
 80047f4:	2301      	movls	r3, #1
 80047f6:	2300      	movhi	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e006      	b.n	800480a <HAL_I2C_Init+0x92>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	4a7d      	ldr	r2, [pc, #500]	; (80049f4 <HAL_I2C_Init+0x27c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	bf94      	ite	ls
 8004804:	2301      	movls	r3, #1
 8004806:	2300      	movhi	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e0e7      	b.n	80049e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	4a78      	ldr	r2, [pc, #480]	; (80049f8 <HAL_I2C_Init+0x280>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0c9b      	lsrs	r3, r3, #18
 800481c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	430a      	orrs	r2, r1
 8004830:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	4a6a      	ldr	r2, [pc, #424]	; (80049ec <HAL_I2C_Init+0x274>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d802      	bhi.n	800484c <HAL_I2C_Init+0xd4>
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	3301      	adds	r3, #1
 800484a:	e009      	b.n	8004860 <HAL_I2C_Init+0xe8>
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	4a69      	ldr	r2, [pc, #420]	; (80049fc <HAL_I2C_Init+0x284>)
 8004858:	fba2 2303 	umull	r2, r3, r2, r3
 800485c:	099b      	lsrs	r3, r3, #6
 800485e:	3301      	adds	r3, #1
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6812      	ldr	r2, [r2, #0]
 8004864:	430b      	orrs	r3, r1
 8004866:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004872:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	495c      	ldr	r1, [pc, #368]	; (80049ec <HAL_I2C_Init+0x274>)
 800487c:	428b      	cmp	r3, r1
 800487e:	d819      	bhi.n	80048b4 <HAL_I2C_Init+0x13c>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1e59      	subs	r1, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	005b      	lsls	r3, r3, #1
 800488a:	fbb1 f3f3 	udiv	r3, r1, r3
 800488e:	1c59      	adds	r1, r3, #1
 8004890:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004894:	400b      	ands	r3, r1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <HAL_I2C_Init+0x138>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	1e59      	subs	r1, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	005b      	lsls	r3, r3, #1
 80048a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80048a8:	3301      	adds	r3, #1
 80048aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ae:	e051      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 80048b0:	2304      	movs	r3, #4
 80048b2:	e04f      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d111      	bne.n	80048e0 <HAL_I2C_Init+0x168>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	1e58      	subs	r0, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6859      	ldr	r1, [r3, #4]
 80048c4:	460b      	mov	r3, r1
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	440b      	add	r3, r1
 80048ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ce:	3301      	adds	r3, #1
 80048d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	bf0c      	ite	eq
 80048d8:	2301      	moveq	r3, #1
 80048da:	2300      	movne	r3, #0
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	e012      	b.n	8004906 <HAL_I2C_Init+0x18e>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1e58      	subs	r0, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	0099      	lsls	r1, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f6:	3301      	adds	r3, #1
 80048f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	bf0c      	ite	eq
 8004900:	2301      	moveq	r3, #1
 8004902:	2300      	movne	r3, #0
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_I2C_Init+0x196>
 800490a:	2301      	movs	r3, #1
 800490c:	e022      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10e      	bne.n	8004934 <HAL_I2C_Init+0x1bc>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	1e58      	subs	r0, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6859      	ldr	r1, [r3, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	440b      	add	r3, r1
 8004924:	fbb0 f3f3 	udiv	r3, r0, r3
 8004928:	3301      	adds	r3, #1
 800492a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800492e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004932:	e00f      	b.n	8004954 <HAL_I2C_Init+0x1dc>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1e58      	subs	r0, r3, #1
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6859      	ldr	r1, [r3, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	0099      	lsls	r1, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	fbb0 f3f3 	udiv	r3, r0, r3
 800494a:	3301      	adds	r3, #1
 800494c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004950:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004954:	6879      	ldr	r1, [r7, #4]
 8004956:	6809      	ldr	r1, [r1, #0]
 8004958:	4313      	orrs	r3, r2
 800495a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	69da      	ldr	r2, [r3, #28]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	431a      	orrs	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004982:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6911      	ldr	r1, [r2, #16]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	68d2      	ldr	r2, [r2, #12]
 800498e:	4311      	orrs	r1, r2
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	430b      	orrs	r3, r1
 8004996:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	695a      	ldr	r2, [r3, #20]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2220      	movs	r2, #32
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	000186a0 	.word	0x000186a0
 80049f0:	001e847f 	.word	0x001e847f
 80049f4:	003d08ff 	.word	0x003d08ff
 80049f8:	431bde83 	.word	0x431bde83
 80049fc:	10624dd3 	.word	0x10624dd3

08004a00 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	4608      	mov	r0, r1
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4603      	mov	r3, r0
 8004a10:	817b      	strh	r3, [r7, #10]
 8004a12:	460b      	mov	r3, r1
 8004a14:	813b      	strh	r3, [r7, #8]
 8004a16:	4613      	mov	r3, r2
 8004a18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a1a:	f7fe faef 	bl	8002ffc <HAL_GetTick>
 8004a1e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	f040 80d9 	bne.w	8004be0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	2319      	movs	r3, #25
 8004a34:	2201      	movs	r2, #1
 8004a36:	496d      	ldr	r1, [pc, #436]	; (8004bec <HAL_I2C_Mem_Write+0x1ec>)
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 f971 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a44:	2302      	movs	r3, #2
 8004a46:	e0cc      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_I2C_Mem_Write+0x56>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e0c5      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0301 	and.w	r3, r3, #1
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d007      	beq.n	8004a7c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2221      	movs	r2, #33	; 0x21
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2240      	movs	r2, #64	; 0x40
 8004a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6a3a      	ldr	r2, [r7, #32]
 8004aa6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004aac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4a4d      	ldr	r2, [pc, #308]	; (8004bf0 <HAL_I2C_Mem_Write+0x1f0>)
 8004abc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004abe:	88f8      	ldrh	r0, [r7, #6]
 8004ac0:	893a      	ldrh	r2, [r7, #8]
 8004ac2:	8979      	ldrh	r1, [r7, #10]
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	9301      	str	r3, [sp, #4]
 8004ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	4603      	mov	r3, r0
 8004ace:	68f8      	ldr	r0, [r7, #12]
 8004ad0:	f000 f890 	bl	8004bf4 <I2C_RequestMemoryWrite>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d052      	beq.n	8004b80 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e081      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 f9f2 	bl	8004ecc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00d      	beq.n	8004b0a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d107      	bne.n	8004b06 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b04:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e06b      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	781a      	ldrb	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	1c5a      	adds	r2, r3, #1
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	3b01      	subs	r3, #1
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d11b      	bne.n	8004b80 <HAL_I2C_Mem_Write+0x180>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d017      	beq.n	8004b80 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b54:	781a      	ldrb	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b60:	1c5a      	adds	r2, r3, #1
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1aa      	bne.n	8004ade <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 f9de 	bl	8004f4e <I2C_WaitOnBTFFlagUntilTimeout>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00d      	beq.n	8004bb4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d107      	bne.n	8004bb0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e016      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e000      	b.n	8004be2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004be0:	2302      	movs	r3, #2
  }
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	00100002 	.word	0x00100002
 8004bf0:	ffff0000 	.word	0xffff0000

08004bf4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	4608      	mov	r0, r1
 8004bfe:	4611      	mov	r1, r2
 8004c00:	461a      	mov	r2, r3
 8004c02:	4603      	mov	r3, r0
 8004c04:	817b      	strh	r3, [r7, #10]
 8004c06:	460b      	mov	r3, r1
 8004c08:	813b      	strh	r3, [r7, #8]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c20:	9300      	str	r3, [sp, #0]
 8004c22:	6a3b      	ldr	r3, [r7, #32]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 f878 	bl	8004d20 <I2C_WaitOnFlagUntilTimeout>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00d      	beq.n	8004c52 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c44:	d103      	bne.n	8004c4e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e05f      	b.n	8004d12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c52:	897b      	ldrh	r3, [r7, #10]
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	461a      	mov	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c64:	6a3a      	ldr	r2, [r7, #32]
 8004c66:	492d      	ldr	r1, [pc, #180]	; (8004d1c <I2C_RequestMemoryWrite+0x128>)
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 f8b0 	bl	8004dce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e04c      	b.n	8004d12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c78:	2300      	movs	r3, #0
 8004c7a:	617b      	str	r3, [r7, #20]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c90:	6a39      	ldr	r1, [r7, #32]
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f000 f91a 	bl	8004ecc <I2C_WaitOnTXEFlagUntilTimeout>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00d      	beq.n	8004cba <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d107      	bne.n	8004cb6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e02b      	b.n	8004d12 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cba:	88fb      	ldrh	r3, [r7, #6]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d105      	bne.n	8004ccc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004cc0:	893b      	ldrh	r3, [r7, #8]
 8004cc2:	b2da      	uxtb	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	611a      	str	r2, [r3, #16]
 8004cca:	e021      	b.n	8004d10 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004ccc:	893b      	ldrh	r3, [r7, #8]
 8004cce:	0a1b      	lsrs	r3, r3, #8
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cdc:	6a39      	ldr	r1, [r7, #32]
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 f8f4 	bl	8004ecc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00d      	beq.n	8004d06 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cee:	2b04      	cmp	r3, #4
 8004cf0:	d107      	bne.n	8004d02 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e005      	b.n	8004d12 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d06:	893b      	ldrh	r3, [r7, #8]
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3718      	adds	r7, #24
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	00010002 	.word	0x00010002

08004d20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	603b      	str	r3, [r7, #0]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d30:	e025      	b.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d38:	d021      	beq.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3a:	f7fe f95f 	bl	8002ffc <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d302      	bcc.n	8004d50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d116      	bne.n	8004d7e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	f043 0220 	orr.w	r2, r3, #32
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e023      	b.n	8004dc6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	0c1b      	lsrs	r3, r3, #16
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d10d      	bne.n	8004da4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	43da      	mvns	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4013      	ands	r3, r2
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	bf0c      	ite	eq
 8004d9a:	2301      	moveq	r3, #1
 8004d9c:	2300      	movne	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	461a      	mov	r2, r3
 8004da2:	e00c      	b.n	8004dbe <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	43da      	mvns	r2, r3
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4013      	ands	r3, r2
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	bf0c      	ite	eq
 8004db6:	2301      	moveq	r3, #1
 8004db8:	2300      	movne	r3, #0
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	79fb      	ldrb	r3, [r7, #7]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d0b6      	beq.n	8004d32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}

08004dce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b084      	sub	sp, #16
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	607a      	str	r2, [r7, #4]
 8004dda:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ddc:	e051      	b.n	8004e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dec:	d123      	bne.n	8004e36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dfc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e06:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	f043 0204 	orr.w	r2, r3, #4
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e046      	b.n	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e3c:	d021      	beq.n	8004e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e3e:	f7fe f8dd 	bl	8002ffc <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d302      	bcc.n	8004e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d116      	bne.n	8004e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f043 0220 	orr.w	r2, r3, #32
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e020      	b.n	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	0c1b      	lsrs	r3, r3, #16
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d10c      	bne.n	8004ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	43da      	mvns	r2, r3
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4013      	ands	r3, r2
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	bf14      	ite	ne
 8004e9e:	2301      	movne	r3, #1
 8004ea0:	2300      	moveq	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	e00b      	b.n	8004ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	699b      	ldr	r3, [r3, #24]
 8004eac:	43da      	mvns	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	bf14      	ite	ne
 8004eb8:	2301      	movne	r3, #1
 8004eba:	2300      	moveq	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d18d      	bne.n	8004dde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ed8:	e02d      	b.n	8004f36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f878 	bl	8004fd0 <I2C_IsAcknowledgeFailed>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e02d      	b.n	8004f46 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef0:	d021      	beq.n	8004f36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ef2:	f7fe f883 	bl	8002ffc <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d302      	bcc.n	8004f08 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d116      	bne.n	8004f36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	f043 0220 	orr.w	r2, r3, #32
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e007      	b.n	8004f46 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f40:	2b80      	cmp	r3, #128	; 0x80
 8004f42:	d1ca      	bne.n	8004eda <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3710      	adds	r7, #16
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}

08004f4e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f4e:	b580      	push	{r7, lr}
 8004f50:	b084      	sub	sp, #16
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	60f8      	str	r0, [r7, #12]
 8004f56:	60b9      	str	r1, [r7, #8]
 8004f58:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f5a:	e02d      	b.n	8004fb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f000 f837 	bl	8004fd0 <I2C_IsAcknowledgeFailed>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e02d      	b.n	8004fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d021      	beq.n	8004fb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f74:	f7fe f842 	bl	8002ffc <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d302      	bcc.n	8004f8a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d116      	bne.n	8004fb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa4:	f043 0220 	orr.w	r2, r3, #32
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e007      	b.n	8004fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	f003 0304 	and.w	r3, r3, #4
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	d1ca      	bne.n	8004f5c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe6:	d11b      	bne.n	8005020 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ff0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500c:	f043 0204 	orr.w	r2, r3, #4
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e000      	b.n	8005022 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
	...

08005030 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e267      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d075      	beq.n	800513a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800504e:	4b88      	ldr	r3, [pc, #544]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b04      	cmp	r3, #4
 8005058:	d00c      	beq.n	8005074 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800505a:	4b85      	ldr	r3, [pc, #532]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005062:	2b08      	cmp	r3, #8
 8005064:	d112      	bne.n	800508c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005066:	4b82      	ldr	r3, [pc, #520]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800506e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005072:	d10b      	bne.n	800508c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005074:	4b7e      	ldr	r3, [pc, #504]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d05b      	beq.n	8005138 <HAL_RCC_OscConfig+0x108>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d157      	bne.n	8005138 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e242      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005094:	d106      	bne.n	80050a4 <HAL_RCC_OscConfig+0x74>
 8005096:	4b76      	ldr	r3, [pc, #472]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a75      	ldr	r2, [pc, #468]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e01d      	b.n	80050e0 <HAL_RCC_OscConfig+0xb0>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050ac:	d10c      	bne.n	80050c8 <HAL_RCC_OscConfig+0x98>
 80050ae:	4b70      	ldr	r3, [pc, #448]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a6f      	ldr	r2, [pc, #444]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	4b6d      	ldr	r3, [pc, #436]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a6c      	ldr	r2, [pc, #432]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	e00b      	b.n	80050e0 <HAL_RCC_OscConfig+0xb0>
 80050c8:	4b69      	ldr	r3, [pc, #420]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a68      	ldr	r2, [pc, #416]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	4b66      	ldr	r3, [pc, #408]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a65      	ldr	r2, [pc, #404]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80050da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d013      	beq.n	8005110 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e8:	f7fd ff88 	bl	8002ffc <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050f0:	f7fd ff84 	bl	8002ffc <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b64      	cmp	r3, #100	; 0x64
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e207      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005102:	4b5b      	ldr	r3, [pc, #364]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0f0      	beq.n	80050f0 <HAL_RCC_OscConfig+0xc0>
 800510e:	e014      	b.n	800513a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005110:	f7fd ff74 	bl	8002ffc <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005118:	f7fd ff70 	bl	8002ffc <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b64      	cmp	r3, #100	; 0x64
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e1f3      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800512a:	4b51      	ldr	r3, [pc, #324]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1f0      	bne.n	8005118 <HAL_RCC_OscConfig+0xe8>
 8005136:	e000      	b.n	800513a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d063      	beq.n	800520e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005146:	4b4a      	ldr	r3, [pc, #296]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 030c 	and.w	r3, r3, #12
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005152:	4b47      	ldr	r3, [pc, #284]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800515a:	2b08      	cmp	r3, #8
 800515c:	d11c      	bne.n	8005198 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800515e:	4b44      	ldr	r3, [pc, #272]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d116      	bne.n	8005198 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800516a:	4b41      	ldr	r3, [pc, #260]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <HAL_RCC_OscConfig+0x152>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d001      	beq.n	8005182 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e1c7      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005182:	4b3b      	ldr	r3, [pc, #236]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	4937      	ldr	r1, [pc, #220]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005192:	4313      	orrs	r3, r2
 8005194:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005196:	e03a      	b.n	800520e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d020      	beq.n	80051e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051a0:	4b34      	ldr	r3, [pc, #208]	; (8005274 <HAL_RCC_OscConfig+0x244>)
 80051a2:	2201      	movs	r2, #1
 80051a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a6:	f7fd ff29 	bl	8002ffc <HAL_GetTick>
 80051aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ac:	e008      	b.n	80051c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051ae:	f7fd ff25 	bl	8002ffc <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e1a8      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c0:	4b2b      	ldr	r3, [pc, #172]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0f0      	beq.n	80051ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051cc:	4b28      	ldr	r3, [pc, #160]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	4925      	ldr	r1, [pc, #148]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	600b      	str	r3, [r1, #0]
 80051e0:	e015      	b.n	800520e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051e2:	4b24      	ldr	r3, [pc, #144]	; (8005274 <HAL_RCC_OscConfig+0x244>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e8:	f7fd ff08 	bl	8002ffc <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051f0:	f7fd ff04 	bl	8002ffc <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e187      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005202:	4b1b      	ldr	r3, [pc, #108]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	2b00      	cmp	r3, #0
 8005218:	d036      	beq.n	8005288 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d016      	beq.n	8005250 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005222:	4b15      	ldr	r3, [pc, #84]	; (8005278 <HAL_RCC_OscConfig+0x248>)
 8005224:	2201      	movs	r2, #1
 8005226:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005228:	f7fd fee8 	bl	8002ffc <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005230:	f7fd fee4 	bl	8002ffc <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e167      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005242:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <HAL_RCC_OscConfig+0x240>)
 8005244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0f0      	beq.n	8005230 <HAL_RCC_OscConfig+0x200>
 800524e:	e01b      	b.n	8005288 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005250:	4b09      	ldr	r3, [pc, #36]	; (8005278 <HAL_RCC_OscConfig+0x248>)
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005256:	f7fd fed1 	bl	8002ffc <HAL_GetTick>
 800525a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800525c:	e00e      	b.n	800527c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800525e:	f7fd fecd 	bl	8002ffc <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d907      	bls.n	800527c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e150      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
 8005270:	40023800 	.word	0x40023800
 8005274:	42470000 	.word	0x42470000
 8005278:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800527c:	4b88      	ldr	r3, [pc, #544]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800527e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1ea      	bne.n	800525e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 8097 	beq.w	80053c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005296:	2300      	movs	r3, #0
 8005298:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800529a:	4b81      	ldr	r3, [pc, #516]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800529c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10f      	bne.n	80052c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a6:	2300      	movs	r3, #0
 80052a8:	60bb      	str	r3, [r7, #8]
 80052aa:	4b7d      	ldr	r3, [pc, #500]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	4a7c      	ldr	r2, [pc, #496]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80052b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052b4:	6413      	str	r3, [r2, #64]	; 0x40
 80052b6:	4b7a      	ldr	r3, [pc, #488]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052be:	60bb      	str	r3, [r7, #8]
 80052c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052c2:	2301      	movs	r3, #1
 80052c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c6:	4b77      	ldr	r3, [pc, #476]	; (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d118      	bne.n	8005304 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d2:	4b74      	ldr	r3, [pc, #464]	; (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a73      	ldr	r2, [pc, #460]	; (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052de:	f7fd fe8d 	bl	8002ffc <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	e008      	b.n	80052f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e6:	f7fd fe89 	bl	8002ffc <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e10c      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f8:	4b6a      	ldr	r3, [pc, #424]	; (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0f0      	beq.n	80052e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d106      	bne.n	800531a <HAL_RCC_OscConfig+0x2ea>
 800530c:	4b64      	ldr	r3, [pc, #400]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800530e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005310:	4a63      	ldr	r2, [pc, #396]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005312:	f043 0301 	orr.w	r3, r3, #1
 8005316:	6713      	str	r3, [r2, #112]	; 0x70
 8005318:	e01c      	b.n	8005354 <HAL_RCC_OscConfig+0x324>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	2b05      	cmp	r3, #5
 8005320:	d10c      	bne.n	800533c <HAL_RCC_OscConfig+0x30c>
 8005322:	4b5f      	ldr	r3, [pc, #380]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005326:	4a5e      	ldr	r2, [pc, #376]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005328:	f043 0304 	orr.w	r3, r3, #4
 800532c:	6713      	str	r3, [r2, #112]	; 0x70
 800532e:	4b5c      	ldr	r3, [pc, #368]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005332:	4a5b      	ldr	r2, [pc, #364]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	6713      	str	r3, [r2, #112]	; 0x70
 800533a:	e00b      	b.n	8005354 <HAL_RCC_OscConfig+0x324>
 800533c:	4b58      	ldr	r3, [pc, #352]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800533e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005340:	4a57      	ldr	r2, [pc, #348]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005342:	f023 0301 	bic.w	r3, r3, #1
 8005346:	6713      	str	r3, [r2, #112]	; 0x70
 8005348:	4b55      	ldr	r3, [pc, #340]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800534a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800534c:	4a54      	ldr	r2, [pc, #336]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800534e:	f023 0304 	bic.w	r3, r3, #4
 8005352:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d015      	beq.n	8005388 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800535c:	f7fd fe4e 	bl	8002ffc <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005362:	e00a      	b.n	800537a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005364:	f7fd fe4a 	bl	8002ffc <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005372:	4293      	cmp	r3, r2
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e0cb      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800537a:	4b49      	ldr	r3, [pc, #292]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d0ee      	beq.n	8005364 <HAL_RCC_OscConfig+0x334>
 8005386:	e014      	b.n	80053b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005388:	f7fd fe38 	bl	8002ffc <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800538e:	e00a      	b.n	80053a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005390:	f7fd fe34 	bl	8002ffc <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	f241 3288 	movw	r2, #5000	; 0x1388
 800539e:	4293      	cmp	r3, r2
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e0b5      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053a6:	4b3e      	ldr	r3, [pc, #248]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1ee      	bne.n	8005390 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053b2:	7dfb      	ldrb	r3, [r7, #23]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d105      	bne.n	80053c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053b8:	4b39      	ldr	r3, [pc, #228]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	4a38      	ldr	r2, [pc, #224]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 80a1 	beq.w	8005510 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ce:	4b34      	ldr	r3, [pc, #208]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 030c 	and.w	r3, r3, #12
 80053d6:	2b08      	cmp	r3, #8
 80053d8:	d05c      	beq.n	8005494 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d141      	bne.n	8005466 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053e2:	4b31      	ldr	r3, [pc, #196]	; (80054a8 <HAL_RCC_OscConfig+0x478>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e8:	f7fd fe08 	bl	8002ffc <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053f0:	f7fd fe04 	bl	8002ffc <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e087      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005402:	4b27      	ldr	r3, [pc, #156]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1f0      	bne.n	80053f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69da      	ldr	r2, [r3, #28]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	019b      	lsls	r3, r3, #6
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005424:	085b      	lsrs	r3, r3, #1
 8005426:	3b01      	subs	r3, #1
 8005428:	041b      	lsls	r3, r3, #16
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005430:	061b      	lsls	r3, r3, #24
 8005432:	491b      	ldr	r1, [pc, #108]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005434:	4313      	orrs	r3, r2
 8005436:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005438:	4b1b      	ldr	r3, [pc, #108]	; (80054a8 <HAL_RCC_OscConfig+0x478>)
 800543a:	2201      	movs	r2, #1
 800543c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543e:	f7fd fddd 	bl	8002ffc <HAL_GetTick>
 8005442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005444:	e008      	b.n	8005458 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005446:	f7fd fdd9 	bl	8002ffc <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e05c      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005458:	4b11      	ldr	r3, [pc, #68]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d0f0      	beq.n	8005446 <HAL_RCC_OscConfig+0x416>
 8005464:	e054      	b.n	8005510 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005466:	4b10      	ldr	r3, [pc, #64]	; (80054a8 <HAL_RCC_OscConfig+0x478>)
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800546c:	f7fd fdc6 	bl	8002ffc <HAL_GetTick>
 8005470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005472:	e008      	b.n	8005486 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005474:	f7fd fdc2 	bl	8002ffc <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e045      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005486:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f0      	bne.n	8005474 <HAL_RCC_OscConfig+0x444>
 8005492:	e03d      	b.n	8005510 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d107      	bne.n	80054ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e038      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
 80054a0:	40023800 	.word	0x40023800
 80054a4:	40007000 	.word	0x40007000
 80054a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054ac:	4b1b      	ldr	r3, [pc, #108]	; (800551c <HAL_RCC_OscConfig+0x4ec>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d028      	beq.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d121      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d11a      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80054dc:	4013      	ands	r3, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d111      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f2:	085b      	lsrs	r3, r3, #1
 80054f4:	3b01      	subs	r3, #1
 80054f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d107      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005506:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005508:	429a      	cmp	r2, r3
 800550a:	d001      	beq.n	8005510 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e000      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	40023800 	.word	0x40023800

08005520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e0cc      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005534:	4b68      	ldr	r3, [pc, #416]	; (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0307 	and.w	r3, r3, #7
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d90c      	bls.n	800555c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b65      	ldr	r3, [pc, #404]	; (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	b2d2      	uxtb	r2, r2
 8005548:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800554a:	4b63      	ldr	r3, [pc, #396]	; (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0307 	and.w	r3, r3, #7
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	429a      	cmp	r2, r3
 8005556:	d001      	beq.n	800555c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e0b8      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d020      	beq.n	80055aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b00      	cmp	r3, #0
 8005572:	d005      	beq.n	8005580 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005574:	4b59      	ldr	r3, [pc, #356]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	4a58      	ldr	r2, [pc, #352]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800557e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0308 	and.w	r3, r3, #8
 8005588:	2b00      	cmp	r3, #0
 800558a:	d005      	beq.n	8005598 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800558c:	4b53      	ldr	r3, [pc, #332]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	4a52      	ldr	r2, [pc, #328]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005592:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005596:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005598:	4b50      	ldr	r3, [pc, #320]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	494d      	ldr	r1, [pc, #308]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d044      	beq.n	8005640 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d107      	bne.n	80055ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055be:	4b47      	ldr	r3, [pc, #284]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d119      	bne.n	80055fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e07f      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d003      	beq.n	80055de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d107      	bne.n	80055ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055de:	4b3f      	ldr	r3, [pc, #252]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e06f      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ee:	4b3b      	ldr	r3, [pc, #236]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e067      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055fe:	4b37      	ldr	r3, [pc, #220]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f023 0203 	bic.w	r2, r3, #3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	4934      	ldr	r1, [pc, #208]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	4313      	orrs	r3, r2
 800560e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005610:	f7fd fcf4 	bl	8002ffc <HAL_GetTick>
 8005614:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005616:	e00a      	b.n	800562e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005618:	f7fd fcf0 	bl	8002ffc <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	f241 3288 	movw	r2, #5000	; 0x1388
 8005626:	4293      	cmp	r3, r2
 8005628:	d901      	bls.n	800562e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e04f      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800562e:	4b2b      	ldr	r3, [pc, #172]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 020c 	and.w	r2, r3, #12
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	429a      	cmp	r2, r3
 800563e:	d1eb      	bne.n	8005618 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005640:	4b25      	ldr	r3, [pc, #148]	; (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d20c      	bcs.n	8005668 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800564e:	4b22      	ldr	r3, [pc, #136]	; (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	b2d2      	uxtb	r2, r2
 8005654:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005656:	4b20      	ldr	r3, [pc, #128]	; (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	429a      	cmp	r2, r3
 8005662:	d001      	beq.n	8005668 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e032      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d008      	beq.n	8005686 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005674:	4b19      	ldr	r3, [pc, #100]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	4916      	ldr	r1, [pc, #88]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005682:	4313      	orrs	r3, r2
 8005684:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0308 	and.w	r3, r3, #8
 800568e:	2b00      	cmp	r3, #0
 8005690:	d009      	beq.n	80056a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005692:	4b12      	ldr	r3, [pc, #72]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	490e      	ldr	r1, [pc, #56]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056a6:	f000 f821 	bl	80056ec <HAL_RCC_GetSysClockFreq>
 80056aa:	4602      	mov	r2, r0
 80056ac:	4b0b      	ldr	r3, [pc, #44]	; (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	091b      	lsrs	r3, r3, #4
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	490a      	ldr	r1, [pc, #40]	; (80056e0 <HAL_RCC_ClockConfig+0x1c0>)
 80056b8:	5ccb      	ldrb	r3, [r1, r3]
 80056ba:	fa22 f303 	lsr.w	r3, r2, r3
 80056be:	4a09      	ldr	r2, [pc, #36]	; (80056e4 <HAL_RCC_ClockConfig+0x1c4>)
 80056c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80056c2:	4b09      	ldr	r3, [pc, #36]	; (80056e8 <HAL_RCC_ClockConfig+0x1c8>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7fd fc54 	bl	8002f74 <HAL_InitTick>

  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	40023c00 	.word	0x40023c00
 80056dc:	40023800 	.word	0x40023800
 80056e0:	08008254 	.word	0x08008254
 80056e4:	200000a8 	.word	0x200000a8
 80056e8:	200000ac 	.word	0x200000ac

080056ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056f0:	b094      	sub	sp, #80	; 0x50
 80056f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	647b      	str	r3, [r7, #68]	; 0x44
 80056f8:	2300      	movs	r3, #0
 80056fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056fc:	2300      	movs	r3, #0
 80056fe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005704:	4b79      	ldr	r3, [pc, #484]	; (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 030c 	and.w	r3, r3, #12
 800570c:	2b08      	cmp	r3, #8
 800570e:	d00d      	beq.n	800572c <HAL_RCC_GetSysClockFreq+0x40>
 8005710:	2b08      	cmp	r3, #8
 8005712:	f200 80e1 	bhi.w	80058d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005716:	2b00      	cmp	r3, #0
 8005718:	d002      	beq.n	8005720 <HAL_RCC_GetSysClockFreq+0x34>
 800571a:	2b04      	cmp	r3, #4
 800571c:	d003      	beq.n	8005726 <HAL_RCC_GetSysClockFreq+0x3a>
 800571e:	e0db      	b.n	80058d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005720:	4b73      	ldr	r3, [pc, #460]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005722:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005724:	e0db      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005726:	4b72      	ldr	r3, [pc, #456]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005728:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800572a:	e0d8      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800572c:	4b6f      	ldr	r3, [pc, #444]	; (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005734:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005736:	4b6d      	ldr	r3, [pc, #436]	; (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d063      	beq.n	800580a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005742:	4b6a      	ldr	r3, [pc, #424]	; (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	099b      	lsrs	r3, r3, #6
 8005748:	2200      	movs	r2, #0
 800574a:	63bb      	str	r3, [r7, #56]	; 0x38
 800574c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800574e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005754:	633b      	str	r3, [r7, #48]	; 0x30
 8005756:	2300      	movs	r3, #0
 8005758:	637b      	str	r3, [r7, #52]	; 0x34
 800575a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800575e:	4622      	mov	r2, r4
 8005760:	462b      	mov	r3, r5
 8005762:	f04f 0000 	mov.w	r0, #0
 8005766:	f04f 0100 	mov.w	r1, #0
 800576a:	0159      	lsls	r1, r3, #5
 800576c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005770:	0150      	lsls	r0, r2, #5
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4621      	mov	r1, r4
 8005778:	1a51      	subs	r1, r2, r1
 800577a:	6139      	str	r1, [r7, #16]
 800577c:	4629      	mov	r1, r5
 800577e:	eb63 0301 	sbc.w	r3, r3, r1
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005790:	4659      	mov	r1, fp
 8005792:	018b      	lsls	r3, r1, #6
 8005794:	4651      	mov	r1, sl
 8005796:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800579a:	4651      	mov	r1, sl
 800579c:	018a      	lsls	r2, r1, #6
 800579e:	4651      	mov	r1, sl
 80057a0:	ebb2 0801 	subs.w	r8, r2, r1
 80057a4:	4659      	mov	r1, fp
 80057a6:	eb63 0901 	sbc.w	r9, r3, r1
 80057aa:	f04f 0200 	mov.w	r2, #0
 80057ae:	f04f 0300 	mov.w	r3, #0
 80057b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057be:	4690      	mov	r8, r2
 80057c0:	4699      	mov	r9, r3
 80057c2:	4623      	mov	r3, r4
 80057c4:	eb18 0303 	adds.w	r3, r8, r3
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	462b      	mov	r3, r5
 80057cc:	eb49 0303 	adc.w	r3, r9, r3
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	f04f 0200 	mov.w	r2, #0
 80057d6:	f04f 0300 	mov.w	r3, #0
 80057da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057de:	4629      	mov	r1, r5
 80057e0:	028b      	lsls	r3, r1, #10
 80057e2:	4621      	mov	r1, r4
 80057e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057e8:	4621      	mov	r1, r4
 80057ea:	028a      	lsls	r2, r1, #10
 80057ec:	4610      	mov	r0, r2
 80057ee:	4619      	mov	r1, r3
 80057f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057f2:	2200      	movs	r2, #0
 80057f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80057f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80057fc:	f7fa fd48 	bl	8000290 <__aeabi_uldivmod>
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4613      	mov	r3, r2
 8005806:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005808:	e058      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800580a:	4b38      	ldr	r3, [pc, #224]	; (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	099b      	lsrs	r3, r3, #6
 8005810:	2200      	movs	r2, #0
 8005812:	4618      	mov	r0, r3
 8005814:	4611      	mov	r1, r2
 8005816:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800581a:	623b      	str	r3, [r7, #32]
 800581c:	2300      	movs	r3, #0
 800581e:	627b      	str	r3, [r7, #36]	; 0x24
 8005820:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005824:	4642      	mov	r2, r8
 8005826:	464b      	mov	r3, r9
 8005828:	f04f 0000 	mov.w	r0, #0
 800582c:	f04f 0100 	mov.w	r1, #0
 8005830:	0159      	lsls	r1, r3, #5
 8005832:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005836:	0150      	lsls	r0, r2, #5
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	4641      	mov	r1, r8
 800583e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005842:	4649      	mov	r1, r9
 8005844:	eb63 0b01 	sbc.w	fp, r3, r1
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	f04f 0300 	mov.w	r3, #0
 8005850:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005854:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005858:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800585c:	ebb2 040a 	subs.w	r4, r2, sl
 8005860:	eb63 050b 	sbc.w	r5, r3, fp
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	00eb      	lsls	r3, r5, #3
 800586e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005872:	00e2      	lsls	r2, r4, #3
 8005874:	4614      	mov	r4, r2
 8005876:	461d      	mov	r5, r3
 8005878:	4643      	mov	r3, r8
 800587a:	18e3      	adds	r3, r4, r3
 800587c:	603b      	str	r3, [r7, #0]
 800587e:	464b      	mov	r3, r9
 8005880:	eb45 0303 	adc.w	r3, r5, r3
 8005884:	607b      	str	r3, [r7, #4]
 8005886:	f04f 0200 	mov.w	r2, #0
 800588a:	f04f 0300 	mov.w	r3, #0
 800588e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005892:	4629      	mov	r1, r5
 8005894:	028b      	lsls	r3, r1, #10
 8005896:	4621      	mov	r1, r4
 8005898:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800589c:	4621      	mov	r1, r4
 800589e:	028a      	lsls	r2, r1, #10
 80058a0:	4610      	mov	r0, r2
 80058a2:	4619      	mov	r1, r3
 80058a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058a6:	2200      	movs	r2, #0
 80058a8:	61bb      	str	r3, [r7, #24]
 80058aa:	61fa      	str	r2, [r7, #28]
 80058ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058b0:	f7fa fcee 	bl	8000290 <__aeabi_uldivmod>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4613      	mov	r3, r2
 80058ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058bc:	4b0b      	ldr	r3, [pc, #44]	; (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	3301      	adds	r3, #1
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80058cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80058ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058d6:	e002      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058d8:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80058da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3750      	adds	r7, #80	; 0x50
 80058e4:	46bd      	mov	sp, r7
 80058e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ea:	bf00      	nop
 80058ec:	40023800 	.word	0x40023800
 80058f0:	00f42400 	.word	0x00f42400

080058f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058f8:	4b03      	ldr	r3, [pc, #12]	; (8005908 <HAL_RCC_GetHCLKFreq+0x14>)
 80058fa:	681b      	ldr	r3, [r3, #0]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	200000a8 	.word	0x200000a8

0800590c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005910:	f7ff fff0 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 8005914:	4602      	mov	r2, r0
 8005916:	4b05      	ldr	r3, [pc, #20]	; (800592c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	0a9b      	lsrs	r3, r3, #10
 800591c:	f003 0307 	and.w	r3, r3, #7
 8005920:	4903      	ldr	r1, [pc, #12]	; (8005930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005922:	5ccb      	ldrb	r3, [r1, r3]
 8005924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005928:	4618      	mov	r0, r3
 800592a:	bd80      	pop	{r7, pc}
 800592c:	40023800 	.word	0x40023800
 8005930:	08008264 	.word	0x08008264

08005934 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d101      	bne.n	8005946 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e07b      	b.n	8005a3e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594a:	2b00      	cmp	r3, #0
 800594c:	d108      	bne.n	8005960 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005956:	d009      	beq.n	800596c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	61da      	str	r2, [r3, #28]
 800595e:	e005      	b.n	800596c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2200      	movs	r2, #0
 8005970:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005978:	b2db      	uxtb	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d106      	bne.n	800598c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f7fc fdf0 	bl	800256c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80059b4:	431a      	orrs	r2, r3
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059be:	431a      	orrs	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	431a      	orrs	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	f003 0301 	and.w	r3, r3, #1
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059dc:	431a      	orrs	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f0:	ea42 0103 	orr.w	r1, r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	0c1b      	lsrs	r3, r3, #16
 8005a0a:	f003 0104 	and.w	r1, r3, #4
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	f003 0210 	and.w	r2, r3, #16
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	69da      	ldr	r2, [r3, #28]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b088      	sub	sp, #32
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	60f8      	str	r0, [r7, #12]
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	603b      	str	r3, [r7, #0]
 8005a52:	4613      	mov	r3, r2
 8005a54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_SPI_Transmit+0x22>
 8005a64:	2302      	movs	r3, #2
 8005a66:	e126      	b.n	8005cb6 <HAL_SPI_Transmit+0x270>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a70:	f7fd fac4 	bl	8002ffc <HAL_GetTick>
 8005a74:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a76:	88fb      	ldrh	r3, [r7, #6]
 8005a78:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d002      	beq.n	8005a8c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a86:	2302      	movs	r3, #2
 8005a88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a8a:	e10b      	b.n	8005ca4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d002      	beq.n	8005a98 <HAL_SPI_Transmit+0x52>
 8005a92:	88fb      	ldrh	r3, [r7, #6]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d102      	bne.n	8005a9e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a9c:	e102      	b.n	8005ca4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2203      	movs	r2, #3
 8005aa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	88fa      	ldrh	r2, [r7, #6]
 8005ab6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae4:	d10f      	bne.n	8005b06 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005af4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b04:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b10:	2b40      	cmp	r3, #64	; 0x40
 8005b12:	d007      	beq.n	8005b24 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b2c:	d14b      	bne.n	8005bc6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d002      	beq.n	8005b3c <HAL_SPI_Transmit+0xf6>
 8005b36:	8afb      	ldrh	r3, [r7, #22]
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d13e      	bne.n	8005bba <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b40:	881a      	ldrh	r2, [r3, #0]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4c:	1c9a      	adds	r2, r3, #2
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	b29a      	uxth	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b60:	e02b      	b.n	8005bba <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 0302 	and.w	r3, r3, #2
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d112      	bne.n	8005b96 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b74:	881a      	ldrh	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b80:	1c9a      	adds	r2, r3, #2
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	b29a      	uxth	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b94:	e011      	b.n	8005bba <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b96:	f7fd fa31 	bl	8002ffc <HAL_GetTick>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	1ad3      	subs	r3, r2, r3
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d803      	bhi.n	8005bae <HAL_SPI_Transmit+0x168>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bac:	d102      	bne.n	8005bb4 <HAL_SPI_Transmit+0x16e>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d102      	bne.n	8005bba <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005bb8:	e074      	b.n	8005ca4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1ce      	bne.n	8005b62 <HAL_SPI_Transmit+0x11c>
 8005bc4:	e04c      	b.n	8005c60 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <HAL_SPI_Transmit+0x18e>
 8005bce:	8afb      	ldrh	r3, [r7, #22]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d140      	bne.n	8005c56 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	330c      	adds	r3, #12
 8005bde:	7812      	ldrb	r2, [r2, #0]
 8005be0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005bfa:	e02c      	b.n	8005c56 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d113      	bne.n	8005c32 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	330c      	adds	r3, #12
 8005c14:	7812      	ldrb	r2, [r2, #0]
 8005c16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c26:	b29b      	uxth	r3, r3
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c30:	e011      	b.n	8005c56 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c32:	f7fd f9e3 	bl	8002ffc <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	683a      	ldr	r2, [r7, #0]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d803      	bhi.n	8005c4a <HAL_SPI_Transmit+0x204>
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c48:	d102      	bne.n	8005c50 <HAL_SPI_Transmit+0x20a>
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d102      	bne.n	8005c56 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c54:	e026      	b.n	8005ca4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d1cd      	bne.n	8005bfc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	6839      	ldr	r1, [r7, #0]
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 fcdd 	bl	8006624 <SPI_EndRxTxTransaction>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2220      	movs	r2, #32
 8005c74:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10a      	bne.n	8005c94 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c7e:	2300      	movs	r3, #0
 8005c80:	613b      	str	r3, [r7, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	613b      	str	r3, [r7, #16]
 8005c92:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d002      	beq.n	8005ca2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	77fb      	strb	r3, [r7, #31]
 8005ca0:	e000      	b.n	8005ca4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005ca2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005cb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3720      	adds	r7, #32
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b088      	sub	sp, #32
 8005cc2:	af02      	add	r7, sp, #8
 8005cc4:	60f8      	str	r0, [r7, #12]
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	603b      	str	r3, [r7, #0]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cda:	d112      	bne.n	8005d02 <HAL_SPI_Receive+0x44>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10e      	bne.n	8005d02 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2204      	movs	r2, #4
 8005ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005cec:	88fa      	ldrh	r2, [r7, #6]
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	68b9      	ldr	r1, [r7, #8]
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 f8f1 	bl	8005ee0 <HAL_SPI_TransmitReceive>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	e0ea      	b.n	8005ed8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d101      	bne.n	8005d10 <HAL_SPI_Receive+0x52>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e0e3      	b.n	8005ed8 <HAL_SPI_Receive+0x21a>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d18:	f7fd f970 	bl	8002ffc <HAL_GetTick>
 8005d1c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d002      	beq.n	8005d30 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005d2a:	2302      	movs	r3, #2
 8005d2c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d2e:	e0ca      	b.n	8005ec6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d002      	beq.n	8005d3c <HAL_SPI_Receive+0x7e>
 8005d36:	88fb      	ldrh	r3, [r7, #6]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d102      	bne.n	8005d42 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005d40:	e0c1      	b.n	8005ec6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2204      	movs	r2, #4
 8005d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	88fa      	ldrh	r2, [r7, #6]
 8005d5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	88fa      	ldrh	r2, [r7, #6]
 8005d60:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2200      	movs	r2, #0
 8005d78:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d88:	d10f      	bne.n	8005daa <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005da8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db4:	2b40      	cmp	r3, #64	; 0x40
 8005db6:	d007      	beq.n	8005dc8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dc6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d162      	bne.n	8005e96 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005dd0:	e02e      	b.n	8005e30 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d115      	bne.n	8005e0c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f103 020c 	add.w	r2, r3, #12
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dec:	7812      	ldrb	r2, [r2, #0]
 8005dee:	b2d2      	uxtb	r2, r2
 8005df0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df6:	1c5a      	adds	r2, r3, #1
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e0a:	e011      	b.n	8005e30 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e0c:	f7fd f8f6 	bl	8002ffc <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d803      	bhi.n	8005e24 <HAL_SPI_Receive+0x166>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e22:	d102      	bne.n	8005e2a <HAL_SPI_Receive+0x16c>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d102      	bne.n	8005e30 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005e2e:	e04a      	b.n	8005ec6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1cb      	bne.n	8005dd2 <HAL_SPI_Receive+0x114>
 8005e3a:	e031      	b.n	8005ea0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d113      	bne.n	8005e72 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e54:	b292      	uxth	r2, r2
 8005e56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5c:	1c9a      	adds	r2, r3, #2
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	b29a      	uxth	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e70:	e011      	b.n	8005e96 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e72:	f7fd f8c3 	bl	8002ffc <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	683a      	ldr	r2, [r7, #0]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d803      	bhi.n	8005e8a <HAL_SPI_Receive+0x1cc>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e88:	d102      	bne.n	8005e90 <HAL_SPI_Receive+0x1d2>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d102      	bne.n	8005e96 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005e94:	e017      	b.n	8005ec6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1cd      	bne.n	8005e3c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	6839      	ldr	r1, [r7, #0]
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f000 fb57 	bl	8006558 <SPI_EndRxTransaction>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	75fb      	strb	r3, [r7, #23]
 8005ec2:	e000      	b.n	8005ec6 <HAL_SPI_Receive+0x208>
  }

error :
 8005ec4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3718      	adds	r7, #24
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08c      	sub	sp, #48	; 0x30
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
 8005eec:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d101      	bne.n	8005f06 <HAL_SPI_TransmitReceive+0x26>
 8005f02:	2302      	movs	r3, #2
 8005f04:	e18a      	b.n	800621c <HAL_SPI_TransmitReceive+0x33c>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f0e:	f7fd f875 	bl	8002ffc <HAL_GetTick>
 8005f12:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005f24:	887b      	ldrh	r3, [r7, #2]
 8005f26:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d00f      	beq.n	8005f50 <HAL_SPI_TransmitReceive+0x70>
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f36:	d107      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d103      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x68>
 8005f40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f44:	2b04      	cmp	r3, #4
 8005f46:	d003      	beq.n	8005f50 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005f48:	2302      	movs	r3, #2
 8005f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005f4e:	e15b      	b.n	8006208 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d005      	beq.n	8005f62 <HAL_SPI_TransmitReceive+0x82>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d002      	beq.n	8005f62 <HAL_SPI_TransmitReceive+0x82>
 8005f5c:	887b      	ldrh	r3, [r7, #2]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d103      	bne.n	8005f6a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005f68:	e14e      	b.n	8006208 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b04      	cmp	r3, #4
 8005f74:	d003      	beq.n	8005f7e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2205      	movs	r2, #5
 8005f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2200      	movs	r2, #0
 8005f82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	887a      	ldrh	r2, [r7, #2]
 8005f8e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	887a      	ldrh	r2, [r7, #2]
 8005f94:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	887a      	ldrh	r2, [r7, #2]
 8005fa0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	887a      	ldrh	r2, [r7, #2]
 8005fa6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fbe:	2b40      	cmp	r3, #64	; 0x40
 8005fc0:	d007      	beq.n	8005fd2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fd0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fda:	d178      	bne.n	80060ce <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <HAL_SPI_TransmitReceive+0x10a>
 8005fe4:	8b7b      	ldrh	r3, [r7, #26]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d166      	bne.n	80060b8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fee:	881a      	ldrh	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffa:	1c9a      	adds	r2, r3, #2
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006004:	b29b      	uxth	r3, r3
 8006006:	3b01      	subs	r3, #1
 8006008:	b29a      	uxth	r2, r3
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800600e:	e053      	b.n	80060b8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	2b02      	cmp	r3, #2
 800601c:	d11b      	bne.n	8006056 <HAL_SPI_TransmitReceive+0x176>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006022:	b29b      	uxth	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d016      	beq.n	8006056 <HAL_SPI_TransmitReceive+0x176>
 8006028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602a:	2b01      	cmp	r3, #1
 800602c:	d113      	bne.n	8006056 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006032:	881a      	ldrh	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603e:	1c9a      	adds	r2, r3, #2
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006048:	b29b      	uxth	r3, r3
 800604a:	3b01      	subs	r3, #1
 800604c:	b29a      	uxth	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006052:	2300      	movs	r3, #0
 8006054:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b01      	cmp	r3, #1
 8006062:	d119      	bne.n	8006098 <HAL_SPI_TransmitReceive+0x1b8>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006068:	b29b      	uxth	r3, r3
 800606a:	2b00      	cmp	r3, #0
 800606c:	d014      	beq.n	8006098 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68da      	ldr	r2, [r3, #12]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006078:	b292      	uxth	r2, r2
 800607a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	1c9a      	adds	r2, r3, #2
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800608a:	b29b      	uxth	r3, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006094:	2301      	movs	r3, #1
 8006096:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006098:	f7fc ffb0 	bl	8002ffc <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d807      	bhi.n	80060b8 <HAL_SPI_TransmitReceive+0x1d8>
 80060a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ae:	d003      	beq.n	80060b8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80060b6:	e0a7      	b.n	8006208 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060bc:	b29b      	uxth	r3, r3
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1a6      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x130>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1a1      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x130>
 80060cc:	e07c      	b.n	80061c8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d002      	beq.n	80060dc <HAL_SPI_TransmitReceive+0x1fc>
 80060d6:	8b7b      	ldrh	r3, [r7, #26]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d16b      	bne.n	80061b4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	330c      	adds	r3, #12
 80060e6:	7812      	ldrb	r2, [r2, #0]
 80060e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	3b01      	subs	r3, #1
 80060fc:	b29a      	uxth	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006102:	e057      	b.n	80061b4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b02      	cmp	r3, #2
 8006110:	d11c      	bne.n	800614c <HAL_SPI_TransmitReceive+0x26c>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006116:	b29b      	uxth	r3, r3
 8006118:	2b00      	cmp	r3, #0
 800611a:	d017      	beq.n	800614c <HAL_SPI_TransmitReceive+0x26c>
 800611c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800611e:	2b01      	cmp	r3, #1
 8006120:	d114      	bne.n	800614c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	330c      	adds	r3, #12
 800612c:	7812      	ldrb	r2, [r2, #0]
 800612e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800613e:	b29b      	uxth	r3, r3
 8006140:	3b01      	subs	r3, #1
 8006142:	b29a      	uxth	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f003 0301 	and.w	r3, r3, #1
 8006156:	2b01      	cmp	r3, #1
 8006158:	d119      	bne.n	800618e <HAL_SPI_TransmitReceive+0x2ae>
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800615e:	b29b      	uxth	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d014      	beq.n	800618e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006176:	1c5a      	adds	r2, r3, #1
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006180:	b29b      	uxth	r3, r3
 8006182:	3b01      	subs	r3, #1
 8006184:	b29a      	uxth	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800618a:	2301      	movs	r3, #1
 800618c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800618e:	f7fc ff35 	bl	8002ffc <HAL_GetTick>
 8006192:	4602      	mov	r2, r0
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800619a:	429a      	cmp	r2, r3
 800619c:	d803      	bhi.n	80061a6 <HAL_SPI_TransmitReceive+0x2c6>
 800619e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a4:	d102      	bne.n	80061ac <HAL_SPI_TransmitReceive+0x2cc>
 80061a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d103      	bne.n	80061b4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80061ac:	2303      	movs	r3, #3
 80061ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80061b2:	e029      	b.n	8006208 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d1a2      	bne.n	8006104 <HAL_SPI_TransmitReceive+0x224>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d19d      	bne.n	8006104 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 fa29 	bl	8006624 <SPI_EndRxTxTransaction>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d006      	beq.n	80061e6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2220      	movs	r2, #32
 80061e2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80061e4:	e010      	b.n	8006208 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10b      	bne.n	8006206 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061ee:	2300      	movs	r3, #0
 80061f0:	617b      	str	r3, [r7, #20]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	617b      	str	r3, [r7, #20]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	617b      	str	r3, [r7, #20]
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	e000      	b.n	8006208 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006206:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006218:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800621c:	4618      	mov	r0, r3
 800621e:	3730      	adds	r7, #48	; 0x30
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b088      	sub	sp, #32
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10e      	bne.n	8006264 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800624c:	2b00      	cmp	r3, #0
 800624e:	d009      	beq.n	8006264 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006256:	2b00      	cmp	r3, #0
 8006258:	d004      	beq.n	8006264 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	4798      	blx	r3
    return;
 8006262:	e0ce      	b.n	8006402 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d009      	beq.n	8006282 <HAL_SPI_IRQHandler+0x5e>
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006274:	2b00      	cmp	r3, #0
 8006276:	d004      	beq.n	8006282 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	4798      	blx	r3
    return;
 8006280:	e0bf      	b.n	8006402 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	f003 0320 	and.w	r3, r3, #32
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10a      	bne.n	80062a2 <HAL_SPI_IRQHandler+0x7e>
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006292:	2b00      	cmp	r3, #0
 8006294:	d105      	bne.n	80062a2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629c:	2b00      	cmp	r3, #0
 800629e:	f000 80b0 	beq.w	8006402 <HAL_SPI_IRQHandler+0x1de>
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 80aa 	beq.w	8006402 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d023      	beq.n	8006300 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	2b03      	cmp	r3, #3
 80062c2:	d011      	beq.n	80062e8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c8:	f043 0204 	orr.w	r2, r3, #4
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062d0:	2300      	movs	r3, #0
 80062d2:	617b      	str	r3, [r7, #20]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	617b      	str	r3, [r7, #20]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	617b      	str	r3, [r7, #20]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	e00b      	b.n	8006300 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062e8:	2300      	movs	r3, #0
 80062ea:	613b      	str	r3, [r7, #16]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	613b      	str	r3, [r7, #16]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	613b      	str	r3, [r7, #16]
 80062fc:	693b      	ldr	r3, [r7, #16]
        return;
 80062fe:	e080      	b.n	8006402 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b00      	cmp	r3, #0
 8006308:	d014      	beq.n	8006334 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800630e:	f043 0201 	orr.w	r2, r3, #1
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006316:	2300      	movs	r3, #0
 8006318:	60fb      	str	r3, [r7, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	60fb      	str	r3, [r7, #12]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006330:	601a      	str	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800633a:	2b00      	cmp	r3, #0
 800633c:	d00c      	beq.n	8006358 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006342:	f043 0208 	orr.w	r2, r3, #8
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800634a:	2300      	movs	r3, #0
 800634c:	60bb      	str	r3, [r7, #8]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	60bb      	str	r3, [r7, #8]
 8006356:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800635c:	2b00      	cmp	r3, #0
 800635e:	d04f      	beq.n	8006400 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800636e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d104      	bne.n	800638c <HAL_SPI_IRQHandler+0x168>
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b00      	cmp	r3, #0
 800638a:	d034      	beq.n	80063f6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0203 	bic.w	r2, r2, #3
 800639a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d011      	beq.n	80063c8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063a8:	4a17      	ldr	r2, [pc, #92]	; (8006408 <HAL_SPI_IRQHandler+0x1e4>)
 80063aa:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7fd fd87 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d005      	beq.n	80063c8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d016      	beq.n	80063fe <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063d4:	4a0c      	ldr	r2, [pc, #48]	; (8006408 <HAL_SPI_IRQHandler+0x1e4>)
 80063d6:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063dc:	4618      	mov	r0, r3
 80063de:	f7fd fd71 	bl	8003ec4 <HAL_DMA_Abort_IT>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00a      	beq.n	80063fe <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80063f4:	e003      	b.n	80063fe <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f808 	bl	800640c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80063fc:	e000      	b.n	8006400 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80063fe:	bf00      	nop
    return;
 8006400:	bf00      	nop
  }
}
 8006402:	3720      	adds	r7, #32
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	08006421 	.word	0x08006421

0800640c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800642c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800643a:	68f8      	ldr	r0, [r7, #12]
 800643c:	f7ff ffe6 	bl	800640c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006440:	bf00      	nop
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b088      	sub	sp, #32
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	603b      	str	r3, [r7, #0]
 8006454:	4613      	mov	r3, r2
 8006456:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006458:	f7fc fdd0 	bl	8002ffc <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006460:	1a9b      	subs	r3, r3, r2
 8006462:	683a      	ldr	r2, [r7, #0]
 8006464:	4413      	add	r3, r2
 8006466:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006468:	f7fc fdc8 	bl	8002ffc <HAL_GetTick>
 800646c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800646e:	4b39      	ldr	r3, [pc, #228]	; (8006554 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	015b      	lsls	r3, r3, #5
 8006474:	0d1b      	lsrs	r3, r3, #20
 8006476:	69fa      	ldr	r2, [r7, #28]
 8006478:	fb02 f303 	mul.w	r3, r2, r3
 800647c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800647e:	e054      	b.n	800652a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006486:	d050      	beq.n	800652a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006488:	f7fc fdb8 	bl	8002ffc <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	69fa      	ldr	r2, [r7, #28]
 8006494:	429a      	cmp	r2, r3
 8006496:	d902      	bls.n	800649e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d13d      	bne.n	800651a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	685a      	ldr	r2, [r3, #4]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064b6:	d111      	bne.n	80064dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064c0:	d004      	beq.n	80064cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ca:	d107      	bne.n	80064dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064e4:	d10f      	bne.n	8006506 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006504:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e017      	b.n	800654a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006520:	2300      	movs	r3, #0
 8006522:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	3b01      	subs	r3, #1
 8006528:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	689a      	ldr	r2, [r3, #8]
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	4013      	ands	r3, r2
 8006534:	68ba      	ldr	r2, [r7, #8]
 8006536:	429a      	cmp	r2, r3
 8006538:	bf0c      	ite	eq
 800653a:	2301      	moveq	r3, #1
 800653c:	2300      	movne	r3, #0
 800653e:	b2db      	uxtb	r3, r3
 8006540:	461a      	mov	r2, r3
 8006542:	79fb      	ldrb	r3, [r7, #7]
 8006544:	429a      	cmp	r2, r3
 8006546:	d19b      	bne.n	8006480 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3720      	adds	r7, #32
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	200000a8 	.word	0x200000a8

08006558 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b086      	sub	sp, #24
 800655c:	af02      	add	r7, sp, #8
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800656c:	d111      	bne.n	8006592 <SPI_EndRxTransaction+0x3a>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006576:	d004      	beq.n	8006582 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006580:	d107      	bne.n	8006592 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006590:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800659a:	d12a      	bne.n	80065f2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065a4:	d012      	beq.n	80065cc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	2200      	movs	r2, #0
 80065ae:	2180      	movs	r1, #128	; 0x80
 80065b0:	68f8      	ldr	r0, [r7, #12]
 80065b2:	f7ff ff49 	bl	8006448 <SPI_WaitFlagStateUntilTimeout>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d02d      	beq.n	8006618 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065c0:	f043 0220 	orr.w	r2, r3, #32
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e026      	b.n	800661a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	9300      	str	r3, [sp, #0]
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	2200      	movs	r2, #0
 80065d4:	2101      	movs	r1, #1
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f7ff ff36 	bl	8006448 <SPI_WaitFlagStateUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d01a      	beq.n	8006618 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065e6:	f043 0220 	orr.w	r2, r3, #32
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e013      	b.n	800661a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	9300      	str	r3, [sp, #0]
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2200      	movs	r2, #0
 80065fa:	2101      	movs	r1, #1
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f7ff ff23 	bl	8006448 <SPI_WaitFlagStateUntilTimeout>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d007      	beq.n	8006618 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660c:	f043 0220 	orr.w	r2, r3, #32
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e000      	b.n	800661a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3710      	adds	r7, #16
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
	...

08006624 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b088      	sub	sp, #32
 8006628:	af02      	add	r7, sp, #8
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006630:	4b1b      	ldr	r3, [pc, #108]	; (80066a0 <SPI_EndRxTxTransaction+0x7c>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a1b      	ldr	r2, [pc, #108]	; (80066a4 <SPI_EndRxTxTransaction+0x80>)
 8006636:	fba2 2303 	umull	r2, r3, r2, r3
 800663a:	0d5b      	lsrs	r3, r3, #21
 800663c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006640:	fb02 f303 	mul.w	r3, r2, r3
 8006644:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800664e:	d112      	bne.n	8006676 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	9300      	str	r3, [sp, #0]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	2200      	movs	r2, #0
 8006658:	2180      	movs	r1, #128	; 0x80
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f7ff fef4 	bl	8006448 <SPI_WaitFlagStateUntilTimeout>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d016      	beq.n	8006694 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800666a:	f043 0220 	orr.w	r2, r3, #32
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e00f      	b.n	8006696 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00a      	beq.n	8006692 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	3b01      	subs	r3, #1
 8006680:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800668c:	2b80      	cmp	r3, #128	; 0x80
 800668e:	d0f2      	beq.n	8006676 <SPI_EndRxTxTransaction+0x52>
 8006690:	e000      	b.n	8006694 <SPI_EndRxTxTransaction+0x70>
        break;
 8006692:	bf00      	nop
  }

  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3718      	adds	r7, #24
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	200000a8 	.word	0x200000a8
 80066a4:	165e9f81 	.word	0x165e9f81

080066a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d101      	bne.n	80066ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e041      	b.n	800673e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d106      	bne.n	80066d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7fc fbdc 	bl	8002e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2202      	movs	r2, #2
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	3304      	adds	r3, #4
 80066e4:	4619      	mov	r1, r3
 80066e6:	4610      	mov	r0, r2
 80066e8:	f000 faf6 	bl	8006cd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3708      	adds	r7, #8
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
	...

08006748 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006748:	b480      	push	{r7}
 800674a:	b085      	sub	sp, #20
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b01      	cmp	r3, #1
 800675a:	d001      	beq.n	8006760 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e03c      	b.n	80067da <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2202      	movs	r2, #2
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a1e      	ldr	r2, [pc, #120]	; (80067e8 <HAL_TIM_Base_Start+0xa0>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d018      	beq.n	80067a4 <HAL_TIM_Base_Start+0x5c>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800677a:	d013      	beq.n	80067a4 <HAL_TIM_Base_Start+0x5c>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a1a      	ldr	r2, [pc, #104]	; (80067ec <HAL_TIM_Base_Start+0xa4>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d00e      	beq.n	80067a4 <HAL_TIM_Base_Start+0x5c>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a19      	ldr	r2, [pc, #100]	; (80067f0 <HAL_TIM_Base_Start+0xa8>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d009      	beq.n	80067a4 <HAL_TIM_Base_Start+0x5c>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a17      	ldr	r2, [pc, #92]	; (80067f4 <HAL_TIM_Base_Start+0xac>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d004      	beq.n	80067a4 <HAL_TIM_Base_Start+0x5c>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a16      	ldr	r2, [pc, #88]	; (80067f8 <HAL_TIM_Base_Start+0xb0>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d111      	bne.n	80067c8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f003 0307 	and.w	r3, r3, #7
 80067ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2b06      	cmp	r3, #6
 80067b4:	d010      	beq.n	80067d8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f042 0201 	orr.w	r2, r2, #1
 80067c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067c6:	e007      	b.n	80067d8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0201 	orr.w	r2, r2, #1
 80067d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067d8:	2300      	movs	r3, #0
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40010000 	.word	0x40010000
 80067ec:	40000400 	.word	0x40000400
 80067f0:	40000800 	.word	0x40000800
 80067f4:	40000c00 	.word	0x40000c00
 80067f8:	40014000 	.word	0x40014000

080067fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e097      	b.n	8006940 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b00      	cmp	r3, #0
 800681a:	d106      	bne.n	800682a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f7fc fae9 	bl	8002dfc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2202      	movs	r2, #2
 800682e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6812      	ldr	r2, [r2, #0]
 800683c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006840:	f023 0307 	bic.w	r3, r3, #7
 8006844:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	3304      	adds	r3, #4
 800684e:	4619      	mov	r1, r3
 8006850:	4610      	mov	r0, r2
 8006852:	f000 fa41 	bl	8006cd8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	4313      	orrs	r3, r2
 8006876:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800687e:	f023 0303 	bic.w	r3, r3, #3
 8006882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	689a      	ldr	r2, [r3, #8]
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	4313      	orrs	r3, r2
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	4313      	orrs	r3, r2
 8006894:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800689c:	f023 030c 	bic.w	r3, r3, #12
 80068a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80068ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	68da      	ldr	r2, [r3, #12]
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	021b      	lsls	r3, r3, #8
 80068b8:	4313      	orrs	r3, r2
 80068ba:	693a      	ldr	r2, [r7, #16]
 80068bc:	4313      	orrs	r3, r2
 80068be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	011a      	lsls	r2, r3, #4
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	031b      	lsls	r3, r3, #12
 80068cc:	4313      	orrs	r3, r2
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80068da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80068e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	011b      	lsls	r3, r3, #4
 80068ee:	4313      	orrs	r3, r2
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	4618      	mov	r0, r3
 8006942:	3718      	adds	r7, #24
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006958:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006960:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006968:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006970:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d110      	bne.n	800699a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006978:	7bfb      	ldrb	r3, [r7, #15]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d102      	bne.n	8006984 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800697e:	7b7b      	ldrb	r3, [r7, #13]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d001      	beq.n	8006988 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e069      	b.n	8006a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2202      	movs	r2, #2
 8006994:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006998:	e031      	b.n	80069fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	2b04      	cmp	r3, #4
 800699e:	d110      	bne.n	80069c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80069a0:	7bbb      	ldrb	r3, [r7, #14]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d102      	bne.n	80069ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069a6:	7b3b      	ldrb	r3, [r7, #12]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d001      	beq.n	80069b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e055      	b.n	8006a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069c0:	e01d      	b.n	80069fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d108      	bne.n	80069da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80069c8:	7bbb      	ldrb	r3, [r7, #14]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d105      	bne.n	80069da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80069ce:	7b7b      	ldrb	r3, [r7, #13]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d102      	bne.n	80069da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069d4:	7b3b      	ldrb	r3, [r7, #12]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d001      	beq.n	80069de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e03e      	b.n	8006a5c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2202      	movs	r2, #2
 80069e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2202      	movs	r2, #2
 80069ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2202      	movs	r2, #2
 80069f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2202      	movs	r2, #2
 80069fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d003      	beq.n	8006a0c <HAL_TIM_Encoder_Start+0xc4>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	2b04      	cmp	r3, #4
 8006a08:	d008      	beq.n	8006a1c <HAL_TIM_Encoder_Start+0xd4>
 8006a0a:	e00f      	b.n	8006a2c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2201      	movs	r2, #1
 8006a12:	2100      	movs	r1, #0
 8006a14:	4618      	mov	r0, r3
 8006a16:	f000 f9df 	bl	8006dd8 <TIM_CCxChannelCmd>
      break;
 8006a1a:	e016      	b.n	8006a4a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2201      	movs	r2, #1
 8006a22:	2104      	movs	r1, #4
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 f9d7 	bl	8006dd8 <TIM_CCxChannelCmd>
      break;
 8006a2a:	e00e      	b.n	8006a4a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2201      	movs	r2, #1
 8006a32:	2100      	movs	r1, #0
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 f9cf 	bl	8006dd8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	2104      	movs	r1, #4
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 f9c8 	bl	8006dd8 <TIM_CCxChannelCmd>
      break;
 8006a48:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f042 0201 	orr.w	r2, r2, #1
 8006a58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	691b      	ldr	r3, [r3, #16]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d122      	bne.n	8006ac0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	f003 0302 	and.w	r3, r3, #2
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d11b      	bne.n	8006ac0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f06f 0202 	mvn.w	r2, #2
 8006a90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	f003 0303 	and.w	r3, r3, #3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f8f8 	bl	8006c9c <HAL_TIM_IC_CaptureCallback>
 8006aac:	e005      	b.n	8006aba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 f8ea 	bl	8006c88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f000 f8fb 	bl	8006cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	f003 0304 	and.w	r3, r3, #4
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d122      	bne.n	8006b14 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68db      	ldr	r3, [r3, #12]
 8006ad4:	f003 0304 	and.w	r3, r3, #4
 8006ad8:	2b04      	cmp	r3, #4
 8006ada:	d11b      	bne.n	8006b14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f06f 0204 	mvn.w	r2, #4
 8006ae4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2202      	movs	r2, #2
 8006aea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d003      	beq.n	8006b02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 f8ce 	bl	8006c9c <HAL_TIM_IC_CaptureCallback>
 8006b00:	e005      	b.n	8006b0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f8c0 	bl	8006c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 f8d1 	bl	8006cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	f003 0308 	and.w	r3, r3, #8
 8006b1e:	2b08      	cmp	r3, #8
 8006b20:	d122      	bne.n	8006b68 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	f003 0308 	and.w	r3, r3, #8
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d11b      	bne.n	8006b68 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f06f 0208 	mvn.w	r2, #8
 8006b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2204      	movs	r2, #4
 8006b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	f003 0303 	and.w	r3, r3, #3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d003      	beq.n	8006b56 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f8a4 	bl	8006c9c <HAL_TIM_IC_CaptureCallback>
 8006b54:	e005      	b.n	8006b62 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 f896 	bl	8006c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 f8a7 	bl	8006cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	f003 0310 	and.w	r3, r3, #16
 8006b72:	2b10      	cmp	r3, #16
 8006b74:	d122      	bne.n	8006bbc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	f003 0310 	and.w	r3, r3, #16
 8006b80:	2b10      	cmp	r3, #16
 8006b82:	d11b      	bne.n	8006bbc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f06f 0210 	mvn.w	r2, #16
 8006b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2208      	movs	r2, #8
 8006b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	69db      	ldr	r3, [r3, #28]
 8006b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d003      	beq.n	8006baa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f87a 	bl	8006c9c <HAL_TIM_IC_CaptureCallback>
 8006ba8:	e005      	b.n	8006bb6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f86c 	bl	8006c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 f87d 	bl	8006cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	691b      	ldr	r3, [r3, #16]
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d10e      	bne.n	8006be8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	f003 0301 	and.w	r3, r3, #1
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d107      	bne.n	8006be8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f06f 0201 	mvn.w	r2, #1
 8006be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f846 	bl	8006c74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf2:	2b80      	cmp	r3, #128	; 0x80
 8006bf4:	d10e      	bne.n	8006c14 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c00:	2b80      	cmp	r3, #128	; 0x80
 8006c02:	d107      	bne.n	8006c14 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f980 	bl	8006f14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c1e:	2b40      	cmp	r3, #64	; 0x40
 8006c20:	d10e      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c2c:	2b40      	cmp	r3, #64	; 0x40
 8006c2e:	d107      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 f842 	bl	8006cc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	f003 0320 	and.w	r3, r3, #32
 8006c4a:	2b20      	cmp	r3, #32
 8006c4c:	d10e      	bne.n	8006c6c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f003 0320 	and.w	r3, r3, #32
 8006c58:	2b20      	cmp	r3, #32
 8006c5a:	d107      	bne.n	8006c6c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f06f 0220 	mvn.w	r2, #32
 8006c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f000 f94a 	bl	8006f00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c6c:	bf00      	nop
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ccc:	bf00      	nop
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a34      	ldr	r2, [pc, #208]	; (8006dbc <TIM_Base_SetConfig+0xe4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d00f      	beq.n	8006d10 <TIM_Base_SetConfig+0x38>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cf6:	d00b      	beq.n	8006d10 <TIM_Base_SetConfig+0x38>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a31      	ldr	r2, [pc, #196]	; (8006dc0 <TIM_Base_SetConfig+0xe8>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d007      	beq.n	8006d10 <TIM_Base_SetConfig+0x38>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a30      	ldr	r2, [pc, #192]	; (8006dc4 <TIM_Base_SetConfig+0xec>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d003      	beq.n	8006d10 <TIM_Base_SetConfig+0x38>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a2f      	ldr	r2, [pc, #188]	; (8006dc8 <TIM_Base_SetConfig+0xf0>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d108      	bne.n	8006d22 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a25      	ldr	r2, [pc, #148]	; (8006dbc <TIM_Base_SetConfig+0xe4>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d01b      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d30:	d017      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a22      	ldr	r2, [pc, #136]	; (8006dc0 <TIM_Base_SetConfig+0xe8>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d013      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	4a21      	ldr	r2, [pc, #132]	; (8006dc4 <TIM_Base_SetConfig+0xec>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d00f      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a20      	ldr	r2, [pc, #128]	; (8006dc8 <TIM_Base_SetConfig+0xf0>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d00b      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a1f      	ldr	r2, [pc, #124]	; (8006dcc <TIM_Base_SetConfig+0xf4>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d007      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a1e      	ldr	r2, [pc, #120]	; (8006dd0 <TIM_Base_SetConfig+0xf8>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d003      	beq.n	8006d62 <TIM_Base_SetConfig+0x8a>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a1d      	ldr	r2, [pc, #116]	; (8006dd4 <TIM_Base_SetConfig+0xfc>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d108      	bne.n	8006d74 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	68fa      	ldr	r2, [r7, #12]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	689a      	ldr	r2, [r3, #8]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a08      	ldr	r2, [pc, #32]	; (8006dbc <TIM_Base_SetConfig+0xe4>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d103      	bne.n	8006da8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	691a      	ldr	r2, [r3, #16]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	615a      	str	r2, [r3, #20]
}
 8006dae:	bf00      	nop
 8006db0:	3714      	adds	r7, #20
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	40010000 	.word	0x40010000
 8006dc0:	40000400 	.word	0x40000400
 8006dc4:	40000800 	.word	0x40000800
 8006dc8:	40000c00 	.word	0x40000c00
 8006dcc:	40014000 	.word	0x40014000
 8006dd0:	40014400 	.word	0x40014400
 8006dd4:	40014800 	.word	0x40014800

08006dd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b087      	sub	sp, #28
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f003 031f 	and.w	r3, r3, #31
 8006dea:	2201      	movs	r2, #1
 8006dec:	fa02 f303 	lsl.w	r3, r2, r3
 8006df0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6a1a      	ldr	r2, [r3, #32]
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	43db      	mvns	r3, r3
 8006dfa:	401a      	ands	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6a1a      	ldr	r2, [r3, #32]
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	f003 031f 	and.w	r3, r3, #31
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e10:	431a      	orrs	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	621a      	str	r2, [r3, #32]
}
 8006e16:	bf00      	nop
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
	...

08006e24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d101      	bne.n	8006e3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e38:	2302      	movs	r3, #2
 8006e3a:	e050      	b.n	8006ede <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2202      	movs	r2, #2
 8006e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a1c      	ldr	r2, [pc, #112]	; (8006eec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d018      	beq.n	8006eb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e88:	d013      	beq.n	8006eb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a18      	ldr	r2, [pc, #96]	; (8006ef0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00e      	beq.n	8006eb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a16      	ldr	r2, [pc, #88]	; (8006ef4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d009      	beq.n	8006eb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a15      	ldr	r2, [pc, #84]	; (8006ef8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d004      	beq.n	8006eb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a13      	ldr	r2, [pc, #76]	; (8006efc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d10c      	bne.n	8006ecc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	40010000 	.word	0x40010000
 8006ef0:	40000400 	.word	0x40000400
 8006ef4:	40000800 	.word	0x40000800
 8006ef8:	40000c00 	.word	0x40000c00
 8006efc:	40014000 	.word	0x40014000

08006f00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f1c:	bf00      	nop
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <std>:
 8006f28:	2300      	movs	r3, #0
 8006f2a:	b510      	push	{r4, lr}
 8006f2c:	4604      	mov	r4, r0
 8006f2e:	e9c0 3300 	strd	r3, r3, [r0]
 8006f32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f36:	6083      	str	r3, [r0, #8]
 8006f38:	8181      	strh	r1, [r0, #12]
 8006f3a:	6643      	str	r3, [r0, #100]	; 0x64
 8006f3c:	81c2      	strh	r2, [r0, #14]
 8006f3e:	6183      	str	r3, [r0, #24]
 8006f40:	4619      	mov	r1, r3
 8006f42:	2208      	movs	r2, #8
 8006f44:	305c      	adds	r0, #92	; 0x5c
 8006f46:	f000 fa05 	bl	8007354 <memset>
 8006f4a:	4b0d      	ldr	r3, [pc, #52]	; (8006f80 <std+0x58>)
 8006f4c:	6263      	str	r3, [r4, #36]	; 0x24
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	; (8006f84 <std+0x5c>)
 8006f50:	62a3      	str	r3, [r4, #40]	; 0x28
 8006f52:	4b0d      	ldr	r3, [pc, #52]	; (8006f88 <std+0x60>)
 8006f54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006f56:	4b0d      	ldr	r3, [pc, #52]	; (8006f8c <std+0x64>)
 8006f58:	6323      	str	r3, [r4, #48]	; 0x30
 8006f5a:	4b0d      	ldr	r3, [pc, #52]	; (8006f90 <std+0x68>)
 8006f5c:	6224      	str	r4, [r4, #32]
 8006f5e:	429c      	cmp	r4, r3
 8006f60:	d006      	beq.n	8006f70 <std+0x48>
 8006f62:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006f66:	4294      	cmp	r4, r2
 8006f68:	d002      	beq.n	8006f70 <std+0x48>
 8006f6a:	33d0      	adds	r3, #208	; 0xd0
 8006f6c:	429c      	cmp	r4, r3
 8006f6e:	d105      	bne.n	8006f7c <std+0x54>
 8006f70:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f78:	f000 ba64 	b.w	8007444 <__retarget_lock_init_recursive>
 8006f7c:	bd10      	pop	{r4, pc}
 8006f7e:	bf00      	nop
 8006f80:	080071a5 	.word	0x080071a5
 8006f84:	080071c7 	.word	0x080071c7
 8006f88:	080071ff 	.word	0x080071ff
 8006f8c:	08007223 	.word	0x08007223
 8006f90:	20000924 	.word	0x20000924

08006f94 <stdio_exit_handler>:
 8006f94:	4a02      	ldr	r2, [pc, #8]	; (8006fa0 <stdio_exit_handler+0xc>)
 8006f96:	4903      	ldr	r1, [pc, #12]	; (8006fa4 <stdio_exit_handler+0x10>)
 8006f98:	4803      	ldr	r0, [pc, #12]	; (8006fa8 <stdio_exit_handler+0x14>)
 8006f9a:	f000 b869 	b.w	8007070 <_fwalk_sglue>
 8006f9e:	bf00      	nop
 8006fa0:	200000b4 	.word	0x200000b4
 8006fa4:	08007d19 	.word	0x08007d19
 8006fa8:	200000c0 	.word	0x200000c0

08006fac <cleanup_stdio>:
 8006fac:	6841      	ldr	r1, [r0, #4]
 8006fae:	4b0c      	ldr	r3, [pc, #48]	; (8006fe0 <cleanup_stdio+0x34>)
 8006fb0:	4299      	cmp	r1, r3
 8006fb2:	b510      	push	{r4, lr}
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	d001      	beq.n	8006fbc <cleanup_stdio+0x10>
 8006fb8:	f000 feae 	bl	8007d18 <_fflush_r>
 8006fbc:	68a1      	ldr	r1, [r4, #8]
 8006fbe:	4b09      	ldr	r3, [pc, #36]	; (8006fe4 <cleanup_stdio+0x38>)
 8006fc0:	4299      	cmp	r1, r3
 8006fc2:	d002      	beq.n	8006fca <cleanup_stdio+0x1e>
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f000 fea7 	bl	8007d18 <_fflush_r>
 8006fca:	68e1      	ldr	r1, [r4, #12]
 8006fcc:	4b06      	ldr	r3, [pc, #24]	; (8006fe8 <cleanup_stdio+0x3c>)
 8006fce:	4299      	cmp	r1, r3
 8006fd0:	d004      	beq.n	8006fdc <cleanup_stdio+0x30>
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd8:	f000 be9e 	b.w	8007d18 <_fflush_r>
 8006fdc:	bd10      	pop	{r4, pc}
 8006fde:	bf00      	nop
 8006fe0:	20000924 	.word	0x20000924
 8006fe4:	2000098c 	.word	0x2000098c
 8006fe8:	200009f4 	.word	0x200009f4

08006fec <global_stdio_init.part.0>:
 8006fec:	b510      	push	{r4, lr}
 8006fee:	4b0b      	ldr	r3, [pc, #44]	; (800701c <global_stdio_init.part.0+0x30>)
 8006ff0:	4c0b      	ldr	r4, [pc, #44]	; (8007020 <global_stdio_init.part.0+0x34>)
 8006ff2:	4a0c      	ldr	r2, [pc, #48]	; (8007024 <global_stdio_init.part.0+0x38>)
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	2104      	movs	r1, #4
 8006ffc:	f7ff ff94 	bl	8006f28 <std>
 8007000:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007004:	2201      	movs	r2, #1
 8007006:	2109      	movs	r1, #9
 8007008:	f7ff ff8e 	bl	8006f28 <std>
 800700c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007010:	2202      	movs	r2, #2
 8007012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007016:	2112      	movs	r1, #18
 8007018:	f7ff bf86 	b.w	8006f28 <std>
 800701c:	20000a5c 	.word	0x20000a5c
 8007020:	20000924 	.word	0x20000924
 8007024:	08006f95 	.word	0x08006f95

08007028 <__sfp_lock_acquire>:
 8007028:	4801      	ldr	r0, [pc, #4]	; (8007030 <__sfp_lock_acquire+0x8>)
 800702a:	f000 ba0c 	b.w	8007446 <__retarget_lock_acquire_recursive>
 800702e:	bf00      	nop
 8007030:	20000a65 	.word	0x20000a65

08007034 <__sfp_lock_release>:
 8007034:	4801      	ldr	r0, [pc, #4]	; (800703c <__sfp_lock_release+0x8>)
 8007036:	f000 ba07 	b.w	8007448 <__retarget_lock_release_recursive>
 800703a:	bf00      	nop
 800703c:	20000a65 	.word	0x20000a65

08007040 <__sinit>:
 8007040:	b510      	push	{r4, lr}
 8007042:	4604      	mov	r4, r0
 8007044:	f7ff fff0 	bl	8007028 <__sfp_lock_acquire>
 8007048:	6a23      	ldr	r3, [r4, #32]
 800704a:	b11b      	cbz	r3, 8007054 <__sinit+0x14>
 800704c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007050:	f7ff bff0 	b.w	8007034 <__sfp_lock_release>
 8007054:	4b04      	ldr	r3, [pc, #16]	; (8007068 <__sinit+0x28>)
 8007056:	6223      	str	r3, [r4, #32]
 8007058:	4b04      	ldr	r3, [pc, #16]	; (800706c <__sinit+0x2c>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1f5      	bne.n	800704c <__sinit+0xc>
 8007060:	f7ff ffc4 	bl	8006fec <global_stdio_init.part.0>
 8007064:	e7f2      	b.n	800704c <__sinit+0xc>
 8007066:	bf00      	nop
 8007068:	08006fad 	.word	0x08006fad
 800706c:	20000a5c 	.word	0x20000a5c

08007070 <_fwalk_sglue>:
 8007070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007074:	4607      	mov	r7, r0
 8007076:	4688      	mov	r8, r1
 8007078:	4614      	mov	r4, r2
 800707a:	2600      	movs	r6, #0
 800707c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007080:	f1b9 0901 	subs.w	r9, r9, #1
 8007084:	d505      	bpl.n	8007092 <_fwalk_sglue+0x22>
 8007086:	6824      	ldr	r4, [r4, #0]
 8007088:	2c00      	cmp	r4, #0
 800708a:	d1f7      	bne.n	800707c <_fwalk_sglue+0xc>
 800708c:	4630      	mov	r0, r6
 800708e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007092:	89ab      	ldrh	r3, [r5, #12]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d907      	bls.n	80070a8 <_fwalk_sglue+0x38>
 8007098:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800709c:	3301      	adds	r3, #1
 800709e:	d003      	beq.n	80070a8 <_fwalk_sglue+0x38>
 80070a0:	4629      	mov	r1, r5
 80070a2:	4638      	mov	r0, r7
 80070a4:	47c0      	blx	r8
 80070a6:	4306      	orrs	r6, r0
 80070a8:	3568      	adds	r5, #104	; 0x68
 80070aa:	e7e9      	b.n	8007080 <_fwalk_sglue+0x10>

080070ac <_puts_r>:
 80070ac:	6a03      	ldr	r3, [r0, #32]
 80070ae:	b570      	push	{r4, r5, r6, lr}
 80070b0:	6884      	ldr	r4, [r0, #8]
 80070b2:	4605      	mov	r5, r0
 80070b4:	460e      	mov	r6, r1
 80070b6:	b90b      	cbnz	r3, 80070bc <_puts_r+0x10>
 80070b8:	f7ff ffc2 	bl	8007040 <__sinit>
 80070bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070be:	07db      	lsls	r3, r3, #31
 80070c0:	d405      	bmi.n	80070ce <_puts_r+0x22>
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	0598      	lsls	r0, r3, #22
 80070c6:	d402      	bmi.n	80070ce <_puts_r+0x22>
 80070c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070ca:	f000 f9bc 	bl	8007446 <__retarget_lock_acquire_recursive>
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	0719      	lsls	r1, r3, #28
 80070d2:	d513      	bpl.n	80070fc <_puts_r+0x50>
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	b18b      	cbz	r3, 80070fc <_puts_r+0x50>
 80070d8:	3e01      	subs	r6, #1
 80070da:	68a3      	ldr	r3, [r4, #8]
 80070dc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80070e0:	3b01      	subs	r3, #1
 80070e2:	60a3      	str	r3, [r4, #8]
 80070e4:	b9e9      	cbnz	r1, 8007122 <_puts_r+0x76>
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	da2e      	bge.n	8007148 <_puts_r+0x9c>
 80070ea:	4622      	mov	r2, r4
 80070ec:	210a      	movs	r1, #10
 80070ee:	4628      	mov	r0, r5
 80070f0:	f000 f89b 	bl	800722a <__swbuf_r>
 80070f4:	3001      	adds	r0, #1
 80070f6:	d007      	beq.n	8007108 <_puts_r+0x5c>
 80070f8:	250a      	movs	r5, #10
 80070fa:	e007      	b.n	800710c <_puts_r+0x60>
 80070fc:	4621      	mov	r1, r4
 80070fe:	4628      	mov	r0, r5
 8007100:	f000 f8d0 	bl	80072a4 <__swsetup_r>
 8007104:	2800      	cmp	r0, #0
 8007106:	d0e7      	beq.n	80070d8 <_puts_r+0x2c>
 8007108:	f04f 35ff 	mov.w	r5, #4294967295
 800710c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800710e:	07da      	lsls	r2, r3, #31
 8007110:	d405      	bmi.n	800711e <_puts_r+0x72>
 8007112:	89a3      	ldrh	r3, [r4, #12]
 8007114:	059b      	lsls	r3, r3, #22
 8007116:	d402      	bmi.n	800711e <_puts_r+0x72>
 8007118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800711a:	f000 f995 	bl	8007448 <__retarget_lock_release_recursive>
 800711e:	4628      	mov	r0, r5
 8007120:	bd70      	pop	{r4, r5, r6, pc}
 8007122:	2b00      	cmp	r3, #0
 8007124:	da04      	bge.n	8007130 <_puts_r+0x84>
 8007126:	69a2      	ldr	r2, [r4, #24]
 8007128:	429a      	cmp	r2, r3
 800712a:	dc06      	bgt.n	800713a <_puts_r+0x8e>
 800712c:	290a      	cmp	r1, #10
 800712e:	d004      	beq.n	800713a <_puts_r+0x8e>
 8007130:	6823      	ldr	r3, [r4, #0]
 8007132:	1c5a      	adds	r2, r3, #1
 8007134:	6022      	str	r2, [r4, #0]
 8007136:	7019      	strb	r1, [r3, #0]
 8007138:	e7cf      	b.n	80070da <_puts_r+0x2e>
 800713a:	4622      	mov	r2, r4
 800713c:	4628      	mov	r0, r5
 800713e:	f000 f874 	bl	800722a <__swbuf_r>
 8007142:	3001      	adds	r0, #1
 8007144:	d1c9      	bne.n	80070da <_puts_r+0x2e>
 8007146:	e7df      	b.n	8007108 <_puts_r+0x5c>
 8007148:	6823      	ldr	r3, [r4, #0]
 800714a:	250a      	movs	r5, #10
 800714c:	1c5a      	adds	r2, r3, #1
 800714e:	6022      	str	r2, [r4, #0]
 8007150:	701d      	strb	r5, [r3, #0]
 8007152:	e7db      	b.n	800710c <_puts_r+0x60>

08007154 <puts>:
 8007154:	4b02      	ldr	r3, [pc, #8]	; (8007160 <puts+0xc>)
 8007156:	4601      	mov	r1, r0
 8007158:	6818      	ldr	r0, [r3, #0]
 800715a:	f7ff bfa7 	b.w	80070ac <_puts_r>
 800715e:	bf00      	nop
 8007160:	2000010c 	.word	0x2000010c

08007164 <siprintf>:
 8007164:	b40e      	push	{r1, r2, r3}
 8007166:	b500      	push	{lr}
 8007168:	b09c      	sub	sp, #112	; 0x70
 800716a:	ab1d      	add	r3, sp, #116	; 0x74
 800716c:	9002      	str	r0, [sp, #8]
 800716e:	9006      	str	r0, [sp, #24]
 8007170:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007174:	4809      	ldr	r0, [pc, #36]	; (800719c <siprintf+0x38>)
 8007176:	9107      	str	r1, [sp, #28]
 8007178:	9104      	str	r1, [sp, #16]
 800717a:	4909      	ldr	r1, [pc, #36]	; (80071a0 <siprintf+0x3c>)
 800717c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007180:	9105      	str	r1, [sp, #20]
 8007182:	6800      	ldr	r0, [r0, #0]
 8007184:	9301      	str	r3, [sp, #4]
 8007186:	a902      	add	r1, sp, #8
 8007188:	f000 fab2 	bl	80076f0 <_svfiprintf_r>
 800718c:	9b02      	ldr	r3, [sp, #8]
 800718e:	2200      	movs	r2, #0
 8007190:	701a      	strb	r2, [r3, #0]
 8007192:	b01c      	add	sp, #112	; 0x70
 8007194:	f85d eb04 	ldr.w	lr, [sp], #4
 8007198:	b003      	add	sp, #12
 800719a:	4770      	bx	lr
 800719c:	2000010c 	.word	0x2000010c
 80071a0:	ffff0208 	.word	0xffff0208

080071a4 <__sread>:
 80071a4:	b510      	push	{r4, lr}
 80071a6:	460c      	mov	r4, r1
 80071a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ac:	f000 f8fc 	bl	80073a8 <_read_r>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	bfab      	itete	ge
 80071b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071b6:	89a3      	ldrhlt	r3, [r4, #12]
 80071b8:	181b      	addge	r3, r3, r0
 80071ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071be:	bfac      	ite	ge
 80071c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80071c2:	81a3      	strhlt	r3, [r4, #12]
 80071c4:	bd10      	pop	{r4, pc}

080071c6 <__swrite>:
 80071c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071ca:	461f      	mov	r7, r3
 80071cc:	898b      	ldrh	r3, [r1, #12]
 80071ce:	05db      	lsls	r3, r3, #23
 80071d0:	4605      	mov	r5, r0
 80071d2:	460c      	mov	r4, r1
 80071d4:	4616      	mov	r6, r2
 80071d6:	d505      	bpl.n	80071e4 <__swrite+0x1e>
 80071d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071dc:	2302      	movs	r3, #2
 80071de:	2200      	movs	r2, #0
 80071e0:	f000 f8d0 	bl	8007384 <_lseek_r>
 80071e4:	89a3      	ldrh	r3, [r4, #12]
 80071e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071ee:	81a3      	strh	r3, [r4, #12]
 80071f0:	4632      	mov	r2, r6
 80071f2:	463b      	mov	r3, r7
 80071f4:	4628      	mov	r0, r5
 80071f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071fa:	f000 b8e7 	b.w	80073cc <_write_r>

080071fe <__sseek>:
 80071fe:	b510      	push	{r4, lr}
 8007200:	460c      	mov	r4, r1
 8007202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007206:	f000 f8bd 	bl	8007384 <_lseek_r>
 800720a:	1c43      	adds	r3, r0, #1
 800720c:	89a3      	ldrh	r3, [r4, #12]
 800720e:	bf15      	itete	ne
 8007210:	6560      	strne	r0, [r4, #84]	; 0x54
 8007212:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007216:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800721a:	81a3      	strheq	r3, [r4, #12]
 800721c:	bf18      	it	ne
 800721e:	81a3      	strhne	r3, [r4, #12]
 8007220:	bd10      	pop	{r4, pc}

08007222 <__sclose>:
 8007222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007226:	f000 b89d 	b.w	8007364 <_close_r>

0800722a <__swbuf_r>:
 800722a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722c:	460e      	mov	r6, r1
 800722e:	4614      	mov	r4, r2
 8007230:	4605      	mov	r5, r0
 8007232:	b118      	cbz	r0, 800723c <__swbuf_r+0x12>
 8007234:	6a03      	ldr	r3, [r0, #32]
 8007236:	b90b      	cbnz	r3, 800723c <__swbuf_r+0x12>
 8007238:	f7ff ff02 	bl	8007040 <__sinit>
 800723c:	69a3      	ldr	r3, [r4, #24]
 800723e:	60a3      	str	r3, [r4, #8]
 8007240:	89a3      	ldrh	r3, [r4, #12]
 8007242:	071a      	lsls	r2, r3, #28
 8007244:	d525      	bpl.n	8007292 <__swbuf_r+0x68>
 8007246:	6923      	ldr	r3, [r4, #16]
 8007248:	b31b      	cbz	r3, 8007292 <__swbuf_r+0x68>
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	6922      	ldr	r2, [r4, #16]
 800724e:	1a98      	subs	r0, r3, r2
 8007250:	6963      	ldr	r3, [r4, #20]
 8007252:	b2f6      	uxtb	r6, r6
 8007254:	4283      	cmp	r3, r0
 8007256:	4637      	mov	r7, r6
 8007258:	dc04      	bgt.n	8007264 <__swbuf_r+0x3a>
 800725a:	4621      	mov	r1, r4
 800725c:	4628      	mov	r0, r5
 800725e:	f000 fd5b 	bl	8007d18 <_fflush_r>
 8007262:	b9e0      	cbnz	r0, 800729e <__swbuf_r+0x74>
 8007264:	68a3      	ldr	r3, [r4, #8]
 8007266:	3b01      	subs	r3, #1
 8007268:	60a3      	str	r3, [r4, #8]
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	1c5a      	adds	r2, r3, #1
 800726e:	6022      	str	r2, [r4, #0]
 8007270:	701e      	strb	r6, [r3, #0]
 8007272:	6962      	ldr	r2, [r4, #20]
 8007274:	1c43      	adds	r3, r0, #1
 8007276:	429a      	cmp	r2, r3
 8007278:	d004      	beq.n	8007284 <__swbuf_r+0x5a>
 800727a:	89a3      	ldrh	r3, [r4, #12]
 800727c:	07db      	lsls	r3, r3, #31
 800727e:	d506      	bpl.n	800728e <__swbuf_r+0x64>
 8007280:	2e0a      	cmp	r6, #10
 8007282:	d104      	bne.n	800728e <__swbuf_r+0x64>
 8007284:	4621      	mov	r1, r4
 8007286:	4628      	mov	r0, r5
 8007288:	f000 fd46 	bl	8007d18 <_fflush_r>
 800728c:	b938      	cbnz	r0, 800729e <__swbuf_r+0x74>
 800728e:	4638      	mov	r0, r7
 8007290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007292:	4621      	mov	r1, r4
 8007294:	4628      	mov	r0, r5
 8007296:	f000 f805 	bl	80072a4 <__swsetup_r>
 800729a:	2800      	cmp	r0, #0
 800729c:	d0d5      	beq.n	800724a <__swbuf_r+0x20>
 800729e:	f04f 37ff 	mov.w	r7, #4294967295
 80072a2:	e7f4      	b.n	800728e <__swbuf_r+0x64>

080072a4 <__swsetup_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4b2a      	ldr	r3, [pc, #168]	; (8007350 <__swsetup_r+0xac>)
 80072a8:	4605      	mov	r5, r0
 80072aa:	6818      	ldr	r0, [r3, #0]
 80072ac:	460c      	mov	r4, r1
 80072ae:	b118      	cbz	r0, 80072b8 <__swsetup_r+0x14>
 80072b0:	6a03      	ldr	r3, [r0, #32]
 80072b2:	b90b      	cbnz	r3, 80072b8 <__swsetup_r+0x14>
 80072b4:	f7ff fec4 	bl	8007040 <__sinit>
 80072b8:	89a3      	ldrh	r3, [r4, #12]
 80072ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072be:	0718      	lsls	r0, r3, #28
 80072c0:	d422      	bmi.n	8007308 <__swsetup_r+0x64>
 80072c2:	06d9      	lsls	r1, r3, #27
 80072c4:	d407      	bmi.n	80072d6 <__swsetup_r+0x32>
 80072c6:	2309      	movs	r3, #9
 80072c8:	602b      	str	r3, [r5, #0]
 80072ca:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80072ce:	81a3      	strh	r3, [r4, #12]
 80072d0:	f04f 30ff 	mov.w	r0, #4294967295
 80072d4:	e034      	b.n	8007340 <__swsetup_r+0x9c>
 80072d6:	0758      	lsls	r0, r3, #29
 80072d8:	d512      	bpl.n	8007300 <__swsetup_r+0x5c>
 80072da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072dc:	b141      	cbz	r1, 80072f0 <__swsetup_r+0x4c>
 80072de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072e2:	4299      	cmp	r1, r3
 80072e4:	d002      	beq.n	80072ec <__swsetup_r+0x48>
 80072e6:	4628      	mov	r0, r5
 80072e8:	f000 f8b0 	bl	800744c <_free_r>
 80072ec:	2300      	movs	r3, #0
 80072ee:	6363      	str	r3, [r4, #52]	; 0x34
 80072f0:	89a3      	ldrh	r3, [r4, #12]
 80072f2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80072f6:	81a3      	strh	r3, [r4, #12]
 80072f8:	2300      	movs	r3, #0
 80072fa:	6063      	str	r3, [r4, #4]
 80072fc:	6923      	ldr	r3, [r4, #16]
 80072fe:	6023      	str	r3, [r4, #0]
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f043 0308 	orr.w	r3, r3, #8
 8007306:	81a3      	strh	r3, [r4, #12]
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	b94b      	cbnz	r3, 8007320 <__swsetup_r+0x7c>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007312:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007316:	d003      	beq.n	8007320 <__swsetup_r+0x7c>
 8007318:	4621      	mov	r1, r4
 800731a:	4628      	mov	r0, r5
 800731c:	f000 fd4a 	bl	8007db4 <__smakebuf_r>
 8007320:	89a0      	ldrh	r0, [r4, #12]
 8007322:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007326:	f010 0301 	ands.w	r3, r0, #1
 800732a:	d00a      	beq.n	8007342 <__swsetup_r+0x9e>
 800732c:	2300      	movs	r3, #0
 800732e:	60a3      	str	r3, [r4, #8]
 8007330:	6963      	ldr	r3, [r4, #20]
 8007332:	425b      	negs	r3, r3
 8007334:	61a3      	str	r3, [r4, #24]
 8007336:	6923      	ldr	r3, [r4, #16]
 8007338:	b943      	cbnz	r3, 800734c <__swsetup_r+0xa8>
 800733a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800733e:	d1c4      	bne.n	80072ca <__swsetup_r+0x26>
 8007340:	bd38      	pop	{r3, r4, r5, pc}
 8007342:	0781      	lsls	r1, r0, #30
 8007344:	bf58      	it	pl
 8007346:	6963      	ldrpl	r3, [r4, #20]
 8007348:	60a3      	str	r3, [r4, #8]
 800734a:	e7f4      	b.n	8007336 <__swsetup_r+0x92>
 800734c:	2000      	movs	r0, #0
 800734e:	e7f7      	b.n	8007340 <__swsetup_r+0x9c>
 8007350:	2000010c 	.word	0x2000010c

08007354 <memset>:
 8007354:	4402      	add	r2, r0
 8007356:	4603      	mov	r3, r0
 8007358:	4293      	cmp	r3, r2
 800735a:	d100      	bne.n	800735e <memset+0xa>
 800735c:	4770      	bx	lr
 800735e:	f803 1b01 	strb.w	r1, [r3], #1
 8007362:	e7f9      	b.n	8007358 <memset+0x4>

08007364 <_close_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	4d06      	ldr	r5, [pc, #24]	; (8007380 <_close_r+0x1c>)
 8007368:	2300      	movs	r3, #0
 800736a:	4604      	mov	r4, r0
 800736c:	4608      	mov	r0, r1
 800736e:	602b      	str	r3, [r5, #0]
 8007370:	f7fb fc4f 	bl	8002c12 <_close>
 8007374:	1c43      	adds	r3, r0, #1
 8007376:	d102      	bne.n	800737e <_close_r+0x1a>
 8007378:	682b      	ldr	r3, [r5, #0]
 800737a:	b103      	cbz	r3, 800737e <_close_r+0x1a>
 800737c:	6023      	str	r3, [r4, #0]
 800737e:	bd38      	pop	{r3, r4, r5, pc}
 8007380:	20000a60 	.word	0x20000a60

08007384 <_lseek_r>:
 8007384:	b538      	push	{r3, r4, r5, lr}
 8007386:	4d07      	ldr	r5, [pc, #28]	; (80073a4 <_lseek_r+0x20>)
 8007388:	4604      	mov	r4, r0
 800738a:	4608      	mov	r0, r1
 800738c:	4611      	mov	r1, r2
 800738e:	2200      	movs	r2, #0
 8007390:	602a      	str	r2, [r5, #0]
 8007392:	461a      	mov	r2, r3
 8007394:	f7fb fc64 	bl	8002c60 <_lseek>
 8007398:	1c43      	adds	r3, r0, #1
 800739a:	d102      	bne.n	80073a2 <_lseek_r+0x1e>
 800739c:	682b      	ldr	r3, [r5, #0]
 800739e:	b103      	cbz	r3, 80073a2 <_lseek_r+0x1e>
 80073a0:	6023      	str	r3, [r4, #0]
 80073a2:	bd38      	pop	{r3, r4, r5, pc}
 80073a4:	20000a60 	.word	0x20000a60

080073a8 <_read_r>:
 80073a8:	b538      	push	{r3, r4, r5, lr}
 80073aa:	4d07      	ldr	r5, [pc, #28]	; (80073c8 <_read_r+0x20>)
 80073ac:	4604      	mov	r4, r0
 80073ae:	4608      	mov	r0, r1
 80073b0:	4611      	mov	r1, r2
 80073b2:	2200      	movs	r2, #0
 80073b4:	602a      	str	r2, [r5, #0]
 80073b6:	461a      	mov	r2, r3
 80073b8:	f7fb fbf2 	bl	8002ba0 <_read>
 80073bc:	1c43      	adds	r3, r0, #1
 80073be:	d102      	bne.n	80073c6 <_read_r+0x1e>
 80073c0:	682b      	ldr	r3, [r5, #0]
 80073c2:	b103      	cbz	r3, 80073c6 <_read_r+0x1e>
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	bd38      	pop	{r3, r4, r5, pc}
 80073c8:	20000a60 	.word	0x20000a60

080073cc <_write_r>:
 80073cc:	b538      	push	{r3, r4, r5, lr}
 80073ce:	4d07      	ldr	r5, [pc, #28]	; (80073ec <_write_r+0x20>)
 80073d0:	4604      	mov	r4, r0
 80073d2:	4608      	mov	r0, r1
 80073d4:	4611      	mov	r1, r2
 80073d6:	2200      	movs	r2, #0
 80073d8:	602a      	str	r2, [r5, #0]
 80073da:	461a      	mov	r2, r3
 80073dc:	f7fb fbfd 	bl	8002bda <_write>
 80073e0:	1c43      	adds	r3, r0, #1
 80073e2:	d102      	bne.n	80073ea <_write_r+0x1e>
 80073e4:	682b      	ldr	r3, [r5, #0]
 80073e6:	b103      	cbz	r3, 80073ea <_write_r+0x1e>
 80073e8:	6023      	str	r3, [r4, #0]
 80073ea:	bd38      	pop	{r3, r4, r5, pc}
 80073ec:	20000a60 	.word	0x20000a60

080073f0 <__errno>:
 80073f0:	4b01      	ldr	r3, [pc, #4]	; (80073f8 <__errno+0x8>)
 80073f2:	6818      	ldr	r0, [r3, #0]
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	2000010c 	.word	0x2000010c

080073fc <__libc_init_array>:
 80073fc:	b570      	push	{r4, r5, r6, lr}
 80073fe:	4d0d      	ldr	r5, [pc, #52]	; (8007434 <__libc_init_array+0x38>)
 8007400:	4c0d      	ldr	r4, [pc, #52]	; (8007438 <__libc_init_array+0x3c>)
 8007402:	1b64      	subs	r4, r4, r5
 8007404:	10a4      	asrs	r4, r4, #2
 8007406:	2600      	movs	r6, #0
 8007408:	42a6      	cmp	r6, r4
 800740a:	d109      	bne.n	8007420 <__libc_init_array+0x24>
 800740c:	4d0b      	ldr	r5, [pc, #44]	; (800743c <__libc_init_array+0x40>)
 800740e:	4c0c      	ldr	r4, [pc, #48]	; (8007440 <__libc_init_array+0x44>)
 8007410:	f000 fd9e 	bl	8007f50 <_init>
 8007414:	1b64      	subs	r4, r4, r5
 8007416:	10a4      	asrs	r4, r4, #2
 8007418:	2600      	movs	r6, #0
 800741a:	42a6      	cmp	r6, r4
 800741c:	d105      	bne.n	800742a <__libc_init_array+0x2e>
 800741e:	bd70      	pop	{r4, r5, r6, pc}
 8007420:	f855 3b04 	ldr.w	r3, [r5], #4
 8007424:	4798      	blx	r3
 8007426:	3601      	adds	r6, #1
 8007428:	e7ee      	b.n	8007408 <__libc_init_array+0xc>
 800742a:	f855 3b04 	ldr.w	r3, [r5], #4
 800742e:	4798      	blx	r3
 8007430:	3601      	adds	r6, #1
 8007432:	e7f2      	b.n	800741a <__libc_init_array+0x1e>
 8007434:	080082b0 	.word	0x080082b0
 8007438:	080082b0 	.word	0x080082b0
 800743c:	080082b0 	.word	0x080082b0
 8007440:	080082b4 	.word	0x080082b4

08007444 <__retarget_lock_init_recursive>:
 8007444:	4770      	bx	lr

08007446 <__retarget_lock_acquire_recursive>:
 8007446:	4770      	bx	lr

08007448 <__retarget_lock_release_recursive>:
 8007448:	4770      	bx	lr
	...

0800744c <_free_r>:
 800744c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800744e:	2900      	cmp	r1, #0
 8007450:	d044      	beq.n	80074dc <_free_r+0x90>
 8007452:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007456:	9001      	str	r0, [sp, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	f1a1 0404 	sub.w	r4, r1, #4
 800745e:	bfb8      	it	lt
 8007460:	18e4      	addlt	r4, r4, r3
 8007462:	f000 f8df 	bl	8007624 <__malloc_lock>
 8007466:	4a1e      	ldr	r2, [pc, #120]	; (80074e0 <_free_r+0x94>)
 8007468:	9801      	ldr	r0, [sp, #4]
 800746a:	6813      	ldr	r3, [r2, #0]
 800746c:	b933      	cbnz	r3, 800747c <_free_r+0x30>
 800746e:	6063      	str	r3, [r4, #4]
 8007470:	6014      	str	r4, [r2, #0]
 8007472:	b003      	add	sp, #12
 8007474:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007478:	f000 b8da 	b.w	8007630 <__malloc_unlock>
 800747c:	42a3      	cmp	r3, r4
 800747e:	d908      	bls.n	8007492 <_free_r+0x46>
 8007480:	6825      	ldr	r5, [r4, #0]
 8007482:	1961      	adds	r1, r4, r5
 8007484:	428b      	cmp	r3, r1
 8007486:	bf01      	itttt	eq
 8007488:	6819      	ldreq	r1, [r3, #0]
 800748a:	685b      	ldreq	r3, [r3, #4]
 800748c:	1949      	addeq	r1, r1, r5
 800748e:	6021      	streq	r1, [r4, #0]
 8007490:	e7ed      	b.n	800746e <_free_r+0x22>
 8007492:	461a      	mov	r2, r3
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	b10b      	cbz	r3, 800749c <_free_r+0x50>
 8007498:	42a3      	cmp	r3, r4
 800749a:	d9fa      	bls.n	8007492 <_free_r+0x46>
 800749c:	6811      	ldr	r1, [r2, #0]
 800749e:	1855      	adds	r5, r2, r1
 80074a0:	42a5      	cmp	r5, r4
 80074a2:	d10b      	bne.n	80074bc <_free_r+0x70>
 80074a4:	6824      	ldr	r4, [r4, #0]
 80074a6:	4421      	add	r1, r4
 80074a8:	1854      	adds	r4, r2, r1
 80074aa:	42a3      	cmp	r3, r4
 80074ac:	6011      	str	r1, [r2, #0]
 80074ae:	d1e0      	bne.n	8007472 <_free_r+0x26>
 80074b0:	681c      	ldr	r4, [r3, #0]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	6053      	str	r3, [r2, #4]
 80074b6:	440c      	add	r4, r1
 80074b8:	6014      	str	r4, [r2, #0]
 80074ba:	e7da      	b.n	8007472 <_free_r+0x26>
 80074bc:	d902      	bls.n	80074c4 <_free_r+0x78>
 80074be:	230c      	movs	r3, #12
 80074c0:	6003      	str	r3, [r0, #0]
 80074c2:	e7d6      	b.n	8007472 <_free_r+0x26>
 80074c4:	6825      	ldr	r5, [r4, #0]
 80074c6:	1961      	adds	r1, r4, r5
 80074c8:	428b      	cmp	r3, r1
 80074ca:	bf04      	itt	eq
 80074cc:	6819      	ldreq	r1, [r3, #0]
 80074ce:	685b      	ldreq	r3, [r3, #4]
 80074d0:	6063      	str	r3, [r4, #4]
 80074d2:	bf04      	itt	eq
 80074d4:	1949      	addeq	r1, r1, r5
 80074d6:	6021      	streq	r1, [r4, #0]
 80074d8:	6054      	str	r4, [r2, #4]
 80074da:	e7ca      	b.n	8007472 <_free_r+0x26>
 80074dc:	b003      	add	sp, #12
 80074de:	bd30      	pop	{r4, r5, pc}
 80074e0:	20000a68 	.word	0x20000a68

080074e4 <sbrk_aligned>:
 80074e4:	b570      	push	{r4, r5, r6, lr}
 80074e6:	4e0e      	ldr	r6, [pc, #56]	; (8007520 <sbrk_aligned+0x3c>)
 80074e8:	460c      	mov	r4, r1
 80074ea:	6831      	ldr	r1, [r6, #0]
 80074ec:	4605      	mov	r5, r0
 80074ee:	b911      	cbnz	r1, 80074f6 <sbrk_aligned+0x12>
 80074f0:	f000 fcd8 	bl	8007ea4 <_sbrk_r>
 80074f4:	6030      	str	r0, [r6, #0]
 80074f6:	4621      	mov	r1, r4
 80074f8:	4628      	mov	r0, r5
 80074fa:	f000 fcd3 	bl	8007ea4 <_sbrk_r>
 80074fe:	1c43      	adds	r3, r0, #1
 8007500:	d00a      	beq.n	8007518 <sbrk_aligned+0x34>
 8007502:	1cc4      	adds	r4, r0, #3
 8007504:	f024 0403 	bic.w	r4, r4, #3
 8007508:	42a0      	cmp	r0, r4
 800750a:	d007      	beq.n	800751c <sbrk_aligned+0x38>
 800750c:	1a21      	subs	r1, r4, r0
 800750e:	4628      	mov	r0, r5
 8007510:	f000 fcc8 	bl	8007ea4 <_sbrk_r>
 8007514:	3001      	adds	r0, #1
 8007516:	d101      	bne.n	800751c <sbrk_aligned+0x38>
 8007518:	f04f 34ff 	mov.w	r4, #4294967295
 800751c:	4620      	mov	r0, r4
 800751e:	bd70      	pop	{r4, r5, r6, pc}
 8007520:	20000a6c 	.word	0x20000a6c

08007524 <_malloc_r>:
 8007524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007528:	1ccd      	adds	r5, r1, #3
 800752a:	f025 0503 	bic.w	r5, r5, #3
 800752e:	3508      	adds	r5, #8
 8007530:	2d0c      	cmp	r5, #12
 8007532:	bf38      	it	cc
 8007534:	250c      	movcc	r5, #12
 8007536:	2d00      	cmp	r5, #0
 8007538:	4607      	mov	r7, r0
 800753a:	db01      	blt.n	8007540 <_malloc_r+0x1c>
 800753c:	42a9      	cmp	r1, r5
 800753e:	d905      	bls.n	800754c <_malloc_r+0x28>
 8007540:	230c      	movs	r3, #12
 8007542:	603b      	str	r3, [r7, #0]
 8007544:	2600      	movs	r6, #0
 8007546:	4630      	mov	r0, r6
 8007548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800754c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007620 <_malloc_r+0xfc>
 8007550:	f000 f868 	bl	8007624 <__malloc_lock>
 8007554:	f8d8 3000 	ldr.w	r3, [r8]
 8007558:	461c      	mov	r4, r3
 800755a:	bb5c      	cbnz	r4, 80075b4 <_malloc_r+0x90>
 800755c:	4629      	mov	r1, r5
 800755e:	4638      	mov	r0, r7
 8007560:	f7ff ffc0 	bl	80074e4 <sbrk_aligned>
 8007564:	1c43      	adds	r3, r0, #1
 8007566:	4604      	mov	r4, r0
 8007568:	d155      	bne.n	8007616 <_malloc_r+0xf2>
 800756a:	f8d8 4000 	ldr.w	r4, [r8]
 800756e:	4626      	mov	r6, r4
 8007570:	2e00      	cmp	r6, #0
 8007572:	d145      	bne.n	8007600 <_malloc_r+0xdc>
 8007574:	2c00      	cmp	r4, #0
 8007576:	d048      	beq.n	800760a <_malloc_r+0xe6>
 8007578:	6823      	ldr	r3, [r4, #0]
 800757a:	4631      	mov	r1, r6
 800757c:	4638      	mov	r0, r7
 800757e:	eb04 0903 	add.w	r9, r4, r3
 8007582:	f000 fc8f 	bl	8007ea4 <_sbrk_r>
 8007586:	4581      	cmp	r9, r0
 8007588:	d13f      	bne.n	800760a <_malloc_r+0xe6>
 800758a:	6821      	ldr	r1, [r4, #0]
 800758c:	1a6d      	subs	r5, r5, r1
 800758e:	4629      	mov	r1, r5
 8007590:	4638      	mov	r0, r7
 8007592:	f7ff ffa7 	bl	80074e4 <sbrk_aligned>
 8007596:	3001      	adds	r0, #1
 8007598:	d037      	beq.n	800760a <_malloc_r+0xe6>
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	442b      	add	r3, r5
 800759e:	6023      	str	r3, [r4, #0]
 80075a0:	f8d8 3000 	ldr.w	r3, [r8]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d038      	beq.n	800761a <_malloc_r+0xf6>
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	42a2      	cmp	r2, r4
 80075ac:	d12b      	bne.n	8007606 <_malloc_r+0xe2>
 80075ae:	2200      	movs	r2, #0
 80075b0:	605a      	str	r2, [r3, #4]
 80075b2:	e00f      	b.n	80075d4 <_malloc_r+0xb0>
 80075b4:	6822      	ldr	r2, [r4, #0]
 80075b6:	1b52      	subs	r2, r2, r5
 80075b8:	d41f      	bmi.n	80075fa <_malloc_r+0xd6>
 80075ba:	2a0b      	cmp	r2, #11
 80075bc:	d917      	bls.n	80075ee <_malloc_r+0xca>
 80075be:	1961      	adds	r1, r4, r5
 80075c0:	42a3      	cmp	r3, r4
 80075c2:	6025      	str	r5, [r4, #0]
 80075c4:	bf18      	it	ne
 80075c6:	6059      	strne	r1, [r3, #4]
 80075c8:	6863      	ldr	r3, [r4, #4]
 80075ca:	bf08      	it	eq
 80075cc:	f8c8 1000 	streq.w	r1, [r8]
 80075d0:	5162      	str	r2, [r4, r5]
 80075d2:	604b      	str	r3, [r1, #4]
 80075d4:	4638      	mov	r0, r7
 80075d6:	f104 060b 	add.w	r6, r4, #11
 80075da:	f000 f829 	bl	8007630 <__malloc_unlock>
 80075de:	f026 0607 	bic.w	r6, r6, #7
 80075e2:	1d23      	adds	r3, r4, #4
 80075e4:	1af2      	subs	r2, r6, r3
 80075e6:	d0ae      	beq.n	8007546 <_malloc_r+0x22>
 80075e8:	1b9b      	subs	r3, r3, r6
 80075ea:	50a3      	str	r3, [r4, r2]
 80075ec:	e7ab      	b.n	8007546 <_malloc_r+0x22>
 80075ee:	42a3      	cmp	r3, r4
 80075f0:	6862      	ldr	r2, [r4, #4]
 80075f2:	d1dd      	bne.n	80075b0 <_malloc_r+0x8c>
 80075f4:	f8c8 2000 	str.w	r2, [r8]
 80075f8:	e7ec      	b.n	80075d4 <_malloc_r+0xb0>
 80075fa:	4623      	mov	r3, r4
 80075fc:	6864      	ldr	r4, [r4, #4]
 80075fe:	e7ac      	b.n	800755a <_malloc_r+0x36>
 8007600:	4634      	mov	r4, r6
 8007602:	6876      	ldr	r6, [r6, #4]
 8007604:	e7b4      	b.n	8007570 <_malloc_r+0x4c>
 8007606:	4613      	mov	r3, r2
 8007608:	e7cc      	b.n	80075a4 <_malloc_r+0x80>
 800760a:	230c      	movs	r3, #12
 800760c:	603b      	str	r3, [r7, #0]
 800760e:	4638      	mov	r0, r7
 8007610:	f000 f80e 	bl	8007630 <__malloc_unlock>
 8007614:	e797      	b.n	8007546 <_malloc_r+0x22>
 8007616:	6025      	str	r5, [r4, #0]
 8007618:	e7dc      	b.n	80075d4 <_malloc_r+0xb0>
 800761a:	605b      	str	r3, [r3, #4]
 800761c:	deff      	udf	#255	; 0xff
 800761e:	bf00      	nop
 8007620:	20000a68 	.word	0x20000a68

08007624 <__malloc_lock>:
 8007624:	4801      	ldr	r0, [pc, #4]	; (800762c <__malloc_lock+0x8>)
 8007626:	f7ff bf0e 	b.w	8007446 <__retarget_lock_acquire_recursive>
 800762a:	bf00      	nop
 800762c:	20000a64 	.word	0x20000a64

08007630 <__malloc_unlock>:
 8007630:	4801      	ldr	r0, [pc, #4]	; (8007638 <__malloc_unlock+0x8>)
 8007632:	f7ff bf09 	b.w	8007448 <__retarget_lock_release_recursive>
 8007636:	bf00      	nop
 8007638:	20000a64 	.word	0x20000a64

0800763c <__ssputs_r>:
 800763c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007640:	688e      	ldr	r6, [r1, #8]
 8007642:	461f      	mov	r7, r3
 8007644:	42be      	cmp	r6, r7
 8007646:	680b      	ldr	r3, [r1, #0]
 8007648:	4682      	mov	sl, r0
 800764a:	460c      	mov	r4, r1
 800764c:	4690      	mov	r8, r2
 800764e:	d82c      	bhi.n	80076aa <__ssputs_r+0x6e>
 8007650:	898a      	ldrh	r2, [r1, #12]
 8007652:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007656:	d026      	beq.n	80076a6 <__ssputs_r+0x6a>
 8007658:	6965      	ldr	r5, [r4, #20]
 800765a:	6909      	ldr	r1, [r1, #16]
 800765c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007660:	eba3 0901 	sub.w	r9, r3, r1
 8007664:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007668:	1c7b      	adds	r3, r7, #1
 800766a:	444b      	add	r3, r9
 800766c:	106d      	asrs	r5, r5, #1
 800766e:	429d      	cmp	r5, r3
 8007670:	bf38      	it	cc
 8007672:	461d      	movcc	r5, r3
 8007674:	0553      	lsls	r3, r2, #21
 8007676:	d527      	bpl.n	80076c8 <__ssputs_r+0x8c>
 8007678:	4629      	mov	r1, r5
 800767a:	f7ff ff53 	bl	8007524 <_malloc_r>
 800767e:	4606      	mov	r6, r0
 8007680:	b360      	cbz	r0, 80076dc <__ssputs_r+0xa0>
 8007682:	6921      	ldr	r1, [r4, #16]
 8007684:	464a      	mov	r2, r9
 8007686:	f000 fc1d 	bl	8007ec4 <memcpy>
 800768a:	89a3      	ldrh	r3, [r4, #12]
 800768c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007694:	81a3      	strh	r3, [r4, #12]
 8007696:	6126      	str	r6, [r4, #16]
 8007698:	6165      	str	r5, [r4, #20]
 800769a:	444e      	add	r6, r9
 800769c:	eba5 0509 	sub.w	r5, r5, r9
 80076a0:	6026      	str	r6, [r4, #0]
 80076a2:	60a5      	str	r5, [r4, #8]
 80076a4:	463e      	mov	r6, r7
 80076a6:	42be      	cmp	r6, r7
 80076a8:	d900      	bls.n	80076ac <__ssputs_r+0x70>
 80076aa:	463e      	mov	r6, r7
 80076ac:	6820      	ldr	r0, [r4, #0]
 80076ae:	4632      	mov	r2, r6
 80076b0:	4641      	mov	r1, r8
 80076b2:	f000 fbbb 	bl	8007e2c <memmove>
 80076b6:	68a3      	ldr	r3, [r4, #8]
 80076b8:	1b9b      	subs	r3, r3, r6
 80076ba:	60a3      	str	r3, [r4, #8]
 80076bc:	6823      	ldr	r3, [r4, #0]
 80076be:	4433      	add	r3, r6
 80076c0:	6023      	str	r3, [r4, #0]
 80076c2:	2000      	movs	r0, #0
 80076c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c8:	462a      	mov	r2, r5
 80076ca:	f000 fc09 	bl	8007ee0 <_realloc_r>
 80076ce:	4606      	mov	r6, r0
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d1e0      	bne.n	8007696 <__ssputs_r+0x5a>
 80076d4:	6921      	ldr	r1, [r4, #16]
 80076d6:	4650      	mov	r0, sl
 80076d8:	f7ff feb8 	bl	800744c <_free_r>
 80076dc:	230c      	movs	r3, #12
 80076de:	f8ca 3000 	str.w	r3, [sl]
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076e8:	81a3      	strh	r3, [r4, #12]
 80076ea:	f04f 30ff 	mov.w	r0, #4294967295
 80076ee:	e7e9      	b.n	80076c4 <__ssputs_r+0x88>

080076f0 <_svfiprintf_r>:
 80076f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f4:	4698      	mov	r8, r3
 80076f6:	898b      	ldrh	r3, [r1, #12]
 80076f8:	061b      	lsls	r3, r3, #24
 80076fa:	b09d      	sub	sp, #116	; 0x74
 80076fc:	4607      	mov	r7, r0
 80076fe:	460d      	mov	r5, r1
 8007700:	4614      	mov	r4, r2
 8007702:	d50e      	bpl.n	8007722 <_svfiprintf_r+0x32>
 8007704:	690b      	ldr	r3, [r1, #16]
 8007706:	b963      	cbnz	r3, 8007722 <_svfiprintf_r+0x32>
 8007708:	2140      	movs	r1, #64	; 0x40
 800770a:	f7ff ff0b 	bl	8007524 <_malloc_r>
 800770e:	6028      	str	r0, [r5, #0]
 8007710:	6128      	str	r0, [r5, #16]
 8007712:	b920      	cbnz	r0, 800771e <_svfiprintf_r+0x2e>
 8007714:	230c      	movs	r3, #12
 8007716:	603b      	str	r3, [r7, #0]
 8007718:	f04f 30ff 	mov.w	r0, #4294967295
 800771c:	e0d0      	b.n	80078c0 <_svfiprintf_r+0x1d0>
 800771e:	2340      	movs	r3, #64	; 0x40
 8007720:	616b      	str	r3, [r5, #20]
 8007722:	2300      	movs	r3, #0
 8007724:	9309      	str	r3, [sp, #36]	; 0x24
 8007726:	2320      	movs	r3, #32
 8007728:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800772c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007730:	2330      	movs	r3, #48	; 0x30
 8007732:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80078d8 <_svfiprintf_r+0x1e8>
 8007736:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800773a:	f04f 0901 	mov.w	r9, #1
 800773e:	4623      	mov	r3, r4
 8007740:	469a      	mov	sl, r3
 8007742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007746:	b10a      	cbz	r2, 800774c <_svfiprintf_r+0x5c>
 8007748:	2a25      	cmp	r2, #37	; 0x25
 800774a:	d1f9      	bne.n	8007740 <_svfiprintf_r+0x50>
 800774c:	ebba 0b04 	subs.w	fp, sl, r4
 8007750:	d00b      	beq.n	800776a <_svfiprintf_r+0x7a>
 8007752:	465b      	mov	r3, fp
 8007754:	4622      	mov	r2, r4
 8007756:	4629      	mov	r1, r5
 8007758:	4638      	mov	r0, r7
 800775a:	f7ff ff6f 	bl	800763c <__ssputs_r>
 800775e:	3001      	adds	r0, #1
 8007760:	f000 80a9 	beq.w	80078b6 <_svfiprintf_r+0x1c6>
 8007764:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007766:	445a      	add	r2, fp
 8007768:	9209      	str	r2, [sp, #36]	; 0x24
 800776a:	f89a 3000 	ldrb.w	r3, [sl]
 800776e:	2b00      	cmp	r3, #0
 8007770:	f000 80a1 	beq.w	80078b6 <_svfiprintf_r+0x1c6>
 8007774:	2300      	movs	r3, #0
 8007776:	f04f 32ff 	mov.w	r2, #4294967295
 800777a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800777e:	f10a 0a01 	add.w	sl, sl, #1
 8007782:	9304      	str	r3, [sp, #16]
 8007784:	9307      	str	r3, [sp, #28]
 8007786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800778a:	931a      	str	r3, [sp, #104]	; 0x68
 800778c:	4654      	mov	r4, sl
 800778e:	2205      	movs	r2, #5
 8007790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007794:	4850      	ldr	r0, [pc, #320]	; (80078d8 <_svfiprintf_r+0x1e8>)
 8007796:	f7f8 fd2b 	bl	80001f0 <memchr>
 800779a:	9a04      	ldr	r2, [sp, #16]
 800779c:	b9d8      	cbnz	r0, 80077d6 <_svfiprintf_r+0xe6>
 800779e:	06d0      	lsls	r0, r2, #27
 80077a0:	bf44      	itt	mi
 80077a2:	2320      	movmi	r3, #32
 80077a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077a8:	0711      	lsls	r1, r2, #28
 80077aa:	bf44      	itt	mi
 80077ac:	232b      	movmi	r3, #43	; 0x2b
 80077ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077b2:	f89a 3000 	ldrb.w	r3, [sl]
 80077b6:	2b2a      	cmp	r3, #42	; 0x2a
 80077b8:	d015      	beq.n	80077e6 <_svfiprintf_r+0xf6>
 80077ba:	9a07      	ldr	r2, [sp, #28]
 80077bc:	4654      	mov	r4, sl
 80077be:	2000      	movs	r0, #0
 80077c0:	f04f 0c0a 	mov.w	ip, #10
 80077c4:	4621      	mov	r1, r4
 80077c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077ca:	3b30      	subs	r3, #48	; 0x30
 80077cc:	2b09      	cmp	r3, #9
 80077ce:	d94d      	bls.n	800786c <_svfiprintf_r+0x17c>
 80077d0:	b1b0      	cbz	r0, 8007800 <_svfiprintf_r+0x110>
 80077d2:	9207      	str	r2, [sp, #28]
 80077d4:	e014      	b.n	8007800 <_svfiprintf_r+0x110>
 80077d6:	eba0 0308 	sub.w	r3, r0, r8
 80077da:	fa09 f303 	lsl.w	r3, r9, r3
 80077de:	4313      	orrs	r3, r2
 80077e0:	9304      	str	r3, [sp, #16]
 80077e2:	46a2      	mov	sl, r4
 80077e4:	e7d2      	b.n	800778c <_svfiprintf_r+0x9c>
 80077e6:	9b03      	ldr	r3, [sp, #12]
 80077e8:	1d19      	adds	r1, r3, #4
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	9103      	str	r1, [sp, #12]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	bfbb      	ittet	lt
 80077f2:	425b      	neglt	r3, r3
 80077f4:	f042 0202 	orrlt.w	r2, r2, #2
 80077f8:	9307      	strge	r3, [sp, #28]
 80077fa:	9307      	strlt	r3, [sp, #28]
 80077fc:	bfb8      	it	lt
 80077fe:	9204      	strlt	r2, [sp, #16]
 8007800:	7823      	ldrb	r3, [r4, #0]
 8007802:	2b2e      	cmp	r3, #46	; 0x2e
 8007804:	d10c      	bne.n	8007820 <_svfiprintf_r+0x130>
 8007806:	7863      	ldrb	r3, [r4, #1]
 8007808:	2b2a      	cmp	r3, #42	; 0x2a
 800780a:	d134      	bne.n	8007876 <_svfiprintf_r+0x186>
 800780c:	9b03      	ldr	r3, [sp, #12]
 800780e:	1d1a      	adds	r2, r3, #4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	9203      	str	r2, [sp, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	bfb8      	it	lt
 8007818:	f04f 33ff 	movlt.w	r3, #4294967295
 800781c:	3402      	adds	r4, #2
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80078e8 <_svfiprintf_r+0x1f8>
 8007824:	7821      	ldrb	r1, [r4, #0]
 8007826:	2203      	movs	r2, #3
 8007828:	4650      	mov	r0, sl
 800782a:	f7f8 fce1 	bl	80001f0 <memchr>
 800782e:	b138      	cbz	r0, 8007840 <_svfiprintf_r+0x150>
 8007830:	9b04      	ldr	r3, [sp, #16]
 8007832:	eba0 000a 	sub.w	r0, r0, sl
 8007836:	2240      	movs	r2, #64	; 0x40
 8007838:	4082      	lsls	r2, r0
 800783a:	4313      	orrs	r3, r2
 800783c:	3401      	adds	r4, #1
 800783e:	9304      	str	r3, [sp, #16]
 8007840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007844:	4825      	ldr	r0, [pc, #148]	; (80078dc <_svfiprintf_r+0x1ec>)
 8007846:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800784a:	2206      	movs	r2, #6
 800784c:	f7f8 fcd0 	bl	80001f0 <memchr>
 8007850:	2800      	cmp	r0, #0
 8007852:	d038      	beq.n	80078c6 <_svfiprintf_r+0x1d6>
 8007854:	4b22      	ldr	r3, [pc, #136]	; (80078e0 <_svfiprintf_r+0x1f0>)
 8007856:	bb1b      	cbnz	r3, 80078a0 <_svfiprintf_r+0x1b0>
 8007858:	9b03      	ldr	r3, [sp, #12]
 800785a:	3307      	adds	r3, #7
 800785c:	f023 0307 	bic.w	r3, r3, #7
 8007860:	3308      	adds	r3, #8
 8007862:	9303      	str	r3, [sp, #12]
 8007864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007866:	4433      	add	r3, r6
 8007868:	9309      	str	r3, [sp, #36]	; 0x24
 800786a:	e768      	b.n	800773e <_svfiprintf_r+0x4e>
 800786c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007870:	460c      	mov	r4, r1
 8007872:	2001      	movs	r0, #1
 8007874:	e7a6      	b.n	80077c4 <_svfiprintf_r+0xd4>
 8007876:	2300      	movs	r3, #0
 8007878:	3401      	adds	r4, #1
 800787a:	9305      	str	r3, [sp, #20]
 800787c:	4619      	mov	r1, r3
 800787e:	f04f 0c0a 	mov.w	ip, #10
 8007882:	4620      	mov	r0, r4
 8007884:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007888:	3a30      	subs	r2, #48	; 0x30
 800788a:	2a09      	cmp	r2, #9
 800788c:	d903      	bls.n	8007896 <_svfiprintf_r+0x1a6>
 800788e:	2b00      	cmp	r3, #0
 8007890:	d0c6      	beq.n	8007820 <_svfiprintf_r+0x130>
 8007892:	9105      	str	r1, [sp, #20]
 8007894:	e7c4      	b.n	8007820 <_svfiprintf_r+0x130>
 8007896:	fb0c 2101 	mla	r1, ip, r1, r2
 800789a:	4604      	mov	r4, r0
 800789c:	2301      	movs	r3, #1
 800789e:	e7f0      	b.n	8007882 <_svfiprintf_r+0x192>
 80078a0:	ab03      	add	r3, sp, #12
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	462a      	mov	r2, r5
 80078a6:	4b0f      	ldr	r3, [pc, #60]	; (80078e4 <_svfiprintf_r+0x1f4>)
 80078a8:	a904      	add	r1, sp, #16
 80078aa:	4638      	mov	r0, r7
 80078ac:	f3af 8000 	nop.w
 80078b0:	1c42      	adds	r2, r0, #1
 80078b2:	4606      	mov	r6, r0
 80078b4:	d1d6      	bne.n	8007864 <_svfiprintf_r+0x174>
 80078b6:	89ab      	ldrh	r3, [r5, #12]
 80078b8:	065b      	lsls	r3, r3, #25
 80078ba:	f53f af2d 	bmi.w	8007718 <_svfiprintf_r+0x28>
 80078be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80078c0:	b01d      	add	sp, #116	; 0x74
 80078c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c6:	ab03      	add	r3, sp, #12
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	462a      	mov	r2, r5
 80078cc:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <_svfiprintf_r+0x1f4>)
 80078ce:	a904      	add	r1, sp, #16
 80078d0:	4638      	mov	r0, r7
 80078d2:	f000 f879 	bl	80079c8 <_printf_i>
 80078d6:	e7eb      	b.n	80078b0 <_svfiprintf_r+0x1c0>
 80078d8:	08008274 	.word	0x08008274
 80078dc:	0800827e 	.word	0x0800827e
 80078e0:	00000000 	.word	0x00000000
 80078e4:	0800763d 	.word	0x0800763d
 80078e8:	0800827a 	.word	0x0800827a

080078ec <_printf_common>:
 80078ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f0:	4616      	mov	r6, r2
 80078f2:	4699      	mov	r9, r3
 80078f4:	688a      	ldr	r2, [r1, #8]
 80078f6:	690b      	ldr	r3, [r1, #16]
 80078f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80078fc:	4293      	cmp	r3, r2
 80078fe:	bfb8      	it	lt
 8007900:	4613      	movlt	r3, r2
 8007902:	6033      	str	r3, [r6, #0]
 8007904:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007908:	4607      	mov	r7, r0
 800790a:	460c      	mov	r4, r1
 800790c:	b10a      	cbz	r2, 8007912 <_printf_common+0x26>
 800790e:	3301      	adds	r3, #1
 8007910:	6033      	str	r3, [r6, #0]
 8007912:	6823      	ldr	r3, [r4, #0]
 8007914:	0699      	lsls	r1, r3, #26
 8007916:	bf42      	ittt	mi
 8007918:	6833      	ldrmi	r3, [r6, #0]
 800791a:	3302      	addmi	r3, #2
 800791c:	6033      	strmi	r3, [r6, #0]
 800791e:	6825      	ldr	r5, [r4, #0]
 8007920:	f015 0506 	ands.w	r5, r5, #6
 8007924:	d106      	bne.n	8007934 <_printf_common+0x48>
 8007926:	f104 0a19 	add.w	sl, r4, #25
 800792a:	68e3      	ldr	r3, [r4, #12]
 800792c:	6832      	ldr	r2, [r6, #0]
 800792e:	1a9b      	subs	r3, r3, r2
 8007930:	42ab      	cmp	r3, r5
 8007932:	dc26      	bgt.n	8007982 <_printf_common+0x96>
 8007934:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007938:	1e13      	subs	r3, r2, #0
 800793a:	6822      	ldr	r2, [r4, #0]
 800793c:	bf18      	it	ne
 800793e:	2301      	movne	r3, #1
 8007940:	0692      	lsls	r2, r2, #26
 8007942:	d42b      	bmi.n	800799c <_printf_common+0xb0>
 8007944:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007948:	4649      	mov	r1, r9
 800794a:	4638      	mov	r0, r7
 800794c:	47c0      	blx	r8
 800794e:	3001      	adds	r0, #1
 8007950:	d01e      	beq.n	8007990 <_printf_common+0xa4>
 8007952:	6823      	ldr	r3, [r4, #0]
 8007954:	6922      	ldr	r2, [r4, #16]
 8007956:	f003 0306 	and.w	r3, r3, #6
 800795a:	2b04      	cmp	r3, #4
 800795c:	bf02      	ittt	eq
 800795e:	68e5      	ldreq	r5, [r4, #12]
 8007960:	6833      	ldreq	r3, [r6, #0]
 8007962:	1aed      	subeq	r5, r5, r3
 8007964:	68a3      	ldr	r3, [r4, #8]
 8007966:	bf0c      	ite	eq
 8007968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800796c:	2500      	movne	r5, #0
 800796e:	4293      	cmp	r3, r2
 8007970:	bfc4      	itt	gt
 8007972:	1a9b      	subgt	r3, r3, r2
 8007974:	18ed      	addgt	r5, r5, r3
 8007976:	2600      	movs	r6, #0
 8007978:	341a      	adds	r4, #26
 800797a:	42b5      	cmp	r5, r6
 800797c:	d11a      	bne.n	80079b4 <_printf_common+0xc8>
 800797e:	2000      	movs	r0, #0
 8007980:	e008      	b.n	8007994 <_printf_common+0xa8>
 8007982:	2301      	movs	r3, #1
 8007984:	4652      	mov	r2, sl
 8007986:	4649      	mov	r1, r9
 8007988:	4638      	mov	r0, r7
 800798a:	47c0      	blx	r8
 800798c:	3001      	adds	r0, #1
 800798e:	d103      	bne.n	8007998 <_printf_common+0xac>
 8007990:	f04f 30ff 	mov.w	r0, #4294967295
 8007994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007998:	3501      	adds	r5, #1
 800799a:	e7c6      	b.n	800792a <_printf_common+0x3e>
 800799c:	18e1      	adds	r1, r4, r3
 800799e:	1c5a      	adds	r2, r3, #1
 80079a0:	2030      	movs	r0, #48	; 0x30
 80079a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079a6:	4422      	add	r2, r4
 80079a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80079b0:	3302      	adds	r3, #2
 80079b2:	e7c7      	b.n	8007944 <_printf_common+0x58>
 80079b4:	2301      	movs	r3, #1
 80079b6:	4622      	mov	r2, r4
 80079b8:	4649      	mov	r1, r9
 80079ba:	4638      	mov	r0, r7
 80079bc:	47c0      	blx	r8
 80079be:	3001      	adds	r0, #1
 80079c0:	d0e6      	beq.n	8007990 <_printf_common+0xa4>
 80079c2:	3601      	adds	r6, #1
 80079c4:	e7d9      	b.n	800797a <_printf_common+0x8e>
	...

080079c8 <_printf_i>:
 80079c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079cc:	7e0f      	ldrb	r7, [r1, #24]
 80079ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80079d0:	2f78      	cmp	r7, #120	; 0x78
 80079d2:	4691      	mov	r9, r2
 80079d4:	4680      	mov	r8, r0
 80079d6:	460c      	mov	r4, r1
 80079d8:	469a      	mov	sl, r3
 80079da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80079de:	d807      	bhi.n	80079f0 <_printf_i+0x28>
 80079e0:	2f62      	cmp	r7, #98	; 0x62
 80079e2:	d80a      	bhi.n	80079fa <_printf_i+0x32>
 80079e4:	2f00      	cmp	r7, #0
 80079e6:	f000 80d4 	beq.w	8007b92 <_printf_i+0x1ca>
 80079ea:	2f58      	cmp	r7, #88	; 0x58
 80079ec:	f000 80c0 	beq.w	8007b70 <_printf_i+0x1a8>
 80079f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80079f8:	e03a      	b.n	8007a70 <_printf_i+0xa8>
 80079fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80079fe:	2b15      	cmp	r3, #21
 8007a00:	d8f6      	bhi.n	80079f0 <_printf_i+0x28>
 8007a02:	a101      	add	r1, pc, #4	; (adr r1, 8007a08 <_printf_i+0x40>)
 8007a04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a08:	08007a61 	.word	0x08007a61
 8007a0c:	08007a75 	.word	0x08007a75
 8007a10:	080079f1 	.word	0x080079f1
 8007a14:	080079f1 	.word	0x080079f1
 8007a18:	080079f1 	.word	0x080079f1
 8007a1c:	080079f1 	.word	0x080079f1
 8007a20:	08007a75 	.word	0x08007a75
 8007a24:	080079f1 	.word	0x080079f1
 8007a28:	080079f1 	.word	0x080079f1
 8007a2c:	080079f1 	.word	0x080079f1
 8007a30:	080079f1 	.word	0x080079f1
 8007a34:	08007b79 	.word	0x08007b79
 8007a38:	08007aa1 	.word	0x08007aa1
 8007a3c:	08007b33 	.word	0x08007b33
 8007a40:	080079f1 	.word	0x080079f1
 8007a44:	080079f1 	.word	0x080079f1
 8007a48:	08007b9b 	.word	0x08007b9b
 8007a4c:	080079f1 	.word	0x080079f1
 8007a50:	08007aa1 	.word	0x08007aa1
 8007a54:	080079f1 	.word	0x080079f1
 8007a58:	080079f1 	.word	0x080079f1
 8007a5c:	08007b3b 	.word	0x08007b3b
 8007a60:	682b      	ldr	r3, [r5, #0]
 8007a62:	1d1a      	adds	r2, r3, #4
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	602a      	str	r2, [r5, #0]
 8007a68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a70:	2301      	movs	r3, #1
 8007a72:	e09f      	b.n	8007bb4 <_printf_i+0x1ec>
 8007a74:	6820      	ldr	r0, [r4, #0]
 8007a76:	682b      	ldr	r3, [r5, #0]
 8007a78:	0607      	lsls	r7, r0, #24
 8007a7a:	f103 0104 	add.w	r1, r3, #4
 8007a7e:	6029      	str	r1, [r5, #0]
 8007a80:	d501      	bpl.n	8007a86 <_printf_i+0xbe>
 8007a82:	681e      	ldr	r6, [r3, #0]
 8007a84:	e003      	b.n	8007a8e <_printf_i+0xc6>
 8007a86:	0646      	lsls	r6, r0, #25
 8007a88:	d5fb      	bpl.n	8007a82 <_printf_i+0xba>
 8007a8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007a8e:	2e00      	cmp	r6, #0
 8007a90:	da03      	bge.n	8007a9a <_printf_i+0xd2>
 8007a92:	232d      	movs	r3, #45	; 0x2d
 8007a94:	4276      	negs	r6, r6
 8007a96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a9a:	485a      	ldr	r0, [pc, #360]	; (8007c04 <_printf_i+0x23c>)
 8007a9c:	230a      	movs	r3, #10
 8007a9e:	e012      	b.n	8007ac6 <_printf_i+0xfe>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	6820      	ldr	r0, [r4, #0]
 8007aa4:	1d19      	adds	r1, r3, #4
 8007aa6:	6029      	str	r1, [r5, #0]
 8007aa8:	0605      	lsls	r5, r0, #24
 8007aaa:	d501      	bpl.n	8007ab0 <_printf_i+0xe8>
 8007aac:	681e      	ldr	r6, [r3, #0]
 8007aae:	e002      	b.n	8007ab6 <_printf_i+0xee>
 8007ab0:	0641      	lsls	r1, r0, #25
 8007ab2:	d5fb      	bpl.n	8007aac <_printf_i+0xe4>
 8007ab4:	881e      	ldrh	r6, [r3, #0]
 8007ab6:	4853      	ldr	r0, [pc, #332]	; (8007c04 <_printf_i+0x23c>)
 8007ab8:	2f6f      	cmp	r7, #111	; 0x6f
 8007aba:	bf0c      	ite	eq
 8007abc:	2308      	moveq	r3, #8
 8007abe:	230a      	movne	r3, #10
 8007ac0:	2100      	movs	r1, #0
 8007ac2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ac6:	6865      	ldr	r5, [r4, #4]
 8007ac8:	60a5      	str	r5, [r4, #8]
 8007aca:	2d00      	cmp	r5, #0
 8007acc:	bfa2      	ittt	ge
 8007ace:	6821      	ldrge	r1, [r4, #0]
 8007ad0:	f021 0104 	bicge.w	r1, r1, #4
 8007ad4:	6021      	strge	r1, [r4, #0]
 8007ad6:	b90e      	cbnz	r6, 8007adc <_printf_i+0x114>
 8007ad8:	2d00      	cmp	r5, #0
 8007ada:	d04b      	beq.n	8007b74 <_printf_i+0x1ac>
 8007adc:	4615      	mov	r5, r2
 8007ade:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ae2:	fb03 6711 	mls	r7, r3, r1, r6
 8007ae6:	5dc7      	ldrb	r7, [r0, r7]
 8007ae8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007aec:	4637      	mov	r7, r6
 8007aee:	42bb      	cmp	r3, r7
 8007af0:	460e      	mov	r6, r1
 8007af2:	d9f4      	bls.n	8007ade <_printf_i+0x116>
 8007af4:	2b08      	cmp	r3, #8
 8007af6:	d10b      	bne.n	8007b10 <_printf_i+0x148>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	07de      	lsls	r6, r3, #31
 8007afc:	d508      	bpl.n	8007b10 <_printf_i+0x148>
 8007afe:	6923      	ldr	r3, [r4, #16]
 8007b00:	6861      	ldr	r1, [r4, #4]
 8007b02:	4299      	cmp	r1, r3
 8007b04:	bfde      	ittt	le
 8007b06:	2330      	movle	r3, #48	; 0x30
 8007b08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b10:	1b52      	subs	r2, r2, r5
 8007b12:	6122      	str	r2, [r4, #16]
 8007b14:	f8cd a000 	str.w	sl, [sp]
 8007b18:	464b      	mov	r3, r9
 8007b1a:	aa03      	add	r2, sp, #12
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	4640      	mov	r0, r8
 8007b20:	f7ff fee4 	bl	80078ec <_printf_common>
 8007b24:	3001      	adds	r0, #1
 8007b26:	d14a      	bne.n	8007bbe <_printf_i+0x1f6>
 8007b28:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2c:	b004      	add	sp, #16
 8007b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b32:	6823      	ldr	r3, [r4, #0]
 8007b34:	f043 0320 	orr.w	r3, r3, #32
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	4833      	ldr	r0, [pc, #204]	; (8007c08 <_printf_i+0x240>)
 8007b3c:	2778      	movs	r7, #120	; 0x78
 8007b3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	6829      	ldr	r1, [r5, #0]
 8007b46:	061f      	lsls	r7, r3, #24
 8007b48:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b4c:	d402      	bmi.n	8007b54 <_printf_i+0x18c>
 8007b4e:	065f      	lsls	r7, r3, #25
 8007b50:	bf48      	it	mi
 8007b52:	b2b6      	uxthmi	r6, r6
 8007b54:	07df      	lsls	r7, r3, #31
 8007b56:	bf48      	it	mi
 8007b58:	f043 0320 	orrmi.w	r3, r3, #32
 8007b5c:	6029      	str	r1, [r5, #0]
 8007b5e:	bf48      	it	mi
 8007b60:	6023      	strmi	r3, [r4, #0]
 8007b62:	b91e      	cbnz	r6, 8007b6c <_printf_i+0x1a4>
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	f023 0320 	bic.w	r3, r3, #32
 8007b6a:	6023      	str	r3, [r4, #0]
 8007b6c:	2310      	movs	r3, #16
 8007b6e:	e7a7      	b.n	8007ac0 <_printf_i+0xf8>
 8007b70:	4824      	ldr	r0, [pc, #144]	; (8007c04 <_printf_i+0x23c>)
 8007b72:	e7e4      	b.n	8007b3e <_printf_i+0x176>
 8007b74:	4615      	mov	r5, r2
 8007b76:	e7bd      	b.n	8007af4 <_printf_i+0x12c>
 8007b78:	682b      	ldr	r3, [r5, #0]
 8007b7a:	6826      	ldr	r6, [r4, #0]
 8007b7c:	6961      	ldr	r1, [r4, #20]
 8007b7e:	1d18      	adds	r0, r3, #4
 8007b80:	6028      	str	r0, [r5, #0]
 8007b82:	0635      	lsls	r5, r6, #24
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	d501      	bpl.n	8007b8c <_printf_i+0x1c4>
 8007b88:	6019      	str	r1, [r3, #0]
 8007b8a:	e002      	b.n	8007b92 <_printf_i+0x1ca>
 8007b8c:	0670      	lsls	r0, r6, #25
 8007b8e:	d5fb      	bpl.n	8007b88 <_printf_i+0x1c0>
 8007b90:	8019      	strh	r1, [r3, #0]
 8007b92:	2300      	movs	r3, #0
 8007b94:	6123      	str	r3, [r4, #16]
 8007b96:	4615      	mov	r5, r2
 8007b98:	e7bc      	b.n	8007b14 <_printf_i+0x14c>
 8007b9a:	682b      	ldr	r3, [r5, #0]
 8007b9c:	1d1a      	adds	r2, r3, #4
 8007b9e:	602a      	str	r2, [r5, #0]
 8007ba0:	681d      	ldr	r5, [r3, #0]
 8007ba2:	6862      	ldr	r2, [r4, #4]
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	f7f8 fb22 	bl	80001f0 <memchr>
 8007bac:	b108      	cbz	r0, 8007bb2 <_printf_i+0x1ea>
 8007bae:	1b40      	subs	r0, r0, r5
 8007bb0:	6060      	str	r0, [r4, #4]
 8007bb2:	6863      	ldr	r3, [r4, #4]
 8007bb4:	6123      	str	r3, [r4, #16]
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bbc:	e7aa      	b.n	8007b14 <_printf_i+0x14c>
 8007bbe:	6923      	ldr	r3, [r4, #16]
 8007bc0:	462a      	mov	r2, r5
 8007bc2:	4649      	mov	r1, r9
 8007bc4:	4640      	mov	r0, r8
 8007bc6:	47d0      	blx	sl
 8007bc8:	3001      	adds	r0, #1
 8007bca:	d0ad      	beq.n	8007b28 <_printf_i+0x160>
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	079b      	lsls	r3, r3, #30
 8007bd0:	d413      	bmi.n	8007bfa <_printf_i+0x232>
 8007bd2:	68e0      	ldr	r0, [r4, #12]
 8007bd4:	9b03      	ldr	r3, [sp, #12]
 8007bd6:	4298      	cmp	r0, r3
 8007bd8:	bfb8      	it	lt
 8007bda:	4618      	movlt	r0, r3
 8007bdc:	e7a6      	b.n	8007b2c <_printf_i+0x164>
 8007bde:	2301      	movs	r3, #1
 8007be0:	4632      	mov	r2, r6
 8007be2:	4649      	mov	r1, r9
 8007be4:	4640      	mov	r0, r8
 8007be6:	47d0      	blx	sl
 8007be8:	3001      	adds	r0, #1
 8007bea:	d09d      	beq.n	8007b28 <_printf_i+0x160>
 8007bec:	3501      	adds	r5, #1
 8007bee:	68e3      	ldr	r3, [r4, #12]
 8007bf0:	9903      	ldr	r1, [sp, #12]
 8007bf2:	1a5b      	subs	r3, r3, r1
 8007bf4:	42ab      	cmp	r3, r5
 8007bf6:	dcf2      	bgt.n	8007bde <_printf_i+0x216>
 8007bf8:	e7eb      	b.n	8007bd2 <_printf_i+0x20a>
 8007bfa:	2500      	movs	r5, #0
 8007bfc:	f104 0619 	add.w	r6, r4, #25
 8007c00:	e7f5      	b.n	8007bee <_printf_i+0x226>
 8007c02:	bf00      	nop
 8007c04:	08008285 	.word	0x08008285
 8007c08:	08008296 	.word	0x08008296

08007c0c <__sflush_r>:
 8007c0c:	898a      	ldrh	r2, [r1, #12]
 8007c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c12:	4605      	mov	r5, r0
 8007c14:	0710      	lsls	r0, r2, #28
 8007c16:	460c      	mov	r4, r1
 8007c18:	d458      	bmi.n	8007ccc <__sflush_r+0xc0>
 8007c1a:	684b      	ldr	r3, [r1, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	dc05      	bgt.n	8007c2c <__sflush_r+0x20>
 8007c20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	dc02      	bgt.n	8007c2c <__sflush_r+0x20>
 8007c26:	2000      	movs	r0, #0
 8007c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c2e:	2e00      	cmp	r6, #0
 8007c30:	d0f9      	beq.n	8007c26 <__sflush_r+0x1a>
 8007c32:	2300      	movs	r3, #0
 8007c34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c38:	682f      	ldr	r7, [r5, #0]
 8007c3a:	6a21      	ldr	r1, [r4, #32]
 8007c3c:	602b      	str	r3, [r5, #0]
 8007c3e:	d032      	beq.n	8007ca6 <__sflush_r+0x9a>
 8007c40:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	075a      	lsls	r2, r3, #29
 8007c46:	d505      	bpl.n	8007c54 <__sflush_r+0x48>
 8007c48:	6863      	ldr	r3, [r4, #4]
 8007c4a:	1ac0      	subs	r0, r0, r3
 8007c4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c4e:	b10b      	cbz	r3, 8007c54 <__sflush_r+0x48>
 8007c50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c52:	1ac0      	subs	r0, r0, r3
 8007c54:	2300      	movs	r3, #0
 8007c56:	4602      	mov	r2, r0
 8007c58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c5a:	6a21      	ldr	r1, [r4, #32]
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	47b0      	blx	r6
 8007c60:	1c43      	adds	r3, r0, #1
 8007c62:	89a3      	ldrh	r3, [r4, #12]
 8007c64:	d106      	bne.n	8007c74 <__sflush_r+0x68>
 8007c66:	6829      	ldr	r1, [r5, #0]
 8007c68:	291d      	cmp	r1, #29
 8007c6a:	d82b      	bhi.n	8007cc4 <__sflush_r+0xb8>
 8007c6c:	4a29      	ldr	r2, [pc, #164]	; (8007d14 <__sflush_r+0x108>)
 8007c6e:	410a      	asrs	r2, r1
 8007c70:	07d6      	lsls	r6, r2, #31
 8007c72:	d427      	bmi.n	8007cc4 <__sflush_r+0xb8>
 8007c74:	2200      	movs	r2, #0
 8007c76:	6062      	str	r2, [r4, #4]
 8007c78:	04d9      	lsls	r1, r3, #19
 8007c7a:	6922      	ldr	r2, [r4, #16]
 8007c7c:	6022      	str	r2, [r4, #0]
 8007c7e:	d504      	bpl.n	8007c8a <__sflush_r+0x7e>
 8007c80:	1c42      	adds	r2, r0, #1
 8007c82:	d101      	bne.n	8007c88 <__sflush_r+0x7c>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	b903      	cbnz	r3, 8007c8a <__sflush_r+0x7e>
 8007c88:	6560      	str	r0, [r4, #84]	; 0x54
 8007c8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c8c:	602f      	str	r7, [r5, #0]
 8007c8e:	2900      	cmp	r1, #0
 8007c90:	d0c9      	beq.n	8007c26 <__sflush_r+0x1a>
 8007c92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c96:	4299      	cmp	r1, r3
 8007c98:	d002      	beq.n	8007ca0 <__sflush_r+0x94>
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	f7ff fbd6 	bl	800744c <_free_r>
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	6360      	str	r0, [r4, #52]	; 0x34
 8007ca4:	e7c0      	b.n	8007c28 <__sflush_r+0x1c>
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	4628      	mov	r0, r5
 8007caa:	47b0      	blx	r6
 8007cac:	1c41      	adds	r1, r0, #1
 8007cae:	d1c8      	bne.n	8007c42 <__sflush_r+0x36>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d0c5      	beq.n	8007c42 <__sflush_r+0x36>
 8007cb6:	2b1d      	cmp	r3, #29
 8007cb8:	d001      	beq.n	8007cbe <__sflush_r+0xb2>
 8007cba:	2b16      	cmp	r3, #22
 8007cbc:	d101      	bne.n	8007cc2 <__sflush_r+0xb6>
 8007cbe:	602f      	str	r7, [r5, #0]
 8007cc0:	e7b1      	b.n	8007c26 <__sflush_r+0x1a>
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc8:	81a3      	strh	r3, [r4, #12]
 8007cca:	e7ad      	b.n	8007c28 <__sflush_r+0x1c>
 8007ccc:	690f      	ldr	r7, [r1, #16]
 8007cce:	2f00      	cmp	r7, #0
 8007cd0:	d0a9      	beq.n	8007c26 <__sflush_r+0x1a>
 8007cd2:	0793      	lsls	r3, r2, #30
 8007cd4:	680e      	ldr	r6, [r1, #0]
 8007cd6:	bf08      	it	eq
 8007cd8:	694b      	ldreq	r3, [r1, #20]
 8007cda:	600f      	str	r7, [r1, #0]
 8007cdc:	bf18      	it	ne
 8007cde:	2300      	movne	r3, #0
 8007ce0:	eba6 0807 	sub.w	r8, r6, r7
 8007ce4:	608b      	str	r3, [r1, #8]
 8007ce6:	f1b8 0f00 	cmp.w	r8, #0
 8007cea:	dd9c      	ble.n	8007c26 <__sflush_r+0x1a>
 8007cec:	6a21      	ldr	r1, [r4, #32]
 8007cee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cf0:	4643      	mov	r3, r8
 8007cf2:	463a      	mov	r2, r7
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b0      	blx	r6
 8007cf8:	2800      	cmp	r0, #0
 8007cfa:	dc06      	bgt.n	8007d0a <__sflush_r+0xfe>
 8007cfc:	89a3      	ldrh	r3, [r4, #12]
 8007cfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d02:	81a3      	strh	r3, [r4, #12]
 8007d04:	f04f 30ff 	mov.w	r0, #4294967295
 8007d08:	e78e      	b.n	8007c28 <__sflush_r+0x1c>
 8007d0a:	4407      	add	r7, r0
 8007d0c:	eba8 0800 	sub.w	r8, r8, r0
 8007d10:	e7e9      	b.n	8007ce6 <__sflush_r+0xda>
 8007d12:	bf00      	nop
 8007d14:	dfbffffe 	.word	0xdfbffffe

08007d18 <_fflush_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	690b      	ldr	r3, [r1, #16]
 8007d1c:	4605      	mov	r5, r0
 8007d1e:	460c      	mov	r4, r1
 8007d20:	b913      	cbnz	r3, 8007d28 <_fflush_r+0x10>
 8007d22:	2500      	movs	r5, #0
 8007d24:	4628      	mov	r0, r5
 8007d26:	bd38      	pop	{r3, r4, r5, pc}
 8007d28:	b118      	cbz	r0, 8007d32 <_fflush_r+0x1a>
 8007d2a:	6a03      	ldr	r3, [r0, #32]
 8007d2c:	b90b      	cbnz	r3, 8007d32 <_fflush_r+0x1a>
 8007d2e:	f7ff f987 	bl	8007040 <__sinit>
 8007d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d0f3      	beq.n	8007d22 <_fflush_r+0xa>
 8007d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d3c:	07d0      	lsls	r0, r2, #31
 8007d3e:	d404      	bmi.n	8007d4a <_fflush_r+0x32>
 8007d40:	0599      	lsls	r1, r3, #22
 8007d42:	d402      	bmi.n	8007d4a <_fflush_r+0x32>
 8007d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d46:	f7ff fb7e 	bl	8007446 <__retarget_lock_acquire_recursive>
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	f7ff ff5d 	bl	8007c0c <__sflush_r>
 8007d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d54:	07da      	lsls	r2, r3, #31
 8007d56:	4605      	mov	r5, r0
 8007d58:	d4e4      	bmi.n	8007d24 <_fflush_r+0xc>
 8007d5a:	89a3      	ldrh	r3, [r4, #12]
 8007d5c:	059b      	lsls	r3, r3, #22
 8007d5e:	d4e1      	bmi.n	8007d24 <_fflush_r+0xc>
 8007d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d62:	f7ff fb71 	bl	8007448 <__retarget_lock_release_recursive>
 8007d66:	e7dd      	b.n	8007d24 <_fflush_r+0xc>

08007d68 <__swhatbuf_r>:
 8007d68:	b570      	push	{r4, r5, r6, lr}
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d70:	2900      	cmp	r1, #0
 8007d72:	b096      	sub	sp, #88	; 0x58
 8007d74:	4615      	mov	r5, r2
 8007d76:	461e      	mov	r6, r3
 8007d78:	da0d      	bge.n	8007d96 <__swhatbuf_r+0x2e>
 8007d7a:	89a3      	ldrh	r3, [r4, #12]
 8007d7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007d80:	f04f 0100 	mov.w	r1, #0
 8007d84:	bf0c      	ite	eq
 8007d86:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007d8a:	2340      	movne	r3, #64	; 0x40
 8007d8c:	2000      	movs	r0, #0
 8007d8e:	6031      	str	r1, [r6, #0]
 8007d90:	602b      	str	r3, [r5, #0]
 8007d92:	b016      	add	sp, #88	; 0x58
 8007d94:	bd70      	pop	{r4, r5, r6, pc}
 8007d96:	466a      	mov	r2, sp
 8007d98:	f000 f862 	bl	8007e60 <_fstat_r>
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	dbec      	blt.n	8007d7a <__swhatbuf_r+0x12>
 8007da0:	9901      	ldr	r1, [sp, #4]
 8007da2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007da6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007daa:	4259      	negs	r1, r3
 8007dac:	4159      	adcs	r1, r3
 8007dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007db2:	e7eb      	b.n	8007d8c <__swhatbuf_r+0x24>

08007db4 <__smakebuf_r>:
 8007db4:	898b      	ldrh	r3, [r1, #12]
 8007db6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007db8:	079d      	lsls	r5, r3, #30
 8007dba:	4606      	mov	r6, r0
 8007dbc:	460c      	mov	r4, r1
 8007dbe:	d507      	bpl.n	8007dd0 <__smakebuf_r+0x1c>
 8007dc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007dc4:	6023      	str	r3, [r4, #0]
 8007dc6:	6123      	str	r3, [r4, #16]
 8007dc8:	2301      	movs	r3, #1
 8007dca:	6163      	str	r3, [r4, #20]
 8007dcc:	b002      	add	sp, #8
 8007dce:	bd70      	pop	{r4, r5, r6, pc}
 8007dd0:	ab01      	add	r3, sp, #4
 8007dd2:	466a      	mov	r2, sp
 8007dd4:	f7ff ffc8 	bl	8007d68 <__swhatbuf_r>
 8007dd8:	9900      	ldr	r1, [sp, #0]
 8007dda:	4605      	mov	r5, r0
 8007ddc:	4630      	mov	r0, r6
 8007dde:	f7ff fba1 	bl	8007524 <_malloc_r>
 8007de2:	b948      	cbnz	r0, 8007df8 <__smakebuf_r+0x44>
 8007de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007de8:	059a      	lsls	r2, r3, #22
 8007dea:	d4ef      	bmi.n	8007dcc <__smakebuf_r+0x18>
 8007dec:	f023 0303 	bic.w	r3, r3, #3
 8007df0:	f043 0302 	orr.w	r3, r3, #2
 8007df4:	81a3      	strh	r3, [r4, #12]
 8007df6:	e7e3      	b.n	8007dc0 <__smakebuf_r+0xc>
 8007df8:	89a3      	ldrh	r3, [r4, #12]
 8007dfa:	6020      	str	r0, [r4, #0]
 8007dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e00:	81a3      	strh	r3, [r4, #12]
 8007e02:	9b00      	ldr	r3, [sp, #0]
 8007e04:	6163      	str	r3, [r4, #20]
 8007e06:	9b01      	ldr	r3, [sp, #4]
 8007e08:	6120      	str	r0, [r4, #16]
 8007e0a:	b15b      	cbz	r3, 8007e24 <__smakebuf_r+0x70>
 8007e0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e10:	4630      	mov	r0, r6
 8007e12:	f000 f837 	bl	8007e84 <_isatty_r>
 8007e16:	b128      	cbz	r0, 8007e24 <__smakebuf_r+0x70>
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	f023 0303 	bic.w	r3, r3, #3
 8007e1e:	f043 0301 	orr.w	r3, r3, #1
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	89a3      	ldrh	r3, [r4, #12]
 8007e26:	431d      	orrs	r5, r3
 8007e28:	81a5      	strh	r5, [r4, #12]
 8007e2a:	e7cf      	b.n	8007dcc <__smakebuf_r+0x18>

08007e2c <memmove>:
 8007e2c:	4288      	cmp	r0, r1
 8007e2e:	b510      	push	{r4, lr}
 8007e30:	eb01 0402 	add.w	r4, r1, r2
 8007e34:	d902      	bls.n	8007e3c <memmove+0x10>
 8007e36:	4284      	cmp	r4, r0
 8007e38:	4623      	mov	r3, r4
 8007e3a:	d807      	bhi.n	8007e4c <memmove+0x20>
 8007e3c:	1e43      	subs	r3, r0, #1
 8007e3e:	42a1      	cmp	r1, r4
 8007e40:	d008      	beq.n	8007e54 <memmove+0x28>
 8007e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e4a:	e7f8      	b.n	8007e3e <memmove+0x12>
 8007e4c:	4402      	add	r2, r0
 8007e4e:	4601      	mov	r1, r0
 8007e50:	428a      	cmp	r2, r1
 8007e52:	d100      	bne.n	8007e56 <memmove+0x2a>
 8007e54:	bd10      	pop	{r4, pc}
 8007e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e5e:	e7f7      	b.n	8007e50 <memmove+0x24>

08007e60 <_fstat_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	4d07      	ldr	r5, [pc, #28]	; (8007e80 <_fstat_r+0x20>)
 8007e64:	2300      	movs	r3, #0
 8007e66:	4604      	mov	r4, r0
 8007e68:	4608      	mov	r0, r1
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	602b      	str	r3, [r5, #0]
 8007e6e:	f7fa fedc 	bl	8002c2a <_fstat>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	d102      	bne.n	8007e7c <_fstat_r+0x1c>
 8007e76:	682b      	ldr	r3, [r5, #0]
 8007e78:	b103      	cbz	r3, 8007e7c <_fstat_r+0x1c>
 8007e7a:	6023      	str	r3, [r4, #0]
 8007e7c:	bd38      	pop	{r3, r4, r5, pc}
 8007e7e:	bf00      	nop
 8007e80:	20000a60 	.word	0x20000a60

08007e84 <_isatty_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d06      	ldr	r5, [pc, #24]	; (8007ea0 <_isatty_r+0x1c>)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	602b      	str	r3, [r5, #0]
 8007e90:	f7fa fedb 	bl	8002c4a <_isatty>
 8007e94:	1c43      	adds	r3, r0, #1
 8007e96:	d102      	bne.n	8007e9e <_isatty_r+0x1a>
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	b103      	cbz	r3, 8007e9e <_isatty_r+0x1a>
 8007e9c:	6023      	str	r3, [r4, #0]
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ea0:	20000a60 	.word	0x20000a60

08007ea4 <_sbrk_r>:
 8007ea4:	b538      	push	{r3, r4, r5, lr}
 8007ea6:	4d06      	ldr	r5, [pc, #24]	; (8007ec0 <_sbrk_r+0x1c>)
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	4604      	mov	r4, r0
 8007eac:	4608      	mov	r0, r1
 8007eae:	602b      	str	r3, [r5, #0]
 8007eb0:	f7fa fee4 	bl	8002c7c <_sbrk>
 8007eb4:	1c43      	adds	r3, r0, #1
 8007eb6:	d102      	bne.n	8007ebe <_sbrk_r+0x1a>
 8007eb8:	682b      	ldr	r3, [r5, #0]
 8007eba:	b103      	cbz	r3, 8007ebe <_sbrk_r+0x1a>
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	bd38      	pop	{r3, r4, r5, pc}
 8007ec0:	20000a60 	.word	0x20000a60

08007ec4 <memcpy>:
 8007ec4:	440a      	add	r2, r1
 8007ec6:	4291      	cmp	r1, r2
 8007ec8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ecc:	d100      	bne.n	8007ed0 <memcpy+0xc>
 8007ece:	4770      	bx	lr
 8007ed0:	b510      	push	{r4, lr}
 8007ed2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ed6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eda:	4291      	cmp	r1, r2
 8007edc:	d1f9      	bne.n	8007ed2 <memcpy+0xe>
 8007ede:	bd10      	pop	{r4, pc}

08007ee0 <_realloc_r>:
 8007ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee4:	4680      	mov	r8, r0
 8007ee6:	4614      	mov	r4, r2
 8007ee8:	460e      	mov	r6, r1
 8007eea:	b921      	cbnz	r1, 8007ef6 <_realloc_r+0x16>
 8007eec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ef0:	4611      	mov	r1, r2
 8007ef2:	f7ff bb17 	b.w	8007524 <_malloc_r>
 8007ef6:	b92a      	cbnz	r2, 8007f04 <_realloc_r+0x24>
 8007ef8:	f7ff faa8 	bl	800744c <_free_r>
 8007efc:	4625      	mov	r5, r4
 8007efe:	4628      	mov	r0, r5
 8007f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f04:	f000 f81b 	bl	8007f3e <_malloc_usable_size_r>
 8007f08:	4284      	cmp	r4, r0
 8007f0a:	4607      	mov	r7, r0
 8007f0c:	d802      	bhi.n	8007f14 <_realloc_r+0x34>
 8007f0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f12:	d812      	bhi.n	8007f3a <_realloc_r+0x5a>
 8007f14:	4621      	mov	r1, r4
 8007f16:	4640      	mov	r0, r8
 8007f18:	f7ff fb04 	bl	8007524 <_malloc_r>
 8007f1c:	4605      	mov	r5, r0
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	d0ed      	beq.n	8007efe <_realloc_r+0x1e>
 8007f22:	42bc      	cmp	r4, r7
 8007f24:	4622      	mov	r2, r4
 8007f26:	4631      	mov	r1, r6
 8007f28:	bf28      	it	cs
 8007f2a:	463a      	movcs	r2, r7
 8007f2c:	f7ff ffca 	bl	8007ec4 <memcpy>
 8007f30:	4631      	mov	r1, r6
 8007f32:	4640      	mov	r0, r8
 8007f34:	f7ff fa8a 	bl	800744c <_free_r>
 8007f38:	e7e1      	b.n	8007efe <_realloc_r+0x1e>
 8007f3a:	4635      	mov	r5, r6
 8007f3c:	e7df      	b.n	8007efe <_realloc_r+0x1e>

08007f3e <_malloc_usable_size_r>:
 8007f3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f42:	1f18      	subs	r0, r3, #4
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	bfbc      	itt	lt
 8007f48:	580b      	ldrlt	r3, [r1, r0]
 8007f4a:	18c0      	addlt	r0, r0, r3
 8007f4c:	4770      	bx	lr
	...

08007f50 <_init>:
 8007f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f52:	bf00      	nop
 8007f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f56:	bc08      	pop	{r3}
 8007f58:	469e      	mov	lr, r3
 8007f5a:	4770      	bx	lr

08007f5c <_fini>:
 8007f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f5e:	bf00      	nop
 8007f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f62:	bc08      	pop	{r3}
 8007f64:	469e      	mov	lr, r3
 8007f66:	4770      	bx	lr
