
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002215                       # Number of seconds simulated
sim_ticks                                  2215034000                       # Number of ticks simulated
final_tick                                 2215034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 305417                       # Simulator instruction rate (inst/s)
host_op_rate                                   305416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              121442240                       # Simulator tick rate (ticks/s)
host_mem_usage                                2327200                       # Number of bytes of host memory used
host_seconds                                    18.24                       # Real time elapsed on the host
sim_insts                                     5570611                       # Number of instructions simulated
sim_ops                                       5570611                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            187456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            390784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               578240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       187456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          187456                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               2929                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               6106                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9035                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             84628949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            176423477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               261052426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        84628949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           84628949                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            84628949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           176423477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              261052426                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       4549.311333                       # Cycle average of tags in use
system.l2.total_refs                            68727                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9020                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.619401                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1548.773978                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            1961.786307                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1038.751048                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.094530                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.119738                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.063400                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.277668                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                22793                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                24326                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   47119                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25468                       # number of Writeback hits
system.l2.Writeback_hits::total                 25468                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2139                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 22793                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 26465                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49258                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22793                       # number of overall hits
system.l2.overall_hits::cpu.data                26465                       # number of overall hits
system.l2.overall_hits::total                   49258                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               2929                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               2572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5501                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3534                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                2929                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6106                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9035                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2929                       # number of overall misses
system.l2.overall_misses::cpu.data               6106                       # number of overall misses
system.l2.overall_misses::total                  9035                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    156640500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    135482000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       292122500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    186052500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     186052500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     156640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     321534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        478175000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    156640500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    321534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       478175000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            25722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            26898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52620                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25468                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25468                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5673                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             25722                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             32571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58293                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            25722                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            32571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58293                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.113871                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.095620                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.104542                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.622951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622951                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.113871                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.187467                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154993                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.113871                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.187467                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154993                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53479.173779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52675.738725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53103.526632                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52646.434635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52646.434635                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53479.173779                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52658.778251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52924.737133                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53479.173779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52658.778251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52924.737133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          2929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          2572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5501                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3534                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9035                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    120842500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    104328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    225171000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    143095500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    143095500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    120842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    247424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    368266500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    120842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    247424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    368266500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.113871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.095620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.104542                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.622951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.622951                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.113871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.187467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.113871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.187467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154993                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41257.255036                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40563.180404                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40932.739502                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40491.086587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40491.086587                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41257.255036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40521.454307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40759.988932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41257.255036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40521.454307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40759.988932                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1024752                       # DTB read hits
system.cpu.dtb.read_misses                       1533                       # DTB read misses
system.cpu.dtb.read_acv                             3                       # DTB read access violations
system.cpu.dtb.read_accesses                  1026285                       # DTB read accesses
system.cpu.dtb.write_hits                      699610                       # DTB write hits
system.cpu.dtb.write_misses                       311                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  699921                       # DTB write accesses
system.cpu.dtb.data_hits                      1724362                       # DTB hits
system.cpu.dtb.data_misses                       1844                       # DTB misses
system.cpu.dtb.data_acv                             3                       # DTB access violations
system.cpu.dtb.data_accesses                  1726206                       # DTB accesses
system.cpu.itb.fetch_hits                      867996                       # ITB hits
system.cpu.itb.fetch_misses                       208                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  868204                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   66                       # Number of system calls
system.cpu.numCycles                          4430069                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                   960561                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted             619683                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect              30014                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                622903                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                   533528                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                   117994                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 907                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            1399099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6729991                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      960561                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             651522                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1281259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  141404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                1310252                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5728                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    867996                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 14708                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4106096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.639024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.825242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2824837     68.80%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   119876      2.92%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   169764      4.13%     75.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    89155      2.17%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   167645      4.08%     82.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73277      1.78%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   121929      2.97%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    82321      2.00%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   457292     11.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4106096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.216828                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.519162                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1473032                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1258009                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1191460                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 76857                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 106738                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               195335                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2981                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                6640721                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 10106                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 106738                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1532671                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  560997                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         459792                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1209093                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                236805                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6567103                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6639                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  68365                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                120336                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             4829538                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8726618                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7987530                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            739088                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4194500                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   635038                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              22139                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7811                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    573284                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1064497                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              731198                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             83746                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            49454                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    6263958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15227                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6066013                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4622                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          656970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       360358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            494                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4106096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.477319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.806356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1846764     44.98%     44.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              678386     16.52%     61.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              552639     13.46%     74.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              424642     10.34%     85.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249195      6.07%     91.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              185983      4.53%     95.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              110617      2.69%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44934      1.09%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12936      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4106096                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8404      8.27%      8.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   188      0.18%      8.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    10      0.01%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   133      0.13%      8.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                11443     11.26%     19.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   108      0.11%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  55414     54.53%     74.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 25926     25.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4003072     65.99%     65.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                42499      0.70%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128292      2.11%     68.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               13237      0.22%     69.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               36540      0.60%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              68842      1.13%     70.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               22838      0.38%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3026      0.05%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1044045     17.21%     88.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              703611     11.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6066013                       # Type of FU issued
system.cpu.iq.rate                           1.369282                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      101626                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016753                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15473690                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6338237                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5581297                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              870680                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             598223                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       423609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5724319                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  443309                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           134133                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       111722                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1060                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        64696                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          791                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 106738                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  366229                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 56782                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             6459627                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9676                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1064497                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               731198                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7719                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  44886                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2439                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            312                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          15846                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13212                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                29058                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6026284                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1026393                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39729                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        180442                       # number of nop insts executed
system.cpu.iew.exec_refs                      1726339                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   876167                       # Number of branches executed
system.cpu.iew.exec_stores                     699946                       # Number of stores executed
system.cpu.iew.exec_rate                     1.360314                       # Inst execution rate
system.cpu.iew.wb_sent                        6010939                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6004906                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3625216                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4830550                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.355488                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.750477                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          734314                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           14733                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27095                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3999358                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.431379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.460983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2324234     58.12%     58.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       682637     17.07%     75.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       236684      5.92%     81.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       147255      3.68%     84.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        76891      1.92%     86.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       102942      2.57%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48582      1.21%     90.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        28001      0.70%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       352132      8.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3999358                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5724599                       # Number of instructions committed
system.cpu.commit.committedOps                5724599                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1619277                       # Number of memory references committed
system.cpu.commit.loads                        952775                       # Number of loads committed
system.cpu.commit.membars                        7332                       # Number of memory barriers committed
system.cpu.commit.branches                     809755                       # Number of branches committed
system.cpu.commit.fp_insts                     381662                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5271560                       # Number of committed integer instructions.
system.cpu.commit.function_calls               100539                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                352132                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     10103968                       # The number of ROB reads
system.cpu.rob.rob_writes                    13024729                       # The number of ROB writes
system.cpu.timesIdled                           20879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          323973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5570611                       # Number of Instructions Simulated
system.cpu.committedOps                       5570611                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               5570611                       # Number of Instructions Simulated
system.cpu.cpi                               0.795257                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.795257                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.257455                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.257455                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7753509                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4204501                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    447982                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   346407                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   68812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  14669                       # number of misc regfile writes
system.cpu.icache.replacements                  25466                       # number of replacements
system.cpu.icache.tagsinuse                254.741562                       # Cycle average of tags in use
system.cpu.icache.total_refs                   839551                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  25722                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  32.639414                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               46549000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     254.741562                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.995084                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.995084                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       839551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          839551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        839551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           839551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       839551                       # number of overall hits
system.cpu.icache.overall_hits::total          839551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        28445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28445                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        28445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        28445                       # number of overall misses
system.cpu.icache.overall_misses::total         28445                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    575175500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    575175500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    575175500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    575175500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    575175500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    575175500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       867996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       867996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       867996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       867996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       867996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       867996                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032771                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032771                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032771                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032771                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032771                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032771                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20220.618738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20220.618738                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20220.618738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20220.618738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20220.618738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20220.618738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2723                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2723                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        25722                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25722                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        25722                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25722                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        25722                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25722                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    435472500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    435472500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    435472500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    435472500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    435472500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    435472500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.029634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029634                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.029634                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029634                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.029634                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029634                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16929.962678                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16929.962678                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16929.962678                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16929.962678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16929.962678                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16929.962678                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  32315                       # number of replacements
system.cpu.dcache.tagsinuse                251.682097                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1387422                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  32571                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  42.596850                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              407198000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     251.682097                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.983133                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.983133                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       741694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          741694                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       631245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         631245                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         7151                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7151                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         7332                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7332                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1372939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1372939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1372939                       # number of overall hits
system.cpu.dcache.overall_hits::total         1372939                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       138287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138287                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27925                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       166212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166212                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       166212                       # number of overall misses
system.cpu.dcache.overall_misses::total        166212                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3021799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3021799000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1350258499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1350258499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      4076000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4076000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4372057499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4372057499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4372057499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4372057499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       879981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       879981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       659170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       659170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         7360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         7332                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7332                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1539151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1539151                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1539151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1539151                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.157148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.157148                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.042364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042364                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.028397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.107989                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.107989                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107989                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21851.649107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21851.649107                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48353.034879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48353.034879                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19502.392344                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19502.392344                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26304.102586                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26304.102586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26304.102586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26304.102586                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     11108000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             264                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42075.757576                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25468                       # number of writebacks
system.cpu.dcache.writebacks::total             25468                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       111558                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       111558                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        22253                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22253                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           39                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       133811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       133811                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       133811                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       133811                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        26729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5672                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5672                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          170                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        32401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        32401                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32401                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    476424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    476424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    232176500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    232176500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data      2560500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2560500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    708601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    708601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    708601000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    708601000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.023098                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023098                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17824.254555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17824.254555                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40933.797602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40933.797602                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 15061.764706                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15061.764706                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21869.726243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21869.726243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21869.726243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21869.726243                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
