

================================================================
== Vitis HLS Report for 'rx_process_exh_64_s'
================================================================
* Date:           Tue Aug 15 18:30:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.622 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  32.000 ns|  32.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_1_load = load i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:105]   --->   Operation 7 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%opCode_load = load i32 %opCode" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 8 'load' 'opCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%switch_ln105 = switch i2 %state_1_load, void %sw.bb.i, i2 3, void %sw.bb58.i, i2 1, void %sw.bb11.i, i2 2, void %sw.bb27.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:105]   --->   Operation 9 'switch' 'switch_ln105' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_22_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:159]   --->   Operation 10 'nbreadreq' 'tmp_22_i' <Predicate = (state_1_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %tmp_22_i, void %if.end57.i, void %if.then29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:159]   --->   Operation 11 'br' 'br_ln159' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.33ns)   --->   "%rx_shift2exhFifo_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:161]   --->   Operation 12 'read' 'rx_shift2exhFifo_read_2' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_shift2exhFifo_read_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:161]   --->   Operation 13 'trunc' 'currWord_data_V' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%currWord_last_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:161]   --->   Operation 14 'bitselect' 'currWord_last_V_13' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%store_ln192 = store i2 0, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:192]   --->   Operation 15 'store' 'store_ln192' <Predicate = (state_1_load == 2 & tmp_22_i & currWord_last_V_13)> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%br_ln193 = br void %if.end56.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 16 'br' 'br_ln193' <Predicate = (state_1_load == 2 & tmp_22_i & currWord_last_V_13)> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln194 = br void %if.end57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 17 'br' 'br_ln194' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln195 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:195]   --->   Operation 18 'br' 'br_ln195' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i_148 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:133]   --->   Operation 19 'nbreadreq' 'tmp_i_148' <Predicate = (state_1_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %tmp_i_148, void %if.end26.i, void %if.then13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:133]   --->   Operation 20 'br' 'br_ln133' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.33ns)   --->   "%rx_shift2exhFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:135]   --->   Operation 21 'read' 'rx_shift2exhFifo_read_1' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_last_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:135]   --->   Operation 22 'bitselect' 'currWord_last_V_12' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.26ns)   --->   "%icmp_ln140 = icmp_eq  i32 %opCode_load, i32 17" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 23 'icmp' 'icmp_ln140' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %if.then16.i, void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 24 'br' 'br_ln140' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln154 = store i2 0, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:154]   --->   Operation 25 'store' 'store_ln154' <Predicate = (state_1_load == 1 & tmp_i_148 & currWord_last_V_12)> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%br_ln155 = br void %if.end25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:155]   --->   Operation 26 'br' 'br_ln155' <Predicate = (state_1_load == 1 & tmp_i_148 & currWord_last_V_12)> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln156 = br void %if.end26.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 27 'br' 'br_ln156' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln157 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:157]   --->   Operation 28 'br' 'br_ln157' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_21_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:233]   --->   Operation 29 'nbreadreq' 'tmp_21_i' <Predicate = (state_1_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_21_i, void %if.end72.i, void %if.then60.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:233]   --->   Operation 30 'br' 'br_ln233' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.33ns)   --->   "%rx_shift2exhFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:235]   --->   Operation 31 'read' 'rx_shift2exhFifo_read' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:235]   --->   Operation 32 'bitselect' 'currWord_last_V' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %currWord_last_V, void %if.end71.i, void %if.then70.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:246]   --->   Operation 33 'br' 'br_ln246' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln248 = store i2 0, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:248]   --->   Operation 34 'store' 'store_ln248' <Predicate = (state_1_load == 3 & tmp_21_i & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln249 = br void %if.end71.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:249]   --->   Operation 35 'br' 'br_ln249' <Predicate = (state_1_load == 3 & tmp_21_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln250 = br void %if.end72.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:250]   --->   Operation 36 'br' 'br_ln250' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln251 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:251]   --->   Operation 37 'br' 'br_ln251' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %rx_ibh2exh_MetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:108]   --->   Operation 38 'nbreadreq' 'tmp_i' <Predicate = (state_1_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %tmp_i, void %if.end10.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:108]   --->   Operation 39 'br' 'br_ln108' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.33ns)   --->   "%rx_ibh2exh_MetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rx_ibh2exh_MetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:110]   --->   Operation 40 'read' 'rx_ibh2exh_MetaFifo_read' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln110 = store i32 %rx_ibh2exh_MetaFifo_read, i32 %opCode" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:110]   --->   Operation 41 'store' 'store_ln110' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%switch_ln49 = switch i32 %rx_ibh2exh_MetaFifo_read, void %if.end9.i, i32 16, void %if.then5.critedge.i, i32 13, void %if.then5.critedge.i, i32 15, void %if.then5.critedge.i, i32 17, void %if.then5.critedge.i, i32 10, void %if.then7.critedge.i, i32 6, void %if.then7.critedge.i, i32 24, void %if.then7.critedge.i, i32 25, void %if.then7.critedge.i, i32 12, void %if.then7.critedge.i, i32 29, void %if.then7.critedge.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp:49]   --->   Operation 42 'switch' 'switch_ln49' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 43 [1/1] (0.85ns)   --->   "%br_ln119 = br void %if.end9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:119]   --->   Operation 43 'br' 'br_ln119' <Predicate = (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 29) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 12) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 25) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 24) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 6) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 10)> <Delay = 0.85>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%br_ln115 = br void %if.end9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:115]   --->   Operation 44 'br' 'br_ln115' <Predicate = (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 17) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 15) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 13) | (state_1_load == 0 & tmp_i & rx_ibh2exh_MetaFifo_read == 16)> <Delay = 0.85>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%storemerge1_i = phi i2 1, void %if.then5.critedge.i, i2 2, void %if.then7.critedge.i, i2 3, void %if.then.i"   --->   Operation 45 'phi' 'storemerge1_i' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.84ns)   --->   "%store_ln114 = store i2 %storemerge1_i, i2 %state_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:114]   --->   Operation 46 'store' 'store_ln114' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln130 = br void %if.end10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:130]   --->   Operation 47 'br' 'br_ln130' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln131 = br void %rx_process_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:131]   --->   Operation 48 'br' 'br_ln131' <Predicate = (state_1_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_load = load i1 %rdmaHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 49 'load' 'rdmaHeader_ready_load' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_load = load i16 %rdmaHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 50 'load' 'rdmaHeader_idx_load' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i128 %rdmaHeader_header_V"   --->   Operation 51 'load' 'p_Val2_2' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%br_ln55 = br i1 %rdmaHeader_ready_load, void %if.end.i233.i_ifconv, void %_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 52 'br' 'br_ln55' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.84>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i16 %rdmaHeader_idx_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 53 'trunc' 'trunc_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i16 %rdmaHeader_idx_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 54 'trunc' 'trunc_ln58_1' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln58_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %rdmaHeader_idx_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 55 'bitconcatenate' 'shl_ln58_1' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i22 %shl_ln58_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 56 'zext' 'zext_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.38ns)   --->   "%add_ln58 = add i23 %zext_ln58, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 57 'add' 'add_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %add_ln58, i32 7, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 58 'partselect' 'tmp_16' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.18ns)   --->   "%icmp_ln58 = icmp_eq  i16 %tmp_16, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 59 'icmp' 'icmp_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%zext_ln186 = zext i64 %currWord_data_V"   --->   Operation 60 'zext' 'zext_ln186' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln58_1, i6 0"   --->   Operation 61 'bitconcatenate' 'tmp_18' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i7 %tmp_18"   --->   Operation 62 'zext' 'zext_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln368 = shl i128 18446744073709551615, i128 %zext_ln368"   --->   Operation 63 'shl' 'shl_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455"   --->   Operation 64 'xor' 'xor_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln368 = and i128 %p_Val2_2, i128 %xor_ln368"   --->   Operation 65 'and' 'and_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%zext_ln368_3 = zext i64 %currWord_data_V"   --->   Operation 66 'zext' 'zext_ln368_3' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%shl_ln368_4 = shl i128 %zext_ln368_3, i128 %zext_ln368"   --->   Operation 67 'shl' 'shl_ln368_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.35ns) (out node of the LUT)   --->   "%p_Result_3 = or i128 %and_ln368, i128 %shl_ln368_4"   --->   Operation 68 'or' 'p_Result_3' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln58, i6 0"   --->   Operation 69 'bitconcatenate' 'tmp_19' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%zext_ln368_4 = zext i7 %tmp_19"   --->   Operation 70 'zext' 'zext_ln368_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i7 %tmp_19"   --->   Operation 71 'zext' 'zext_ln368_5' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%shl_ln368_5 = shl i128 %zext_ln186, i128 %zext_ln368_4"   --->   Operation 72 'shl' 'shl_ln368_5' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%shl_ln368_6 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_5"   --->   Operation 73 'shl' 'shl_ln368_6' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%xor_ln368_2 = xor i128 %shl_ln368_6, i128 340282366920938463463374607431768211455"   --->   Operation 74 'xor' 'xor_ln368_2' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%and_ln368_3 = and i128 %p_Val2_2, i128 %xor_ln368_2"   --->   Operation 75 'and' 'and_ln368_3' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%and_ln368_4 = and i128 %shl_ln368_5, i128 %shl_ln368_6"   --->   Operation 76 'and' 'and_ln368_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.35ns) (out node of the LUT)   --->   "%p_Result_4 = or i128 %and_ln368_3, i128 %and_ln368_4"   --->   Operation 77 'or' 'p_Result_4' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.67ns) (out node of the LUT)   --->   "%p_Result_5 = select i1 %icmp_ln58, i128 %p_Result_3, i128 %p_Result_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 78 'select' 'p_Result_5' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.67> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%xor_ln58 = xor i1 %icmp_ln58, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 79 'xor' 'xor_ln58' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln368 = store i128 %p_Result_5, i128 %rdmaHeader_header_V"   --->   Operation 80 'store' 'store_ln368' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.30ns)   --->   "%add_ln67_1 = add i16 %rdmaHeader_idx_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 81 'add' 'add_ln67_1' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.84ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:73]   --->   Operation 82 'br' 'br_ln73' <Predicate = (state_1_load == 2 & tmp_22_i & !rdmaHeader_ready_load)> <Delay = 0.84>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_flag_1_i = phi i1 0, void %if.then29.i, i1 %xor_ln58, void %if.end.i233.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 83 'phi' 'rdmaHeader_ready_flag_1_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_flag_0_i = phi i1 0, void %if.then29.i, i1 1, void %if.end.i233.i_ifconv"   --->   Operation 84 'phi' 'rdmaHeader_idx_flag_0_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_new_0_i = phi i16 0, void %if.then29.i, i16 %add_ln67_1, void %if.end.i233.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 85 'phi' 'rdmaHeader_idx_new_0_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.84ns)   --->   "%br_ln189 = br i1 %currWord_last_V_13, void %if.end56.i, void %if.then55.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:189]   --->   Operation 86 'br' 'br_ln189' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.84>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_flag_2_i = phi i1 1, void %if.then55.i, i1 %rdmaHeader_ready_flag_1_i, void %if.end51.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 87 'phi' 'rdmaHeader_ready_flag_2_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_new_2_i = phi i1 0, void %if.then55.i, i1 1, void %if.end51.i"   --->   Operation 88 'phi' 'rdmaHeader_ready_new_2_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_flag_1_i = phi i1 1, void %if.then55.i, i1 %rdmaHeader_idx_flag_0_i, void %if.end51.i"   --->   Operation 89 'phi' 'rdmaHeader_idx_flag_1_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_new_1_i = phi i16 0, void %if.then55.i, i16 %rdmaHeader_idx_new_0_i, void %if.end51.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 90 'phi' 'rdmaHeader_idx_new_1_i' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rdmaHeader_idx_flag_1_i, void %if.end56.new5.i, void %mergeST4.i"   --->   Operation 91 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %rdmaHeader_idx_new_1_i, i16 %rdmaHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 92 'store' 'store_ln67' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_idx_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56.new5.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_idx_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %rdmaHeader_ready_flag_2_i, void %if.end56.new.i, void %mergeST3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 94 'br' 'br_ln58' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %rdmaHeader_ready_new_2_i, i1 %rdmaHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:65]   --->   Operation 95 'store' 'store_ln65' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_ready_flag_2_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end56.new.i"   --->   Operation 96 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i & rdmaHeader_ready_flag_2_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:79]   --->   Operation 117 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:144]   --->   Operation 118 'load' 'metaWritten_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i128 %p_Val2_2, void %if.then29.i, i128 %p_Result_5, void %if.end.i233.i_ifconv"   --->   Operation 119 'phi' 'p_Val2_4' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty = phi i1 1, void %if.then29.i, i1 %xor_ln58, void %if.end.i233.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 120 'phi' 'empty' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %metaWritten_1_load, void %if.end32.i, void %if.then31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:164]   --->   Operation 121 'br' 'br_ln164' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %empty, void %if.end51.i, void %if.then34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:169]   --->   Operation 122 'br' 'br_ln169' <Predicate = (state_1_load == 2 & tmp_22_i)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %metaWritten_1_load, void %if.then35.i, void %if.end47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:171]   --->   Operation 123 'br' 'br_ln171' <Predicate = (state_1_load == 2 & tmp_22_i & empty)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.26ns)   --->   "%empty_149 = icmp_eq  i32 %opCode_load, i32 29" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 124 'icmp' 'empty_149' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.26ns)   --->   "%empty_150 = icmp_eq  i32 %opCode_load, i32 12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 125 'icmp' 'empty_150' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.48ns)   --->   "%empty_151 = or i1 %empty_150, i1 %empty_149" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 126 'or' 'empty_151' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %empty_151, void %if.else43.i, void %if.then38.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:140]   --->   Operation 127 'br' 'br_ln140' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_25_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 120, i32 127"   --->   Operation 128 'partselect' 'tmp_25_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 112, i32 119"   --->   Operation 129 'partselect' 'tmp_26_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 104, i32 111"   --->   Operation 130 'partselect' 'tmp_27_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 96, i32 103"   --->   Operation 131 'partselect' 'tmp_28_i' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_28_i, i8 %tmp_27_i, i8 %tmp_26_i, i8 %tmp_25_i"   --->   Operation 132 'bitconcatenate' 'p_Result_s' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i32 %p_Result_s"   --->   Operation 133 'zext' 'zext_ln1495' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.51ns)   --->   "%ret_V = add i33 %zext_ln1495, i33 1407"   --->   Operation 134 'add' 'ret_V' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i33 %ret_V"   --->   Operation 135 'zext' 'zext_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_3 : Operation 136 [3/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 136 'mul' 'mul_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.84ns)   --->   "%store_ln182 = store i1 1, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 137 'store' 'store_ln182' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.84>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln188 = br void %if.end51.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:188]   --->   Operation 138 'br' 'br_ln188' <Predicate = (state_1_load == 2 & tmp_22_i & empty)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %metaWritten_1_load, void %if.then18.i, void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:144]   --->   Operation 139 'br' 'br_ln144' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.84ns)   --->   "%store_ln148 = store i1 1, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:148]   --->   Operation 140 'store' 'store_ln148' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.84>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %metaWritten_1_load, void %if.then63.i, void %if.end66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:240]   --->   Operation 141 'br' 'br_ln240' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.84ns)   --->   "%store_ln244 = store i1 1, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:244]   --->   Operation 142 'store' 'store_ln244' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 0.84>
ST_3 : Operation 143 [1/1] (0.84ns)   --->   "%store_ln111 = store i1 0, i1 %metaWritten_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:111]   --->   Operation 143 'store' 'store_ln111' <Predicate = (state_1_load == 0 & tmp_i)> <Delay = 0.84>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 144 [1/1] (2.33ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:166]   --->   Operation 144 'write' 'write_ln166' <Predicate = (state_1_load == 2 & tmp_22_i & metaWritten_1_load)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln167 = br void %if.end32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:167]   --->   Operation 145 'br' 'br_ln167' <Predicate = (state_1_load == 2 & tmp_22_i & metaWritten_1_load)> <Delay = 0.00>
ST_4 : Operation 146 [2/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 146 'mul' 'mul_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%ackHeader_ready_load = load i1 %ackHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 147 'load' 'ackHeader_ready_load' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%ackHeader_idx_load = load i16 %ackHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58]   --->   Operation 148 'load' 'ackHeader_idx_load' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32 %ackHeader_header_V"   --->   Operation 149 'load' 'p_Val2_s' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.84ns)   --->   "%br_ln55 = br i1 %ackHeader_ready_load, void %if.end.i.i, void %if.then15.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:55]   --->   Operation 150 'br' 'br_ln55' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.84>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i128 %rx_shift2exhFifo_read_1"   --->   Operation 151 'trunc' 'tmp_20' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.30ns)   --->   "%add_ln67 = add i16 %ackHeader_idx_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 152 'add' 'add_ln67' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln368 = store i32 %tmp_20, i32 %ackHeader_header_V"   --->   Operation 153 'store' 'store_ln368' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.then15.i"   --->   Operation 154 'br' 'br_ln0' <Predicate = (state_1_load == 1 & tmp_i_148 & !ackHeader_ready_load)> <Delay = 0.84>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%ackHeader_ready_flag_0_i = phi i1 0, void %if.then13.i, i1 1, void %if.end.i.i"   --->   Operation 155 'phi' 'ackHeader_ready_flag_0_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%ackHeader_idx_new_0_i = phi i16 0, void %if.then13.i, i16 %add_ln67, void %if.end.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 156 'phi' 'ackHeader_idx_new_0_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.33ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:142]   --->   Operation 157 'write' 'write_ln142' <Predicate = (state_1_load == 1 & tmp_i_148 & !icmp_ln140)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln143 = br void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:143]   --->   Operation 158 'br' 'br_ln143' <Predicate = (state_1_load == 1 & tmp_i_148 & !icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.84ns)   --->   "%br_ln151 = br i1 %currWord_last_V_12, void %if.end25.i, void %if.then24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151]   --->   Operation 159 'br' 'br_ln151' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.84>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%ackHeader_ready_flag_1_i = phi i1 1, void %if.then24.i, i1 %ackHeader_ready_flag_0_i, void %if.end22.i"   --->   Operation 160 'phi' 'ackHeader_ready_flag_1_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%ackHeader_ready_new_1_i = phi i1 0, void %if.then24.i, i1 1, void %if.end22.i"   --->   Operation 161 'phi' 'ackHeader_ready_new_1_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%ackHeader_idx_new_1_i = phi i16 0, void %if.then24.i, i16 %ackHeader_idx_new_0_i, void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 162 'phi' 'ackHeader_idx_new_1_i' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ackHeader_ready_flag_1_i, void %if.end25.new.i, void %mergeST1.i"   --->   Operation 163 'br' 'br_ln0' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %ackHeader_idx_new_1_i, i16 %ackHeader_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67]   --->   Operation 164 'store' 'store_ln67' <Predicate = (state_1_load == 1 & tmp_i_148 & ackHeader_ready_flag_1_i)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %ackHeader_ready_new_1_i, i1 %ackHeader_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:65]   --->   Operation 165 'store' 'store_ln65' <Predicate = (state_1_load == 1 & tmp_i_148 & ackHeader_ready_flag_1_i)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end25.new.i"   --->   Operation 166 'br' 'br_ln0' <Predicate = (state_1_load == 1 & tmp_i_148 & ackHeader_ready_flag_1_i)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.33ns)   --->   "%write_ln239 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:239]   --->   Operation 167 'write' 'write_ln239' <Predicate = (state_1_load == 3 & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 168 [1/3] (4.10ns)   --->   "%mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316"   --->   Operation 168 'mul' 'mul_ln1513' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 4.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i66.i32.i32, i66 %mul_ln1513, i32 44, i32 65" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:175]   --->   Operation 169 'partselect' 'tmp' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i32 %p_Val2_s, void %if.then13.i, i32 %tmp_20, void %if.end.i.i"   --->   Operation 170 'phi' 'p_Val2_3' <Predicate = (state_1_load == 1 & tmp_i_148)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.81>
ST_6 : Operation 171 [1/1] (2.33ns)   --->   "%write_ln179 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:179]   --->   Operation 171 'write' 'write_ln179' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & !empty_151)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end45.i"   --->   Operation 172 'br' 'br_ln0' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & !empty_151)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:175]   --->   Operation 173 'bitconcatenate' 'p_s' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (2.33ns)   --->   "%write_ln175 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:175]   --->   Operation 174 'write' 'write_ln175' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln176 = br void %if.end45.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:176]   --->   Operation 175 'br' 'br_ln176' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty & empty_151)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i145 @_ssdm_op_BitConcatenate.i145.i128.i17, i128 %p_Val2_4, i17 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:181]   --->   Operation 176 'bitconcatenate' 'shl_ln3' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i145 %shl_ln3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:181]   --->   Operation 177 'zext' 'zext_ln181' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (2.33ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 %zext_ln181" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:181]   --->   Operation 178 'write' 'write_ln181' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln183 = br void %if.end47.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 179 'br' 'br_ln183' <Predicate = (state_1_load == 2 & tmp_22_i & !metaWritten_1_load & empty)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_23_i = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_Val2_3, i32 5, i32 6"   --->   Operation 180 'partselect' 'tmp_23_i' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.48ns)   --->   "%icmp_ln1019 = icmp_eq  i2 %tmp_23_i, i2 3"   --->   Operation 181 'icmp' 'icmp_ln1019' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln146_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %icmp_ln1019" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146]   --->   Operation 182 'bitconcatenate' 'zext_ln146_cast' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i2 %zext_ln146_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146]   --->   Operation 183 'zext' 'zext_ln146' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.33ns)   --->   "%write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 %zext_ln146" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146]   --->   Operation 184 'write' 'write_ln146' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %p_Val2_3, i17 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:147]   --->   Operation 185 'bitconcatenate' 'shl_ln1' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i49 %shl_ln1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:147]   --->   Operation 186 'zext' 'zext_ln147' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (2.33ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 %zext_ln147" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:147]   --->   Operation 187 'write' 'write_ln147' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:149]   --->   Operation 188 'br' 'br_ln149' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_i_148)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (2.33ns)   --->   "%write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:242]   --->   Operation 189 'write' 'write_ln242' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 23> <Depth = 2> <FIFO>
ST_6 : Operation 190 [1/1] (2.33ns)   --->   "%write_ln243 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:243]   --->   Operation 190 'write' 'write_ln243' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 241> <Depth = 8> <FIFO>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end66.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:245]   --->   Operation 191 'br' 'br_ln245' <Predicate = (state_1_load == 3 & !metaWritten_1_load & tmp_21_i)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 4.04ns
The critical path consists of the following:
	fifo read operation ('code', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:110) on port 'rx_ibh2exh_MetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:110) [230]  (2.34 ns)
	multiplexor before 'phi' operation ('storemerge1_i') [239]  (0.858 ns)
	'phi' operation ('storemerge1_i') [239]  (0 ns)
	'store' operation ('store_ln114', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:114) of variable 'storemerge1_i' on static variable 'state_1' [240]  (0.844 ns)

 <State 2>: 4.74ns
The critical path consists of the following:
	'load' operation ('rdmaHeader_idx_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) on static variable 'rdmaHeader_idx' [48]  (0 ns)
	'add' operation ('add_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [56]  (1.39 ns)
	'icmp' operation ('icmp_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [58]  (1.18 ns)
	'xor' operation ('xor_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [78]  (0.485 ns)
	multiplexor before 'phi' operation ('rdmaHeader_ready_flag_1_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) with incoming values : ('xor_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [83]  (0.844 ns)
	'phi' operation ('rdmaHeader_ready_flag_1_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) with incoming values : ('xor_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [83]  (0 ns)
	multiplexor before 'phi' operation ('rdmaHeader_ready_flag_2_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) with incoming values : ('xor_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [132]  (0.844 ns)
	'phi' operation ('rdmaHeader_ready_flag_2_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) with incoming values : ('xor_ln58', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [132]  (0 ns)

 <State 3>: 5.62ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Val2__') ('__Result__', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [86]  (0 ns)
	'add' operation ('ret.V') [111]  (1.51 ns)
	'mul' operation ('mul_ln1513') [113]  (4.11 ns)

 <State 4>: 4.11ns
The critical path consists of the following:
	'mul' operation ('mul_ln1513') [113]  (4.11 ns)

 <State 5>: 4.11ns
The critical path consists of the following:
	'mul' operation ('mul_ln1513') [113]  (4.11 ns)

 <State 6>: 2.82ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1019') [177]  (0.48 ns)
	fifo write operation ('write_ln146', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146) on port 'rx_exhMetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:146) [180]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
