m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/simulation/modelsim
vbus
Z1 !s110 1625312894
!i10b 1
!s100 X7LIWj]ACH0NXcMAMeSoD1
Im?7E8>W4czD_=Y9>AQaY21
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625308399
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/bus.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/bus.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1625312894.000000
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/bus.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work {+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication}
Z6 tCvgOpt 0
vclock_divider
R1
!i10b 1
!s100 VJg[d8:=`OaEC64zLKfPL3
IQR2if1SBgejB`o7lVd=GZ1
R2
R0
w1625308568
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/clock_divider.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/clock_divider.v
L0 1
R3
r1
!s85 0
31
Z7 !s108 1625312893.000000
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/clock_divider.v|
!i113 1
R4
R5
R6
vDRAM
Z8 !s110 1625312893
!i10b 1
!s100 0CngWYU:A`HNVz?mFaTC42
I>@A:Q==B`HmhIRLTVb:Ak3
R2
R0
w1625312239
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v
Z9 L0 39
R3
r1
!s85 0
31
R7
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/DRAM.v|
!i113 1
R4
R5
R6
n@d@r@a@m
vIROM
R8
!i10b 1
!s100 PTPG[1X6<BgKzA61=`7Xl2
IeU:dJlTC:mCcTU3PY;ODF2
R2
R0
w1625312179
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v
R9
R3
r1
!s85 0
31
R7
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/IROM.v|
!i113 1
R4
R5
R6
n@i@r@o@m
vprocessor
R8
!i10b 1
!s100 fN>]L=aW<GbPMzIbm?M?g0
IP19U<h:ZWCo5<FKUA00N@2
R2
R0
w1625310506
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v
L0 1
R3
r1
!s85 0
31
R7
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/processor.v|
!i113 1
R4
R5
R6
vRegister
R8
!i10b 1
!s100 3P?:I?9A<C6NfNkEPiLE23
I8U3=cLDjmgWFM3U=7n[n_1
R2
R0
w1625138315
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/Register.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/Register.v
L0 3
R3
r1
!s85 0
31
R7
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/Register.v|
!i113 1
R4
R5
R6
n@register
vtop_processor
R8
!i10b 1
!s100 =N4fUgXDg22RRR^HN4Ydl3
I8GQRYbY22K0m=EoRlfj4F0
R2
R0
w1625312575
8C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v
FC:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v
L0 1
R3
r1
!s85 0
31
R7
!s107 C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Academic Content/Semester 5/Processor Design/mattrix multiplication|C:/Academic Content/Semester 5/Processor Design/mattrix multiplication/top_processor.v|
!i113 1
R4
R5
R6
