SDMA1_POWER_CNTL__MEM_POWER_OVERRIDE_MASK	,	V_246
sdma_v4_0_vm_pte_funcs	,	V_265
header_version_major	,	V_149
def	,	V_219
"ring test on %d succeeded in %d usecs\n"	,	L_29
mmSDMA1_CLK_CTRL	,	V_233
sdma_v4_0_process_trap_irq	,	F_104
upper_32_bits	,	F_21
dev	,	V_15
reset_work	,	V_218
"sdma_v4_0: Failed to load firmware \"%s\"\n"	,	L_11
SDMA_OP_SRBM_WRITE	,	V_82
SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK	,	V_228
ARRAY_SIZE	,	F_5
load_type	,	V_38
nbio_hdp_flush_reg	,	V_74
sdma_v4_0_update_medium_grain_light_sleep	,	F_109
amdgpu_sriov_vf	,	F_51
SDMA0_GFX_RB_CNTL	,	V_101
ring_obj	,	V_198
"false"	,	L_10
mmSDMA0_STATUS_REG	,	V_204
buffer_funcs	,	V_261
wb_offset	,	V_116
fence_drv	,	V_179
SDMA_OP_COPY	,	V_172
nbio_v6_1_hdp_flush_reg	,	V_76
sdma_v4_0_ring_emit_ib	,	F_28
mmSDMA0_F32_CNTL	,	V_112
"wptr [%i]high== 0x%08x low==0x%08x\n"	,	L_15
AMD_CG_STATE_GATE	,	V_248
adev	,	V_8
"Not using doorbell -- "	,	L_22
"mmSDMA%i_GFX_RB_WPTR_HI == 0x%08x\n"	,	L_24
trap_irq	,	V_196
"  SDMA%d_UCODE_ADDR=0x%08X\n"	,	L_2
sdma_v4_0_ring_get_rptr	,	F_17
digest_size	,	V_144
IB_ENABLE	,	V_105
sdma_v4_0_ring_emit_pipeline_sync	,	F_82
SDMA_PKT_TRAP_INT_CONTEXT_INT_CONTEXT	,	F_41
amdgpu_ring_init	,	F_92
UTC_L1_ENABLE	,	V_140
RREG32	,	F_8
amdgpu_interrupt_state	,	V_208
amdgpu_ib_schedule	,	F_74
"mmSDMA%i_GFX_RB_WPTR == 0x%08x "	,	L_23
sdma_v4_0_process_illegal_inst_irq	,	F_106
seq	,	V_86
order_base_2	,	F_49
SDMA_OP_TRAP	,	V_91
HALT	,	V_114
doorbell_index	,	V_60
amd_powergating_state	,	V_249
incr	,	V_175
f	,	V_163
real_vram_size	,	V_142
i	,	V_14
j	,	V_145
sdma_v4_0_early_init	,	F_85
vmhub	,	V_184
mmSDMA0_GFX_RB_RPTR_ADDR_LO	,	V_129
r	,	V_120
CHIP_VEGA10	,	V_10
"amdgpu: dma failed to lock ring %d (%d).\n"	,	L_28
vm_pte_funcs	,	V_264
client_id	,	V_216
num_types	,	V_251
amdgpu_firmware_info	,	V_23
ucode_id	,	V_42
sdma_v4_0_sw_init	,	F_90
amdgpu_ring_fini	,	F_94
sdma_v4_0_ring_insert_nop	,	F_24
ib_cntl	,	V_95
info	,	V_24
req	,	V_185
sdma_v4_0_ring_test_ring	,	F_61
sdma_v4_0_set_trap_irq_state	,	F_103
illegal_inst_irq	,	V_254
count	,	V_61
"use_doorbell being set to: [%s]\n"	,	L_38
gart	,	V_186
"amdgpu/%s_sdma1.bin"	,	L_7
DRM_ERROR	,	F_15
mmSDMA0_GFX_MINOR_PTR_UPDATE	,	V_133
SDMA_PKT_POLL_REGMEM_DW5_INTERVAL	,	F_35
sdma_v4_0_ring_emit_fence	,	F_39
mmSDMA0_GFX_RB_RPTR	,	V_126
timeout	,	V_161
hdp_flush_done_offset	,	V_80
fw	,	V_29
vm_pte_num_rings	,	V_267
le32_to_cpu	,	F_13
SDMA0_CNTL	,	V_110
eng	,	V_189
sdma_v4_0_is_idle	,	F_99
WDOORBELL64	,	F_22
SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK	,	V_244
sdma_v4_0_wait_for_idle	,	F_100
SDMA0_F32_CNTL	,	V_113
IB_SWAP_ENABLE	,	V_141
vm_inv_eng0_req	,	V_193
SDMA1_CLK_CTRL__SOFT_OVERRIDE6_MASK	,	V_235
mmSDMA0_GFX_RB_RPTR_ADDR_HI	,	V_128
hub	,	V_183
sync_seq	,	V_180
DRM_DEBUG	,	F_10
amdgpu_ring_commit	,	F_69
"calling WDOORBELL64(0x%08x, 0x%016llx)\n"	,	L_21
fw_name	,	V_21
AMD_CG_SUPPORT_SDMA_LS	,	V_242
rptr	,	V_48
vm_id	,	V_67
RPTR_WRITEBACK_ENABLE	,	V_130
tmp	,	V_156
vm_inv_eng0_ack	,	V_194
ib	,	V_66
mmSDMA1_POWER_CNTL	,	V_245
SDMA_SUBOP_WRITE_LINEAR	,	V_159
SDMA_PKT_NOP_HEADER_OP	,	F_73
golden_settings_sdma_vg10	,	V_12
index	,	V_155
handle	,	V_13
ctx_switch	,	V_68
amdgpu_irq_add_id	,	F_91
sdma_v4_0_vm_copy_pte	,	F_78
DRM_INFO	,	F_60
ring_size	,	V_122
SDMA1_CLK_CTRL__SOFT_OVERRIDE5_MASK	,	V_236
ALIGN	,	F_14
amdgpu_iv_entry	,	V_214
amd_clockgating_state	,	V_247
sdma_v4_0_get_reg_offset	,	F_1
SDMA_PKT_INDIRECT_HEADER_VMID	,	F_30
ucode_feature_version	,	V_35
mmSDMA0_GFX_DOORBELL	,	V_134
err	,	V_22
sdma_v4_0_illegal_inst_irq_funcs	,	V_255
common_firmware_header	,	V_25
SDMA0_GFX_DOORBELL_OFFSET	,	V_138
mmSDMA0_POWER_CNTL	,	V_243
"wptr/doorbell before shift == 0x%016llx\n"	,	L_13
reg_offset	,	V_211
amdgpu_sdma_instance	,	V_62
mmSDMA0_GFX_IB_CNTL	,	V_103
SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK	,	V_229
"  SDMA%d_UCODE_CHECKSUM=0x%08X\n"	,	L_3
length_dw	,	V_72
mmSDMA0_GFX_RB_BASE_HI	,	V_132
ucode	,	V_40
mmSDMA0_GFX_RB_BASE	,	V_131
ndw	,	V_176
AMDGPU_SDMA_IRQ_LAST	,	V_252
instance	,	V_1
sdma_v4_0_vm_set_pte_pde	,	F_80
sdma_v4_0_set_buffer_funcs	,	F_87
amdgpu_ring	,	V_46
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_30
"amdgpu: ib test failed (0x%08X)\n"	,	L_36
sdma_v4_0_ring_test_ib	,	F_71
sdma_v4_0_ring_pad_ib	,	F_81
u32	,	T_1
mc	,	V_98
pad_count	,	V_178
"Failed to load sdma firmware!\n"	,	L_37
me	,	V_57
use_doorbell	,	V_53
amdgpu_wb_get	,	F_62
SDMA0	,	V_222
SDMA1	,	V_232
SDMA0_GFX_DOORBELL	,	V_136
AMDGPU_DOORBELL64_sDMA_ENGINE1	,	V_200
AMDGPU_FW_LOAD_PSP	,	V_39
amdgpu_program_register_sequence	,	F_4
AMDGPU_DOORBELL64_sDMA_ENGINE0	,	V_199
amdgpu_ib	,	V_65
version_major	,	V_146
entry	,	V_215
sdma_v4_0_buffer_funcs	,	V_262
"wptr_offs == 0x%08x "	,	L_18
uint16_t	,	T_6
buffer_funcs_ring	,	V_97
"(%ld) failed to allocate wb slot\n"	,	L_31
header	,	V_26
"(%d) failed to allocate wb slot\n"	,	L_27
sdma_v4_0_sw_fini	,	F_93
amdgpu_wb_free	,	F_66
sdma_v1_1_hdr	,	V_152
SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK	,	V_224
amdgpu_ttm_set_active_vram_size	,	F_43
visible_vram_size	,	V_99
request_firmware	,	F_11
mmSDMA0_GFX_DOORBELL_OFFSET	,	V_135
SDMA_PKT_HEADER_SUB_OP	,	F_67
sdma_firmware_header_v1_1	,	V_151
sdma_firmware_header_v1_0	,	V_27
amdgpu_get_sdma_instance	,	F_25
SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK	,	V_231
src	,	V_170
amdgpu_ucode_validate	,	F_12
"true"	,	L_9
"VEGA10 SDMA ucode registers\n"	,	L_1
u64	,	T_3
SDMA1_CLK_CTRL__SOFT_OVERRIDE3_MASK	,	V_238
pe	,	V_169
bytes	,	V_171
sdma_v4_0_set_vm_pte_funcs	,	F_88
sdma_v4_0_get_clockgating_state	,	F_112
fw_version	,	V_32
amdgpu_fence_process	,	F_105
AMDGPU_FENCE_FLAG_64BIT	,	V_89
mman	,	V_96
SDMA_PKT_SRBM_WRITE_HEADER_BYTE_EN	,	F_37
sdma_v4_0_ctx_switch_enable	,	F_46
ring	,	V_47
amdgpu_ring_alloc	,	F_65
mmSDMA0_UCODE_DATA	,	V_154
byte_count	,	V_258
nbio_hf_reg	,	V_75
RB_SWAP_ENABLE	,	V_124
doorbell	,	V_117
SDMA_OP_NOP	,	V_166
sdma_v4_0_ring_get_wptr	,	F_18
state	,	V_209
sdma_v4_0_ring_set_wptr	,	F_19
src_data	,	V_259
mmSDMA0_CNTL	,	V_109
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL	,	V_121
vmid	,	V_69
"amdgpu: failed to get ib (%ld).\n"	,	L_32
SDMA1_BASE	,	V_6
asic_type	,	V_9
"amdgpu/%s_sdma.bin"	,	L_6
AMDGPU_IRQ_STATE_ENABLE	,	V_213
sdma_v4_0_load_microcode	,	F_55
sdma_v4_0_set_powergating_state	,	F_111
"rptr before shift == 0x%016llx\n"	,	L_12
header_version_minor	,	V_150
vm_pte_rings	,	V_266
"Illegal instruction in SDMA command stream\n"	,	L_41
sdma_v4_0_ring_emit_vm_flush	,	F_84
SDMA_PKT_HEADER_OP	,	F_29
cg_flags	,	V_220
dst_offset	,	V_257
vm_inv_eng	,	V_190
BUG	,	F_2
OFFSET	,	V_139
sdma_v4_0_update_medium_grain_clock_gating	,	F_108
"Setting write pointer\n"	,	L_16
sdma_v4_0_gfx_resume	,	F_48
SDMA1_CLK_CTRL__SOFT_OVERRIDE4_MASK	,	V_237
le16_to_cpu	,	F_57
burst_nop	,	V_36
SDMA1_CLK_CTRL__SOFT_OVERRIDE1_MASK	,	V_240
sdma_v4_0_init_microcode	,	F_9
uint32_t	,	T_4
DRM_UDELAY	,	F_70
fw_data	,	V_143
chip_name	,	V_20
SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK	,	V_226
ring_id	,	V_217
golden_settings_sdma_4	,	V_11
"ib test on ring %d succeeded\n"	,	L_35
sdma_v4_0_rlc_resume	,	F_54
ucode_version	,	V_33
SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT	,	F_34
SDMA_OP_FENCE	,	V_90
source	,	V_207
f32_cntl	,	V_108
mmSDMA0_GFX_RB_WPTR	,	V_58
SDMA_PKT_POLL_REGMEM_HEADER_MEM_POLL	,	F_83
sdma_v4_0_ring_emit_hdp_invalidate	,	F_36
AMD_CG_SUPPORT_SDMA_MGCG	,	V_221
fw_size	,	V_43
sdma_v4_0_emit_copy_buffer	,	F_113
segment	,	V_5
amdgpu_ucode_print_sdma_hdr	,	F_56
"amdgpu: IB test timed out\n"	,	L_33
amdgpu_vmhub	,	V_182
sdma_v4_0_ring_funcs	,	V_250
write64bit	,	V_88
SDMA_OP_INDIRECT	,	V_70
sdma_v4_0_emit_fill_buffer	,	F_114
mmSDMA0_UCODE_ADDR	,	V_18
ETIMEDOUT	,	V_168
"psp_load == '%s'\n"	,	L_8
"upper_32_bits(ring-&gt;wptr) &lt;&lt; 2 == 0x%08x\n"	,	L_20
name	,	V_201
highbit	,	V_56
idx	,	V_157
SDMA_OP_WRITE	,	V_158
WREG32	,	F_23
SDMA_PKT_POLL_REGMEM_HEADER_FUNC	,	F_33
BUG_ON	,	F_40
gpu_addr	,	V_71
"Using doorbell -- "	,	L_17
gart_funcs	,	V_187
wb	,	V_49
SDMA1_CLK_CTRL__SOFT_OVERRIDE0_MASK	,	V_241
nop	,	V_64
dev_err	,	F_63
HDP	,	V_83
cpu_to_le32	,	F_64
"sdma%d"	,	L_39
SDMA_PKT_WRITE_UNTILED_DW_3_COUNT	,	F_68
local_wptr	,	V_52
SOC15_REG_OFFSET	,	F_38
dma_fence_wait_timeout	,	F_75
sdma_v4_0_vm_write_pte	,	F_79
sdma_v4_0_start	,	F_59
mmSDMA0_GFX_RB_WPTR_HI	,	V_59
amdgpu_ring_write	,	F_26
amdgpu_ib_get	,	F_72
release_firmware	,	F_16
dma_fence	,	V_162
ptr	,	V_165
__BIG_ENDIAN	,	F_50
__le32	,	T_5
sdma_v4_0_suspend	,	F_97
"IH: SDMA trap\n"	,	L_40
hdr	,	V_28
ref_and_mask_sdma0	,	V_77
ref_and_mask_sdma1	,	V_78
base	,	V_3
sdma_v4_0_gfx_stop	,	F_42
SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK	,	V_227
uint64_t	,	T_2
sdma_v4_0_set_irq_funcs	,	F_89
SDMA0_BASE	,	V_4
dev_info	,	F_7
dma_fence_put	,	F_77
enable	,	V_107
wptr	,	V_51
"vega10"	,	L_5
ctx0_ptb_addr_lo32	,	V_191
SDMA1_CLK_CTRL__SOFT_OVERRIDE7_MASK	,	V_234
SDMA0_STATUS_REG__IDLE_MASK	,	V_205
ctx0_ptb_addr_hi32	,	V_192
mmSDMA0_GFX_RB_RPTR_HI	,	V_127
TRAP_ENABLE	,	V_212
sdma_v4_0_rlc_stop	,	F_45
sdma_v4_0_set_clockgating_state	,	F_110
doorbell_offset	,	V_118
PAGE_SIZE	,	V_45
mmSDMA0_CLK_CTRL	,	V_223
SDMA_SUBOP_COPY_LINEAR	,	V_173
feature_version	,	V_34
rptr_offs	,	V_50
usec_timeout	,	V_160
err1	,	V_167
err0	,	V_164
flags	,	V_87
sdma_v4_0_enable	,	F_47
"lower_32_bits(ring-&gt;wptr) &lt;&lt; 2 == 0x%08x "	,	L_19
out	,	V_30
amdgpu_ring_test_ring	,	F_53
mmHDP_DEBUG0	,	V_84
ucode_array_offset_bytes	,	V_153
get_invalidate_req	,	V_188
sdma_v4_0_hw_init	,	F_95
SDMA0_GFX_IB_CNTL	,	V_104
"In Ring test func\n"	,	L_26
firmware	,	V_37
SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH	,	F_32
SDMA_OP_CONST_FILL	,	V_260
rb_bufsz	,	V_115
SDMA_PKT_NOP_HEADER_COUNT	,	F_27
RB_SIZE	,	V_123
EINVAL	,	V_148
vm_manager	,	V_263
udelay	,	F_101
AMDGPU_SDMA_IRQ_TRAP1	,	V_203
src_offset	,	V_256
"\n"	,	L_4
AMDGPU_SDMA_IRQ_TRAP0	,	V_202
hdp_flush_req_offset	,	V_81
data	,	V_31
le32_to_cpup	,	F_58
AMDGPU_UCODE_ID_SDMA0	,	V_41
SDMA1_CLK_CTRL__SOFT_OVERRIDE2_MASK	,	V_239
sdma	,	V_16
lower_32_bits	,	F_20
wptr_offs	,	V_54
AUTO_CTXSW_ENABLE	,	V_111
sdma_v4_0_set_ring_funcs	,	F_86
pd_addr	,	V_181
sdma_v4_0_trap_irq_funcs	,	V_253
"wptr/doorbell after shift == 0x%016llx\n"	,	L_14
REG_SET_FIELD	,	F_44
mmSDMA0_GFX_RB_CNTL	,	V_100
lowbit	,	V_55
"Loading via direct write\n"	,	L_25
sdma0	,	V_92
ENABLE	,	V_137
sdma1	,	V_93
version_minor	,	V_147
"amdgpu: fence wait failed (%ld).\n"	,	L_34
RPTR_WRITEBACK_SWAP_ENABLE	,	V_125
schedule_work	,	F_107
amdgpu_ib_free	,	F_76
AMDGPU_IH_CLIENTID_SDMA1	,	V_197
SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK	,	V_230
AMDGPU_IH_CLIENTID_SDMA0	,	V_195
amdgpu_irq_src	,	V_206
sdma_v4_0_resume	,	F_98
SDMA_OP_POLL_REGMEM	,	V_79
nbio_v6_1_sdma_doorbell_range	,	F_52
ref_and_mask	,	V_73
sdma_v4_0_soft_reset	,	F_102
mmSDMA0_UCODE_CHECKSUM	,	V_19
SDMA_OP_PTEPDE	,	V_177
ready	,	V_106
sdma_cntl	,	V_210
SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK	,	V_225
addr	,	V_85
value	,	V_174
num_instances	,	V_17
amdgpu_device	,	V_7
temp	,	V_119
RB_ENABLE	,	V_102
sdma_v4_0_hw_fini	,	F_96
sdma_v4_0_init_golden_registers	,	F_3
ucode_size_bytes	,	V_44
internal_offset	,	V_2
rb_cntl	,	V_94
sdma_v4_0_print_ucode_regs	,	F_6
funcs	,	V_63
sdma_v4_0_ring_emit_hdp_flush	,	F_31
