# Matbi's AI HW CNN Project

## **âš¡ Overview :**
This project focuses on designing a hardware core for CNN convolution, based on a C reference model. <br>
The main goal was to create a reference file in C, mapping it to a hierarchical Verilog structure to implement an extensible and reusable hardware architecture. <br>

## **ğŸ›  Tools :**
Verilog, C Languatem, Vivado, Linux

## **ğŸ›ï¸ Architecture :**
The architecture directly mirrors the logical flow of the CNN algorithm in a hierarchical manner(cnn_core â†’ cnn_acc_ci â†’ cnn_kernel) <br>
- The **cnn_kernel** module performs the base MAC operation for a single channel
- **cnn_acc_ci** accumulates results across all input channels
- the top-level **cnn_core** manages the final bias addition and orchestrates the process for all output channels.
<br>

- **cnn_core.c** : This module is the C language reference model. <br>
It serves as the "golden model" that defines the exact behavior of the hardware.


## **ğŸ“œ Results :**
A clear and scalable hierarchical architecture for a CNN convolution core was successfully designed in Verilog. <br>
A standard hardware/software co-design methodology was established by creating a C-language reference model to generate test vectors and verify the RTL's functional correctness, providing a solid foundation for building a complete and verified accelerator.

<br>

ë³¸ í”„ë¡œì íŠ¸ëŠ” ì¸í”„ëŸ°ì˜ 'ì„¤ê³„ë…í•™ë§›ë¹„'s ì‹¤ì „ AI HW ì„¤ê³„ë¥¼ ìœ„í•œ ë°”ì´ë¸” ê°•ì˜ë¥¼ ìˆ˜ê°•í•˜ë©° í•™ìŠµí•œ ë‚´ìš©ì„ ê¸°ë°˜ìœ¼ë¡œ í•©ë‹ˆë‹¤. <br>
ë³¸ ìë£ŒëŠ” í¬íŠ¸í´ë¦¬ì˜¤ ëª©ì ìœ¼ë¡œ ê³µê°œí•˜ë©°, ê³¼ì œ í‘œì ˆ ë“± ë¹„ìœ¤ë¦¬ì  ëª©ì ìœ¼ë¡œ ì‚¬ìš©ë  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.
