<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LiveVariables.h source code [llvm/llvm/include/llvm/CodeGen/LiveVariables.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::LiveVariables "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/LiveVariables.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='LiveVariables.h.html'>LiveVariables.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/LiveVariables.h - Live Variable Analysis ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the LiveVariables analysis pass.  For each machine</i></td></tr>
<tr><th id="10">10</th><td><i>// instruction in the function, this pass calculates the set of registers that</i></td></tr>
<tr><th id="11">11</th><td><i>// are immediately dead after the instruction (i.e., the instruction calculates</i></td></tr>
<tr><th id="12">12</th><td><i>// the value, but it is never used) and the set of registers that are used by</i></td></tr>
<tr><th id="13">13</th><td><i>// the instruction, but are never used after the instruction (i.e., they are</i></td></tr>
<tr><th id="14">14</th><td><i>// killed).</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>// This class computes live variables using a sparse implementation based on</i></td></tr>
<tr><th id="17">17</th><td><i>// the machine code SSA form.  This class computes live variable information for</i></td></tr>
<tr><th id="18">18</th><td><i>// each virtual and _register allocatable_ physical register in a function.  It</i></td></tr>
<tr><th id="19">19</th><td><i>// uses the dominance properties of SSA form to efficiently compute live</i></td></tr>
<tr><th id="20">20</th><td><i>// variables for virtual registers, and assumes that physical registers are only</i></td></tr>
<tr><th id="21">21</th><td><i>// live within a single basic block (allowing it to do a single local analysis</i></td></tr>
<tr><th id="22">22</th><td><i>// to resolve physical register lifetimes in each basic block).  If a physical</i></td></tr>
<tr><th id="23">23</th><td><i>// register is not register allocatable, it is not tracked.  This is useful for</i></td></tr>
<tr><th id="24">24</th><td><i>// things like the stack pointer and condition codes.</i></td></tr>
<tr><th id="25">25</th><td><i>//</i></td></tr>
<tr><th id="26">26</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_LIVEVARIABLES_H">LLVM_CODEGEN_LIVEVARIABLES_H</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_LIVEVARIABLES_H" data-ref="_M/LLVM_CODEGEN_LIVEVARIABLES_H">LLVM_CODEGEN_LIVEVARIABLES_H</dfn></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>class</b> <dfn class="type def" id="llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</dfn> : <b>public</b> <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="46">46</th><td><b>public</b>:</td></tr>
<tr><th id="47">47</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::LiveVariables::ID" title='llvm::LiveVariables::ID' data-ref="llvm::LiveVariables::ID">ID</dfn>; <i>// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="48">48</th><td>  <dfn class="decl def" id="_ZN4llvm13LiveVariablesC1Ev" title='llvm::LiveVariables::LiveVariables' data-ref="_ZN4llvm13LiveVariablesC1Ev">LiveVariables</dfn>() : <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="#llvm::LiveVariables::ID" title='llvm::LiveVariables::ID' data-ref="llvm::LiveVariables::ID">ID</a>) {</td></tr>
<tr><th id="49">49</th><td>    <a class="ref" href="../InitializePasses.h.html#_ZN4llvm27initializeLiveVariablesPassERNS_12PassRegistryE" title='llvm::initializeLiveVariablesPass' data-ref="_ZN4llvm27initializeLiveVariablesPassERNS_12PassRegistryE">initializeLiveVariablesPass</a>(<span class='refarg'>*<a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="50">50</th><td>  }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <i class="doc">/// VarInfo - This represents the regions where a virtual register is live in</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">  /// the program.  We represent this with three different pieces of</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// information: the set of blocks in which the instruction is live</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// throughout, the set of blocks in which the instruction is actually used,</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">  /// and the set of non-phi instructions that are the last users of the value.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  /// In the common case where a value is defined and killed in the same block,</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">  /// There is one killing instruction, and AliveBlocks is empty.</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  /// Otherwise, the value is live out of the block.  If the value is live</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  /// throughout any blocks, these blocks are listed in AliveBlocks.  Blocks</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">  /// where the liveness range ends are not included in AliveBlocks, instead</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">  /// being captured by the Kills set.  In these blocks, the value is live into</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">  /// the block (unless the value is defined and killed in the same block) and</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">  /// lives until the specified instruction.  Note that there cannot ever be a</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">  /// value whose Kills set contains two instructions from the same basic block.</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// PHI nodes complicate things a bit.  If a PHI node is the last user of a</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// value in one of its predecessor blocks, it is not listed in the kills set,</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// but does include the predecessor block in the AliveBlocks set (unless that</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  /// block also defines the value).  This leads to the (perfectly sensical)</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// situation where a value is defined in a block, and the last use is a phi</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  /// node in the successor.  In this case, AliveBlocks is empty (the value is</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  /// not live across any  blocks) and Kills is empty (phi nodes are not</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// included). This is sensical because the value must be live to the end of</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// the block, but is not live in any successor blocks.</i></td></tr>
<tr><th id="78">78</th><td>  <b>struct</b> <dfn class="type def" id="llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</dfn> {</td></tr>
<tr><th id="79">79</th><td>    <i class="doc">/// AliveBlocks - Set of blocks in which this value is alive completely</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">    /// through.  This is a bit set which uses the basic block number as an</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">    /// index.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="83">83</th><td>    <a class="type" href="../ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="decl" id="llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <i class="doc">/// Kills - List of MachineInstruction's which are the last use of this</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">    /// virtual register (kill it) in their basic block.</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="88">88</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="decl" id="llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <i class="doc">/// removeKill - Delete a kill corresponding to the specified</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">    /// machine instruction. Returns true if there was a kill</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">    /// corresponding to this instruction, false otherwise.</i></td></tr>
<tr><th id="93">93</th><td>    <em>bool</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1MI">MI</dfn>) {</td></tr>
<tr><th id="94">94</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator" title='std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;MachineInstr *, allocator&lt;MachineInstr *&gt; &gt; &gt;' data-ref="std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}}::iterator">iterator</a> <dfn class="local col2 decl" id="2I" title='I' data-type='std::vector&lt;MachineInstr *&gt;::iterator' data-ref="2I">I</dfn> = <a class="ref" href="../ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="member" href="#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a></span>, &amp;<a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI">MI</a>);</td></tr>
<tr><th id="95">95</th><td>      <b>if</b> (<a class="local col2 ref" href="#2I" title='I' data-ref="2I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="member" href="#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="96">96</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td>      <a class="member" href="#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col2 ref" href="#2I" title='I' data-ref="2I">I</a>);</td></tr>
<tr><th id="98">98</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="99">99</th><td>    }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>    <i class="doc">/// findKill - Find a kill instruction in MBB. Return NULL if none is found.</i></td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="3MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>    <i class="doc">/// isLiveIn - Is Reg live in to MBB? This means that Reg is live through</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">    /// MBB, or it is killed in MBB. If Reg is only used by PHI instructions in</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">    /// MBB, it is not considered live in.</i></td></tr>
<tr><th id="107">107</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockEjRNS_19MachineRegisterInfoE" title='llvm::LiveVariables::VarInfo::isLiveIn' data-ref="_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockEjRNS_19MachineRegisterInfoE">isLiveIn</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="4MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="4MBB">MBB</dfn>,</td></tr>
<tr><th id="108">108</th><td>                  <em>unsigned</em> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='unsigned int' data-ref="5Reg">Reg</dfn>,</td></tr>
<tr><th id="109">109</th><td>                  <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="6MRI">MRI</dfn>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm13LiveVariables7VarInfo4dumpEv" title='llvm::LiveVariables::VarInfo::dump' data-ref="_ZNK4llvm13LiveVariables7VarInfo4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="112">112</th><td>  };</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><b>private</b>:</td></tr>
<tr><th id="115">115</th><td>  <i class="doc">/// VirtRegInfo - This list is a mapping from virtual register number to</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// variable information.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="type" href="#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i class="doc">/// PHIJoins - list of virtual registers that are PHI joins. These registers</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// may have multiple definitions, and they require special handling when</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  /// building live intervals.</i></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="decl" id="llvm::LiveVariables::PHIJoins" title='llvm::LiveVariables::PHIJoins' data-ref="llvm::LiveVariables::PHIJoins">PHIJoins</dfn>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>private</b>:   <i>// Intermediate data structures</i></td></tr>
<tr><th id="126">126</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::LiveVariables::MF" title='llvm::LiveVariables::MF' data-ref="llvm::LiveVariables::MF">MF</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>* <dfn class="decl" id="llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// PhysRegInfo - Keep track of which instruction was the last def of a</i></td></tr>
<tr><th id="133">133</th><td><i>  // physical register. This is a purely local property, because all physical</i></td></tr>
<tr><th id="134">134</th><td><i>  // register references are presumed dead across basic blocks.</i></td></tr>
<tr><th id="135">135</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="decl" id="llvm::LiveVariables::PhysRegDef" title='llvm::LiveVariables::PhysRegDef' data-ref="llvm::LiveVariables::PhysRegDef">PhysRegDef</dfn>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i>// PhysRegInfo - Keep track of which instruction was the last use of a</i></td></tr>
<tr><th id="138">138</th><td><i>  // physical register. This is a purely local property, because all physical</i></td></tr>
<tr><th id="139">139</th><td><i>  // register references are presumed dead across basic blocks.</i></td></tr>
<tr><th id="140">140</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="decl" id="llvm::LiveVariables::PhysRegUse" title='llvm::LiveVariables::PhysRegUse' data-ref="llvm::LiveVariables::PhysRegUse">PhysRegUse</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;&gt; <dfn class="decl" id="llvm::LiveVariables::PHIVarInfo" title='llvm::LiveVariables::PHIVarInfo' data-ref="llvm::LiveVariables::PHIVarInfo">PHIVarInfo</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// DistanceMap - Keep track the distance of a MI from the start of the</i></td></tr>
<tr><th id="145">145</th><td><i>  // current basic block.</i></td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::LiveVariables::DistanceMap" title='llvm::LiveVariables::DistanceMap' data-ref="llvm::LiveVariables::DistanceMap">DistanceMap</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// HandlePhysRegKill - Add kills of Reg and its sub-registers to the</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  /// uses. Pay special attention to the sub-register uses which may come below</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// the last use of the whole register.</i></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegKill' data-ref="_ZN4llvm13LiveVariables17HandlePhysRegKillEjPNS_12MachineInstrE">HandlePhysRegKill</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='unsigned int' data-ref="7Reg">Reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr *' data-ref="8MI">MI</dfn>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i class="doc">/// HandleRegMask - Call HandlePhysRegKill for all registers clobbered by Mask.</i></td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE" title='llvm::LiveVariables::HandleRegMask' data-ref="_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE">HandleRegMask</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp;);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE" title='llvm::LiveVariables::HandlePhysRegUse' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegUseEjRNS_12MachineInstrE">HandlePhysRegUse</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='unsigned int' data-ref="9Reg">Reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>);</td></tr>
<tr><th id="157">157</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::HandlePhysRegDef' data-ref="_ZN4llvm13LiveVariables16HandlePhysRegDefEjPNS_12MachineInstrERNS_15SmallVectorImplIjEE">HandlePhysRegDef</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='unsigned int' data-ref="11Reg">Reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr *' data-ref="12MI">MI</dfn>,</td></tr>
<tr><th id="158">158</th><td>                        <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="13Defs" title='Defs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="13Defs">Defs</dfn>);</td></tr>
<tr><th id="159">159</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::UpdatePhysRegDefs' data-ref="_ZN4llvm13LiveVariables17UpdatePhysRegDefsERNS_12MachineInstrERNS_15SmallVectorImplIjEE">UpdatePhysRegDefs</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>, <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="15Defs" title='Defs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="15Defs">Defs</dfn>);</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i class="doc">/// FindLastRefOrPartRef - Return the last reference or partial reference of</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  /// the specified register.</i></td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm13LiveVariables20FindLastRefOrPartRefEj" title='llvm::LiveVariables::FindLastRefOrPartRef' data-ref="_ZN4llvm13LiveVariables20FindLastRefOrPartRefEj">FindLastRefOrPartRef</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int' data-ref="16Reg">Reg</dfn>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i class="doc">/// FindLastPartialDef - Return the last partial def of the specified</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  /// register. Also returns the sub-registers that're defined by the</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm13LiveVariables18FindLastPartialDefEjRNS_8SmallSetIjLj4ESt4lessIjEEE" title='llvm::LiveVariables::FindLastPartialDef' data-ref="_ZN4llvm13LiveVariables18FindLastPartialDefEjRNS_8SmallSetIjLj4ESt4lessIjEEE">FindLastPartialDef</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                   <a class="type" href="../ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>,<var>4</var>&gt; &amp;<dfn class="local col8 decl" id="18PartDefRegs" title='PartDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="18PartDefRegs">PartDefRegs</dfn>);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i class="doc">/// analyzePHINodes - Gather information about the PHI nodes in here. In</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  /// particular, we want to map the variable information of a virtual</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// register which is used in a PHI node. We map that to the BB the vreg</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">  /// is coming from.</i></td></tr>
<tr><th id="175">175</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables15analyzePHINodesERKNS_15MachineFunctionE" title='llvm::LiveVariables::analyzePHINodes' data-ref="_ZN4llvm13LiveVariables15analyzePHINodesERKNS_15MachineFunctionE">analyzePHINodes</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp; <dfn class="local col9 decl" id="19Fn" title='Fn' data-type='const llvm::MachineFunction &amp;' data-ref="19Fn">Fn</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables10runOnInstrERNS_12MachineInstrERNS_15SmallVectorImplIjEE" title='llvm::LiveVariables::runOnInstr' data-ref="_ZN4llvm13LiveVariables10runOnInstrERNS_12MachineInstrERNS_15SmallVectorImplIjEE">runOnInstr</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI">MI</dfn>, <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="21Defs" title='Defs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="21Defs">Defs</dfn>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj" title='llvm::LiveVariables::runOnBlock' data-ref="_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj">runOnBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="22MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23NumRegs" title='NumRegs' data-type='unsigned int' data-ref="23NumRegs">NumRegs</dfn>);</td></tr>
<tr><th id="180">180</th><td><b>public</b>:</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::LiveVariables::runOnMachineFunction' data-ref="_ZN4llvm13LiveVariables20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="24MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="24MF">MF</dfn>) override;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// RegisterDefIsDead - Return true if the specified instruction defines the</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// specified register, but that definition is dead.</i></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13LiveVariables17RegisterDefIsDeadERNS_12MachineInstrEj" title='llvm::LiveVariables::RegisterDefIsDead' data-ref="_ZNK4llvm13LiveVariables17RegisterDefIsDeadERNS_12MachineInstrEj">RegisterDefIsDead</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26Reg" title='Reg' data-type='unsigned int' data-ref="26Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="189">189</th><td><i>  //  API to update live variable information</i></td></tr>
<tr><th id="190">190</th><td><i></i></td></tr>
<tr><th id="191">191</th><td><i>  /// replaceKillInstruction - Update register kill info by replacing a kill</i></td></tr>
<tr><th id="192">192</th><td><i>  /// instruction with a new one.</i></td></tr>
<tr><th id="193">193</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='unsigned int' data-ref="27Reg">Reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="28OldMI">OldMI</dfn>,</td></tr>
<tr><th id="194">194</th><td>                              <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="29NewMI">NewMI</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i class="doc">/// addVirtualRegisterKilled - Add information about the fact that the</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">  /// specified register is killed after being used by the specified</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">  /// instruction. If AddIfNotFound is true, add a implicit operand if it's</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">  /// not found.</i></td></tr>
<tr><th id="200">200</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledEjRNS_12MachineInstrEb">addVirtualRegisterKilled</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30IncomingReg" title='IncomingReg' data-type='unsigned int' data-ref="30IncomingReg">IncomingReg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                <em>bool</em> <dfn class="local col2 decl" id="32AddIfNotFound" title='AddIfNotFound' data-type='bool' data-ref="32AddIfNotFound">AddIfNotFound</dfn> = <b>false</b>) {</td></tr>
<tr><th id="202">202</th><td>    <b>if</b> (<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col0 ref" href="#30IncomingReg" title='IncomingReg' data-ref="30IncomingReg">IncomingReg</a>, <a class="member" href="#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <a class="local col2 ref" href="#32AddIfNotFound" title='AddIfNotFound' data-ref="32AddIfNotFound">AddIfNotFound</a>))</td></tr>
<tr><th id="203">203</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col0 ref" href="#30IncomingReg" title='IncomingReg' data-ref="30IncomingReg">IncomingReg</a>).<a class="ref" href="#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>);</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i class="doc">/// removeVirtualRegisterKilled - Remove the specified kill of the virtual</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// register from the live variable information. Returns true if the</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// variable was marked as killed by the specified instruction,</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">  /// false otherwise.</i></td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledEjRNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledEjRNS_12MachineInstrE">removeVirtualRegisterKilled</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="33reg" title='reg' data-type='unsigned int' data-ref="33reg">reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="34MI">MI</dfn>) {</td></tr>
<tr><th id="211">211</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a>).<a class="ref" href="#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'><a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a></span>))</td></tr>
<tr><th id="212">212</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <em>bool</em> <dfn class="local col5 decl" id="35Removed" title='Removed' data-type='bool' data-ref="35Removed">Removed</dfn> = <b>false</b>;</td></tr>
<tr><th id="215">215</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="36i" title='i' data-type='unsigned int' data-ref="36i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="37e" title='e' data-type='unsigned int' data-ref="37e">e</dfn> = <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a> != <a class="local col7 ref" href="#37e" title='e' data-ref="37e">e</a>; ++<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>) {</td></tr>
<tr><th id="216">216</th><td>      <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="38MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="38MO">MO</dfn> = <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>);</td></tr>
<tr><th id="217">217</th><td>      <b>if</b> (<a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp; <a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#33reg" title='reg' data-ref="33reg">reg</a>) {</td></tr>
<tr><th id="218">218</th><td>        <a class="local col8 ref" href="#38MO" title='MO' data-ref="38MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="219">219</th><td>        <a class="local col5 ref" href="#35Removed" title='Removed' data-ref="35Removed">Removed</a> = <b>true</b>;</td></tr>
<tr><th id="220">220</th><td>        <b>break</b>;</td></tr>
<tr><th id="221">221</th><td>      }</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Removed &amp;&amp; &quot;Register is not used by this instruction!&quot;) ? void (0) : __assert_fail (&quot;Removed &amp;&amp; \&quot;Register is not used by this instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveVariables.h&quot;, 224, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35Removed" title='Removed' data-ref="35Removed">Removed</a> &amp;&amp; <q>"Register is not used by this instruction!"</q>);</td></tr>
<tr><th id="225">225</th><td>    (<em>void</em>)<a class="local col5 ref" href="#35Removed" title='Removed' data-ref="35Removed">Removed</a>;</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// removeVirtualRegistersKilled - Remove all killed info for the specified</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="231">231</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables28removeVirtualRegistersKilledERNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegistersKilled' data-ref="_ZN4llvm13LiveVariables28removeVirtualRegistersKilledERNS_12MachineInstrE">removeVirtualRegistersKilled</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI">MI</dfn>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i class="doc">/// addVirtualRegisterDead - Add information about the fact that the specified</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  /// register is dead after being used by the specified instruction. If</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">  /// AddIfNotFound is true, add a implicit operand if it's not found.</i></td></tr>
<tr><th id="236">236</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadEjRNS_12MachineInstrEb">addVirtualRegisterDead</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40IncomingReg" title='IncomingReg' data-type='unsigned int' data-ref="40IncomingReg">IncomingReg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn>,</td></tr>
<tr><th id="237">237</th><td>                              <em>bool</em> <dfn class="local col2 decl" id="42AddIfNotFound" title='AddIfNotFound' data-type='bool' data-ref="42AddIfNotFound">AddIfNotFound</dfn> = <b>false</b>) {</td></tr>
<tr><th id="238">238</th><td>    <b>if</b> (<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterDead' data-ref="_ZN4llvm12MachineInstr15addRegisterDeadEjPKNS_18TargetRegisterInfoEb">addRegisterDead</a>(<a class="local col0 ref" href="#40IncomingReg" title='IncomingReg' data-ref="40IncomingReg">IncomingReg</a>, <a class="member" href="#llvm::LiveVariables::TRI" title='llvm::LiveVariables::TRI' data-ref="llvm::LiveVariables::TRI">TRI</a>, <a class="local col2 ref" href="#42AddIfNotFound" title='AddIfNotFound' data-ref="42AddIfNotFound">AddIfNotFound</a>))</td></tr>
<tr><th id="239">239</th><td>      <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col0 ref" href="#40IncomingReg" title='IncomingReg' data-ref="40IncomingReg">IncomingReg</a>).<a class="ref" href="#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI">MI</a>);</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i class="doc">/// removeVirtualRegisterDead - Remove the specified kill of the virtual</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// register from the live variable information. Returns true if the</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// variable was marked dead at the specified instruction, false</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// otherwise.</i></td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables25removeVirtualRegisterDeadEjRNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables25removeVirtualRegisterDeadEjRNS_12MachineInstrE">removeVirtualRegisterDead</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43reg" title='reg' data-type='unsigned int' data-ref="43reg">reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="44MI">MI</dfn>) {</td></tr>
<tr><th id="247">247</th><td>    <b>if</b> (!<a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col3 ref" href="#43reg" title='reg' data-ref="43reg">reg</a>).<a class="ref" href="#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'><a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a></span>))</td></tr>
<tr><th id="248">248</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <em>bool</em> <dfn class="local col5 decl" id="45Removed" title='Removed' data-type='bool' data-ref="45Removed">Removed</dfn> = <b>false</b>;</td></tr>
<tr><th id="251">251</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="46i" title='i' data-type='unsigned int' data-ref="46i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="47e" title='e' data-type='unsigned int' data-ref="47e">e</dfn> = <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a> != <a class="local col7 ref" href="#47e" title='e' data-ref="47e">e</a>; ++<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>) {</td></tr>
<tr><th id="252">252</th><td>      <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="48MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="48MO">MO</dfn> = <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#46i" title='i' data-ref="46i">i</a>);</td></tr>
<tr><th id="253">253</th><td>      <b>if</b> (<a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#43reg" title='reg' data-ref="43reg">reg</a>) {</td></tr>
<tr><th id="254">254</th><td>        <a class="local col8 ref" href="#48MO" title='MO' data-ref="48MO">MO</a>.<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="255">255</th><td>        <a class="local col5 ref" href="#45Removed" title='Removed' data-ref="45Removed">Removed</a> = <b>true</b>;</td></tr>
<tr><th id="256">256</th><td>        <b>break</b>;</td></tr>
<tr><th id="257">257</th><td>      }</td></tr>
<tr><th id="258">258</th><td>    }</td></tr>
<tr><th id="259">259</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Removed &amp;&amp; &quot;Register is not defined by this instruction!&quot;) ? void (0) : __assert_fail (&quot;Removed &amp;&amp; \&quot;Register is not defined by this instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LiveVariables.h&quot;, 259, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#45Removed" title='Removed' data-ref="45Removed">Removed</a> &amp;&amp; <q>"Register is not defined by this instruction!"</q>);</td></tr>
<tr><th id="260">260</th><td>    (<em>void</em>)<a class="local col5 ref" href="#45Removed" title='Removed' data-ref="45Removed">Removed</a>;</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="262">262</th><td>  }</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm13LiveVariables16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::LiveVariables::getAnalysisUsage' data-ref="_ZNK4llvm13LiveVariables16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="49AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="49AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm13LiveVariables13releaseMemoryEv" title='llvm::LiveVariables::releaseMemory' data-ref="_ZN4llvm13LiveVariables13releaseMemoryEv">releaseMemory</dfn>() override {</td></tr>
<tr><th id="267">267</th><td>    <a class="member" href="#llvm::LiveVariables::VirtRegInfo" title='llvm::LiveVariables::VirtRegInfo' data-ref="llvm::LiveVariables::VirtRegInfo">VirtRegInfo</a>.<a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i class="doc">/// getVarInfo - Return the VarInfo structure for the specified VIRTUAL</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="272">272</th><td>  <a class="type" href="#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="decl" id="_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50RegIdx" title='RegIdx' data-type='unsigned int' data-ref="50RegIdx">RegIdx</dfn>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_">MarkVirtRegAliveInBlock</dfn>(<a class="type" href="#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>&amp; <dfn class="local col1 decl" id="51VRInfo" title='VRInfo' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="51VRInfo">VRInfo</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>* <dfn class="local col2 decl" id="52DefBlock" title='DefBlock' data-type='llvm::MachineBasicBlock *' data-ref="52DefBlock">DefBlock</dfn>,</td></tr>
<tr><th id="275">275</th><td>                               <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="53BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="53BB">BB</dfn>);</td></tr>
<tr><th id="276">276</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE" title='llvm::LiveVariables::MarkVirtRegAliveInBlock' data-ref="_ZN4llvm13LiveVariables23MarkVirtRegAliveInBlockERNS0_7VarInfoEPNS_17MachineBasicBlockES4_RSt6vectorIS4_SaIS4_EE">MarkVirtRegAliveInBlock</dfn>(<a class="type" href="#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a>&amp; <dfn class="local col4 decl" id="54VRInfo" title='VRInfo' data-type='llvm::LiveVariables::VarInfo &amp;' data-ref="54VRInfo">VRInfo</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>* <dfn class="local col5 decl" id="55DefBlock" title='DefBlock' data-type='llvm::MachineBasicBlock *' data-ref="55DefBlock">DefBlock</dfn>,</td></tr>
<tr><th id="277">277</th><td>                               <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="56BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="56BB">BB</dfn>,</td></tr>
<tr><th id="278">278</th><td>                               <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; &amp;<dfn class="local col7 decl" id="57WorkList" title='WorkList' data-type='std::vector&lt;MachineBasicBlock *&gt; &amp;' data-ref="57WorkList">WorkList</dfn>);</td></tr>
<tr><th id="279">279</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables16HandleVirtRegDefEjRNS_12MachineInstrE" title='llvm::LiveVariables::HandleVirtRegDef' data-ref="_ZN4llvm13LiveVariables16HandleVirtRegDefEjRNS_12MachineInstrE">HandleVirtRegDef</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="58reg" title='reg' data-type='unsigned int' data-ref="58reg">reg</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="59MI">MI</dfn>);</td></tr>
<tr><th id="280">280</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables16HandleVirtRegUseEjPNS_17MachineBasicBlockERNS_12MachineInstrE" title='llvm::LiveVariables::HandleVirtRegUse' data-ref="_ZN4llvm13LiveVariables16HandleVirtRegUseEjPNS_17MachineBasicBlockERNS_12MachineInstrE">HandleVirtRegUse</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="60reg" title='reg' data-type='unsigned int' data-ref="60reg">reg</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="61MBB">MBB</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables8isLiveInEjRKNS_17MachineBasicBlockE" title='llvm::LiveVariables::isLiveIn' data-ref="_ZN4llvm13LiveVariables8isLiveInEjRKNS_17MachineBasicBlockE">isLiveIn</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="63Reg" title='Reg' data-type='unsigned int' data-ref="63Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="64MBB">MBB</dfn>) {</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col3 ref" href="#63Reg" title='Reg' data-ref="63Reg">Reg</a>).<a class="ref" href="#_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockEjRNS_19MachineRegisterInfoE" title='llvm::LiveVariables::VarInfo::isLiveIn' data-ref="_ZN4llvm13LiveVariables7VarInfo8isLiveInERKNS_17MachineBasicBlockEjRNS_19MachineRegisterInfoE">isLiveIn</a>(<a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a>, <a class="local col3 ref" href="#63Reg" title='Reg' data-ref="63Reg">Reg</a>, <span class='refarg'>*<a class="member" href="#llvm::LiveVariables::MRI" title='llvm::LiveVariables::MRI' data-ref="llvm::LiveVariables::MRI">MRI</a></span>);</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i class="doc">/// isLiveOut - Determine if Reg is live out from MBB, when not considering</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  /// PHI nodes. This means that Reg is either killed by a successor block or</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// passed through one.</i></td></tr>
<tr><th id="289">289</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm13LiveVariables9isLiveOutEjRKNS_17MachineBasicBlockE" title='llvm::LiveVariables::isLiveOut' data-ref="_ZN4llvm13LiveVariables9isLiveOutEjRKNS_17MachineBasicBlockE">isLiveOut</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65Reg" title='Reg' data-type='unsigned int' data-ref="65Reg">Reg</dfn>, <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="66MBB">MBB</dfn>);</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// addNewBlock - Add a new basic block BB between DomBB and SuccBB. All</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// variables that are live out of DomBB and live into SuccBB will be marked</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// as passing live through BB. This method assumes that the machine code is</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// still in SSA form.</i></td></tr>
<tr><th id="295">295</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm13LiveVariables11addNewBlockEPNS_17MachineBasicBlockES2_S2_" title='llvm::LiveVariables::addNewBlock' data-ref="_ZN4llvm13LiveVariables11addNewBlockEPNS_17MachineBasicBlockES2_S2_">addNewBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="67BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="67BB">BB</dfn>,</td></tr>
<tr><th id="296">296</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="68DomBB" title='DomBB' data-type='llvm::MachineBasicBlock *' data-ref="68DomBB">DomBB</dfn>,</td></tr>
<tr><th id="297">297</th><td>                   <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="69SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="69SuccBB">SuccBB</dfn>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i class="doc">/// isPHIJoin - Return true if Reg is a phi join register.</i></td></tr>
<tr><th id="300">300</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables9isPHIJoinEj" title='llvm::LiveVariables::isPHIJoin' data-ref="_ZN4llvm13LiveVariables9isPHIJoinEj">isPHIJoin</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70Reg" title='Reg' data-type='unsigned int' data-ref="70Reg">Reg</dfn>) { <b>return</b> <a class="member" href="#llvm::LiveVariables::PHIJoins" title='llvm::LiveVariables::PHIJoins' data-ref="llvm::LiveVariables::PHIJoins">PHIJoins</a>.<a class="ref" href="../ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>); }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <i class="doc">/// setPHIJoin - Mark Reg as a phi join register.</i></td></tr>
<tr><th id="303">303</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm13LiveVariables10setPHIJoinEj" title='llvm::LiveVariables::setPHIJoin' data-ref="_ZN4llvm13LiveVariables10setPHIJoinEj">setPHIJoin</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='unsigned int' data-ref="71Reg">Reg</dfn>) { <a class="member" href="#llvm::LiveVariables::PHIJoins" title='llvm::LiveVariables::PHIJoins' data-ref="llvm::LiveVariables::PHIJoins">PHIJoins</a>.<a class="ref" href="../ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>); }</td></tr>
<tr><th id="304">304</th><td>};</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#<span data-ppcond="28">endif</span></u></td></tr>
<tr><th id="309">309</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/LiveIntervals.cpp.html'>llvm/llvm/lib/CodeGen/LiveIntervals.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
