Archive member included to satisfy reference by file (symbol)

.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                              .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o (CyIntEnable)
.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o) (CySysClkWcoEnabled)
.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (UART_1_Start)
.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
                              .\CortexM0\ARM_GCC_541\Debug\main.o (UART_1_SpiUartWriteTxData)
.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o) (UART_1_UartInit)
.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o) (CyDelayCycles)
.\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o) (CySysFlashSetWaitCycles)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o) (__aeabi_uidiv)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o) (__aeabi_idiv)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o) (memcpy)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o (memset)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text          0x00000000       0x78 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\main.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .data          0x00000000        0x4 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .text._exit    0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .text._sbrk    0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .bss           0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysClkImoStart
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysClkImoStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysClkWriteHfclkDirect
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysEnablePumpClock
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysClkGetSysclkSource
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysClkWriteSysclkDiv
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysLvdDisable
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysLvdGetInterruptSource
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysLvdClearInterrupt
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysGetResetReason
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyEnableInts
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntDisable
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntSetPending
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntClearPending
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x1c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntSetPriority
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyDelayUs
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysLvdEnable
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0x70 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysSetRamAccessArbPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysSetFlashAccessArbPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysSetDmacAccessArbPriority
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text.CySysSetPeripheralAccessArbPriority
                0x00000000       0x68 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloEnabled
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkGetLfclkSource
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloStart
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloStartMeasurement
                0x00000000       0x5c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloStopMeasurement
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloCompensate
                0x00000000      0x104 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloUpdateTrimReg
                0x00000000       0xa8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloTrim
                0x00000000       0xd8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloRestoreFactoryTrim
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkWcoStart
                0x00000000       0x40 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkWcoSetPowerMode
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkWcoClockOutSelect
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetEnabledStatus
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtSetMode
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkLfclkPosedgeRestore
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetMode
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtSetClearOnMatch
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetClearOnMatch
                0x00000000       0x24 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtEnable
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtDisable
                0x00000000       0x44 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtSetCascade
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetCascade
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtSetMatch
                0x00000000       0x54 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtSetToggleBit
                0x00000000       0x30 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetToggleBit
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetMatch
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetCount
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkLfclkPosedgeCatch
                0x00000000       0x74 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkIloStop
                0x00000000       0x4c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkSetLfclkSource
                0x00000000       0x38 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkWcoStop
                0x00000000       0x48 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtResetCounters
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtSetInterruptCallback
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtGetInterruptCallback
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtEnableCounterIsr
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWdtDisableCounterIsr
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysWatchdogFeed
                0x00000000       0x60 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysTimerDelayUntilMatch
                0x00000000       0x6c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysTimerDelay
                0x00000000       0x3c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .rodata        0x00000000        0xc .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .text.UART_1_ScbModeStop
                0x00000000        0x8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .text.UART_1_Stop
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .text.UART_1_SetRxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .text.UART_1_SetTxFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartClearRxBuffer
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartPutArray
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartGetTxBufferSize
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartClearTxBuffer
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartDisableIntRx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartDisableIntTx
                0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartStop
                0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartSetRxAddress
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartSetRxAddressMask
                0x00000000       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartGetByte
                0x00000000       0x34 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartSetRtsPolarity
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartSetRtsFifoLevel
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartPutCRLF
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartEnableCts
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartDisableCts
                0x00000000       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartSetCtsPolarity
                0x00000000       0x28 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .text.UART_1_UartSendBreakBlocking
                0x00000000       0x58 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .text.CySysFlashClockBackup
                0x00000000        0x4 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .text.CySysFlashClockRestore
                0x00000000        0x4 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .text.CySysFlashWriteRow
                0x00000000      0x124 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .text.CySysSFlashWriteUserRow
                0x00000000      0x110 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .text          0x00000000      0x114 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .text          0x00000000      0x1d4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .text          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text.memcpy   0x00000000       0x12 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00020000         xr
ram              0x20000000         0x00004000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
START GROUP
LOAD .\CortexM0\ARM_GCC_541\Debug\main.o
LOAD .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
LOAD .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_P4_v2_60\PSoC4\Library\CapsenseP4Library_GCC.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000080                CY_FLASH_ROW_SIZE = 0x80
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                0x00000000                CY_APP_FOR_STACK_AND_COPIER = 0x0
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20004000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0000ff80                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000001                cy_project_type_bootloader = (appl_start == 0x0)?0x1:0x0
                0x00000000                cy_project_type_app_for_stack_and_copier = (CY_APP_FOR_STACK_AND_COPIER == 0x1)?0x1:0x0

.text           0x00000000      0xb1c
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010        0x8 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.psocinit)
 .psocinit      0x00000018      0x31c .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x00000158                cyfitter_cfg
                0x00000334                . = MAX (., 0x100)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000334       0x60 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .text.main     0x00000394       0x28 .\CortexM0\ARM_GCC_541\Debug\main.o
                0x00000394                main
 .text.cfg_write_bytes32
                0x000003bc       0x34 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYMEMZERO
                0x000003f0        0xc .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.SetAnalogRoutingPumps
                0x000003fc       0x20 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x000003fc                SetAnalogRoutingPumps
 .text.AnalogSetDefault
                0x0000041c       0x7c .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.IntDefaultHandler
                0x00000498       0x10 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000498                IntDefaultHandler
 .text.Start_c  0x000004a8       0x48 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x000004a8                Start_c
 .text.initialize_psoc
                0x000004f0       0x4c .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x000004f0                initialize_psoc
 .text.CySysClkImoDisableWcoLock
                0x0000053c       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x0000053c                CySysClkImoDisableWcoLock
 .text.CySysClkImoGetWcoLock
                0x00000550       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x00000550                CySysClkImoGetWcoLock
 .text.CyIntEnable
                0x00000564       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x00000564                CyIntEnable
 .text.CyHalt   0x00000578        0x4 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x00000578                CyHalt
 .text.CyIntSetVector
                0x0000057c       0x24 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x0000057c                CyIntSetVector
 .text.CyDelay  0x000005a0       0x30 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x000005a0                CyDelay
 .text.CySysClkImoEnableWcoLock
                0x000005d0       0xf0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x000005d0                CySysClkImoEnableWcoLock
 .text.CySysClkWriteImoFreq
                0x000006c0       0x80 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x000006c0                CySysClkWriteImoFreq
 .text.CySysWdtLocked
                0x00000740       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .text.CySysClkWcoEnabled
                0x00000754       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                0x00000754                CySysClkWcoEnabled
 .text.CySysWdtLock
                0x00000768       0x1c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                0x00000768                CySysWdtLock
 .text.CySysWdtUnlock
                0x00000784       0x30 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                0x00000784                CySysWdtUnlock
 .text.CySysWdtClearInterrupt
                0x000007b4       0x4c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                0x000007b4                CySysWdtClearInterrupt
 .text.CySysWdtIsr
                0x00000800       0xa4 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                0x00000800                CySysWdtIsr
 .text.UART_1_ScbModePostEnable
                0x000008a4        0x8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .text.UART_1_Init
                0x000008ac        0x8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
                0x000008ac                UART_1_Init
 .text.UART_1_Enable
                0x000008b4       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
                0x000008b4                UART_1_Enable
 .text.UART_1_Start
                0x000008cc       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
                0x000008cc                UART_1_Start
 .text.UART_1_SpiUartReadRxData
                0x000008ec        0xc .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
                0x000008ec                UART_1_SpiUartReadRxData
 .text.UART_1_SpiUartGetRxBufferSize
                0x000008f8       0x10 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
                0x000008f8                UART_1_SpiUartGetRxBufferSize
 .text.UART_1_SpiUartWriteTxData
                0x00000908       0x1c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
                0x00000908                UART_1_SpiUartWriteTxData
 .text.UART_1_UartInit
                0x00000924       0xa8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
                0x00000924                UART_1_UartInit
 .text.UART_1_UartPostEnable
                0x000009cc       0x2c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
                0x000009cc                UART_1_UartPostEnable
 .text.UART_1_UartGetChar
                0x000009f8       0x2c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
                0x000009f8                UART_1_UartGetChar
 .text.UART_1_UartPutString
                0x00000a24       0x18 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
                0x00000a24                UART_1_UartPutString
 *fill*         0x00000a3c        0x4 
 .text          0x00000a40       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
                0x00000a40                CyDelayCycles
                0x00000a52                CyEnterCriticalSection
                0x00000a5a                CyExitCriticalSection
 .text.CySysFlashSetWaitCycles
                0x00000a60       0x54 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
                0x00000a60                CySysFlashSetWaitCycles
 .text.__errno  0x00000ab4        0xc c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
                0x00000ab4                __errno
 .text.__libc_init_array
                0x00000ac0       0x4c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
                0x00000ac0                __libc_init_array
 .text.memset   0x00000b0c       0x10 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
                0x00000b0c                memset
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00000b1c        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00000b1c        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00000b1c        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00000b1c        0x0
 .v4_bx         0x00000b1c        0x0 linker stubs

.iplt           0x00000b1c        0x0
 .iplt          0x00000b1c        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x00000b1c        0x4
 *(.eh_frame)
 .eh_frame      0x00000b1c        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .eh_frame      0x00000b1c        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x00000b20                __exidx_end = .

.rodata         0x00000b20       0xf0
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x00000b20        0xc .\CortexM0\ARM_GCC_541\Debug\main.o
 .rodata        0x00000b2c       0x60 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .rodata        0x00000b8c       0x47 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x00000b8c                cyImoFreqMhz2Reg
                0x00000bbc                cyImoFreqMhz2DpllOffset
 .rodata.str1.1
                0x00000bd3        0x2 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x00000bd8                . = ALIGN (0x4)
 *fill*         0x00000bd5        0x3 
 *(.init)
 .init          0x00000bd8        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00000bd8                _init
 .init          0x00000bdc        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x00000be4                . = ALIGN (0x4)
                0x00000be4                __preinit_array_start = .
 *(.preinit_array)
                0x00000be4                __preinit_array_end = .
                0x00000be4                . = ALIGN (0x4)
                0x00000be4                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x00000be4        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .init_array    0x00000be8        0x4 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x00000bec                __init_array_end = .
                0x00000bec                . = ALIGN (0x4)
 *(.fini)
 .fini          0x00000bec        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
                0x00000bec                _fini
 .fini          0x00000bf0        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o
                0x00000bf8                . = ALIGN (0x4)
                0x00000bf8                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x00000bf8        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x00000bfc                __fini_array_end = .
                0x00000bfc                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x00000bfc                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x00000bfc                . = ALIGN (0x4)
                0x00000bfc                __cy_regions = .
                0x00000bfc        0x4 LONG 0xc10 __cy_region_init_ram
                0x00000c00        0x4 LONG 0x200000c0 __cy_region_start_data
                0x00000c04        0x4 LONG 0x88 __cy_region_init_size_ram
                0x00000c08        0x4 LONG 0x48 __cy_region_zero_size_ram
                0x00000c0c                __cy_regions_end = .
                0x00000c10                . = ALIGN (0x8)
 *fill*         0x00000c0c        0x4 
                0x00000c10                _etext = .

.cy_checksum_exclude
                0x00000c10        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x20000000       0xc0
                0x20000000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x20000000       0xc0 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                0x20000000                CyRamVectors

.noinit
 *(.noinit)

.data           0x200000c0       0x88 load address 0x00000c10
                0x200000c0                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x200000c0        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .jcr           0x200000c0        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x200000c4       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                0x200000c4                CySysClkPumpConfig
                0x200000c8                cydelay32kMs
                0x200000cc                cydelayFreqKhz
                0x200000d0                cydelayFreqMhz
                0x200000d4                cydelayFreqHz
 .data          0x200000d8        0x8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .data.impure_data
                0x200000e0       0x60 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x20000140        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
                0x20000140                _impure_ptr
                0x20000148                . = ALIGN (0x8)
 *fill*         0x20000144        0x4 
 *(.ram)
                0x20000148                _edata = .

.igot.plt       0x20000148        0x0 load address 0x00000c98
 .igot.plt      0x20000148        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.bss            0x20000148       0x48 load address 0x00000c98
                0x20000148                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x20000148       0x1c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .bss           0x20000164       0x28 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .bss           0x2000018c        0x4 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
                0x2000018c                UART_1_initVar
                0x2000018e                UART_1_IntrTxMask
 *(COMMON)
                0x20000190                . = ALIGN (0x8)
 *(.ram.b)
                0x20000190                _end = .
                0x20000190                __end = .
                0x20000190                PROVIDE (end, .)
                0x20000190                PROVIDE (__bss_end__, .)
                0x00000c10                __cy_region_init_ram = LOADADDR (.data)
                0x00000088                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000048                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x20000190       0x80 load address 0x00000c98
                0x20000190                . = _end
                0x20000210                . = (. + 0x80)
 *fill*         0x20000190       0x80 
                0x20000210                __cy_heap_limit = .

.stack          0x20003800      0x800
                0x20003800                __cy_stack_limit = .
                0x20004000                . = (. + 0x800)
 *fill*         0x20003800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)
                0x0001ffc0                cyloadermeta_start = (cy_project_type_bootloader || cy_project_type_app_for_stack_and_copier)?(LENGTH (rom) - CY_METADATA_SIZE):0xf0000000

.cyloadermeta
 *(.cyloadermeta)
                0x0001ffc0                cyloadablemeta_start = cy_project_type_app_for_stack_and_copier?((LENGTH (rom) - CY_FLASH_ROW_SIZE) - CY_METADATA_SIZE):((LENGTH (rom) - (CY_FLASH_ROW_SIZE * (CY_APPL_NUM - 0x1))) - CY_METADATA_SIZE)

.cyloadablemeta
 *(.cyloadablemeta)

.cyflashprotect
                0x90400000       0x80
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000       0x80 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.cychipprotect  0x90600000        0x1
 *(.cychipprotect)
 .cychipprotect
                0x90600000        0x1 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                0x90600000                cy_meta_chipprotect

.rel.dyn        0x00000c98        0x0 load address 0x90600004
 .rel.iplt      0x00000c98        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x5c0
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x20 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x00000020       0x48 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x00000068       0x18 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x00000080       0x48 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_aranges
                0x000000c8      0x1c8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_aranges
                0x00000290      0x188 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_aranges
                0x00000418       0x58 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_aranges
                0x00000470       0x60 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_aranges
                0x000004d0       0x90 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_aranges
                0x00000560       0x20 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .debug_aranges
                0x00000580       0x40 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x334d
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x12d .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_info    0x0000012d      0x405 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x00000532       0xf8 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x0000062a      0x3a2 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_info    0x000009cc      0xd2f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_info    0x000016fb     0x1058 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_info    0x00002753      0x23a .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_info    0x0000298d      0x220 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_info    0x00002bad      0x3b5 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_info    0x00002f62       0x9b .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .debug_info    0x00002ffd      0x350 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.debug_abbrev   0x00000000      0xe03
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0xb4 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x000000b4      0x1cf .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x00000283       0x5d .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x000002e0      0x1d7 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_abbrev  0x000004b7      0x218 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_abbrev  0x000006cf      0x248 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_abbrev  0x00000917       0xd5 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_abbrev  0x000009ec      0x14f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_abbrev  0x00000b3b      0x132 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_abbrev  0x00000c6d       0x14 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .debug_abbrev  0x00000c81      0x182 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.debug_line     0x00000000     0x16a7
 *(.debug_line)
 .debug_line    0x00000000       0x81 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_line    0x00000081      0x1c1 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x00000242      0x141 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x00000383      0x236 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_line    0x000005b9      0x545 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_line    0x00000afe      0x5d1 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_line    0x000010cf      0x10c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_line    0x000011db      0x11c .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_line    0x000012f7      0x1d5 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_line    0x000014cc       0x68 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .debug_line    0x00001534      0x173 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.debug_frame    0x00000000      0xf20
 *(.debug_frame)
 .debug_frame   0x00000000       0x2c .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_frame   0x0000002c       0xb4 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x000000e0       0xbc .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_frame   0x0000019c      0x488 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_frame   0x00000624      0x4a4 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_frame   0x00000ac8       0xd8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_frame   0x00000ba0       0xb0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_frame   0x00000c50      0x144 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_frame   0x00000d94       0x90 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .debug_frame   0x00000e24       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .debug_frame   0x00000e44       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .debug_frame   0x00000e64       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00000e84       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x00000eac       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x00000ed8       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x00000f00       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x161f
 *(.debug_str)
 .debug_str     0x00000000      0x1a8 .\CortexM0\ARM_GCC_541\Debug\main.o
                                0x1e8 (size before relaxing)
 .debug_str     0x000001a8      0x158 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x308 (size before relaxing)
 .debug_str     0x00000300       0x63 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
                                0x1d3 (size before relaxing)
 .debug_str     0x00000363      0x13a .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
                                0x30c (size before relaxing)
 .debug_str     0x0000049d      0x629 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
                                0x820 (size before relaxing)
 .debug_str     0x00000ac6      0x6e7 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
                                0x928 (size before relaxing)
 .debug_str     0x000011ad      0x111 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
                                0x2be (size before relaxing)
 .debug_str     0x000012be      0x12f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
                                0x2ed (size before relaxing)
 .debug_str     0x000013ed      0x18b .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
                                0x3fb (size before relaxing)
 .debug_str     0x00001578       0xa7 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
                                0x2bb (size before relaxing)

.debug_loc      0x00000000     0x1cb1
 *(.debug_loc)
 .debug_loc     0x00000000       0x1e .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_loc     0x0000001e      0x136 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_loc     0x00000154      0x14f .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_loc     0x000002a3      0x7c0 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_loc     0x00000a63      0xdb7 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_loc     0x0000181a       0x7e .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_loc     0x00001898       0x96 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_loc     0x0000192e      0x223 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_loc     0x00001b51      0x160 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x4f8
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x10 .\CortexM0\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000010       0x38 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x00000048       0x38 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .debug_ranges  0x00000080      0x1b8 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .debug_ranges  0x00000238      0x178 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .debug_ranges  0x000003b0       0x48 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .debug_ranges  0x000003f8       0x50 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .debug_ranges  0x00000448       0x80 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .debug_ranges  0x000004c8       0x30 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM0\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .comment       0x0000006e       0x6f .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x28
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1e c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crti.o
 .ARM.attributes
                0x0000001e       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m/crt0.o
 .ARM.attributes
                0x00000065       0x31 .\CortexM0\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000096       0x31 .\CortexM0\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x000000c7       0x31 .\CortexM0\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x000000f8       0x31 .\CortexM0\ARM_GCC_541\Debug\Cm0Start.o
 .ARM.attributes
                0x00000129       0x31 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLib.o)
 .ARM.attributes
                0x0000015a       0x31 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyLFClk.o)
 .ARM.attributes
                0x0000018b       0x31 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1.o)
 .ARM.attributes
                0x000001bc       0x31 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_SPI_UART.o)
 .ARM.attributes
                0x000001ed       0x31 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(UART_1_UART.o)
 .ARM.attributes
                0x0000021e       0x21 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x0000023f       0x31 .\CortexM0\ARM_GCC_541\Debug\bank-protocol.a(CyFlash.o)
 .ARM.attributes
                0x00000270       0x1e c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .ARM.attributes
                0x0000028e       0x1e c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_divsi3.o)
 .ARM.attributes
                0x000002ac       0x1e c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .ARM.attributes
                0x000002ca       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x000002f6       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000322       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x0000034e       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x0000037a       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x000003a6       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv6-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x000003d2       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtend.o
 .ARM.attributes
                0x000003fe       0x1e c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv6-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Users\Larry\Documents\PSoC Creator\bwsi\bank-protocol\bank-protocol.cydsn\CortexM0\ARM_GCC_541\Debug\bank-protocol.elf elf32-littlearm)
