verilog_defaults -push
verilog_defaults -add -I../verilog
verilog_defaults -add -DSIMCLK=tenyr_mainclock
read_verilog ../../3rdparty/wb_intercon/rtl/verilog/wb_mux.v
read_verilog ../verilog/sim/simclocks.v
read_verilog ../verilog/tenyr.v ../verilog/ram.v ../verilog/seg7.v ../verilog/hex2segments.v ../verilog/gpio.v
read_verilog ../verilog/top.v
proc
opt
memory
opt
techmap
opt
synth
