Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 29 19:58:42 2023
| Host         : DESKTOP-V1DGMLK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab04_timer_control_sets_placed.rpt
| Design       : lab04_timer
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------+--------------------+------------------+----------------+--------------+
|     Clock Signal    |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------+--------------------+------------------+----------------+--------------+
|  clk_1s_reg_n_0     | en_IBUF            | endone_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      |                    |                    |                4 |              4 |         1.00 |
|  hex_reg[6]_i_2_n_0 |                    |                    |                3 |              7 |         2.33 |
|  clk_1s_reg_n_0     | counter[6]_i_2_n_0 | counter[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_1s_reg_n_0     | h                  | counter[6]_i_1_n_0 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG      |                    | clk_1ms            |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG      |                    | clk_1s             |                8 |             31 |         3.88 |
+---------------------+--------------------+--------------------+------------------+----------------+--------------+


