# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl" --include "../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl" --include "../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../DMA.ip_user_files/bd/dma/ip/dma_processing_system7_0_0/sim/dma_processing_system7_0_0.v" \
"../../../../DMA.ip_user_files/bd/dma/ip/dma_xbar_0/sim/dma_xbar_0.v" \
"../../../../DMA.ip_user_files/bd/dma/ip/dma_axis_data_fifo_0_0/sim/dma_axis_data_fifo_0_0.v" \
"../../../../DMA.ip_user_files/bd/dma/ip/dma_auto_pc_0/sim/dma_auto_pc_0.v" \
"../../../../DMA.ip_user_files/bd/dma/ip/dma_auto_pc_1/sim/dma_auto_pc_1.v" \
"../../../../DMA.ip_user_files/bd/dma/ip/dma_auto_pc_2/sim/dma_auto_pc_2.v" \
"../../../../DMA.ip_user_files/bd/dma/sim/dma.v" \
"../../../../DMA.gen/sources_1/bd/dma/hdl/dma_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
