// Seed: 232647123
module module_0 (
    input wor id_0,
    output uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output supply1 id_7,
    output tri id_8
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2
);
  reg id_4;
  initial begin : LABEL_0
    id_4 = id_4;
    $unsigned(3);
    ;
    SystemTFIdentifier(id_4, 1);
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
