Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,25763
design__instance__area,146534
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,22
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,964
design__max_cap_violation__count__corner:nom_tt_025C_1v80,15
power__internal__total,0.0008515201043337584
power__switching__total,0.00034937277087010443
power__leakage__total,1.560708824399626e-07
power__total,0.0012010489590466022
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.259059
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.259059
timing__hold__ws__corner:nom_tt_025C_1v80,0.302112
timing__setup__ws__corner:nom_tt_025C_1v80,57.197178
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.302112
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,82.954453
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,398
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,964
design__max_cap_violation__count__corner:nom_ss_100C_1v60,16
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.442673
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.442673
timing__hold__ws__corner:nom_ss_100C_1v60,0.840434
timing__setup__ws__corner:nom_ss_100C_1v60,54.059238
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.840434
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,64.963928
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,964
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,14
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.178999
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.178999
timing__hold__ws__corner:nom_ff_n40C_1v95,0.106875
timing__setup__ws__corner:nom_ff_n40C_1v95,58.228661
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.106875
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,89.331512
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,431
design__max_fanout_violation__count,964
design__max_cap_violation__count,25
clock__skew__worst_hold,-0.172647
clock__skew__worst_setup,-0.456358
timing__hold__ws,0.102501
timing__setup__ws,54.000141
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102501
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,64.080399
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,714
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,25763
design__instance__area__stdcell,146534
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.491285
design__instance__utilization__stdcell,0.491285
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,712
design__io__hpwl,61348208
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,469302
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1295
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,11839
route__net__special,2
route__drc_errors__iter:1,11211
route__wirelength__iter:1,594699
route__drc_errors__iter:2,4640
route__wirelength__iter:2,590233
route__drc_errors__iter:3,4307
route__wirelength__iter:3,588493
route__drc_errors__iter:4,477
route__wirelength__iter:4,587897
route__drc_errors__iter:5,28
route__wirelength__iter:5,587812
route__drc_errors__iter:6,0
route__wirelength__iter:6,587810
route__drc_errors,0
route__wirelength,587810
route__vias,105834
route__vias__singlecut,105834
route__vias__multicut,0
design__disconnected_pin__count,298
design__critical_disconnected_pin__count,0
route__wirelength__max,1072.56
timing__unannotated_net__count__corner:nom_tt_025C_1v80,449
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,449
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,449
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,7
design__max_fanout_violation__count__corner:min_tt_025C_1v80,964
design__max_cap_violation__count__corner:min_tt_025C_1v80,4
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.250902
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.250902
timing__hold__ws__corner:min_tt_025C_1v80,0.295889
timing__setup__ws__corner:min_tt_025C_1v80,57.220932
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.295889
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,83.445389
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,449
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,266
design__max_fanout_violation__count__corner:min_ss_100C_1v60,964
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.428639
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.428639
timing__hold__ws__corner:min_ss_100C_1v60,0.82941
timing__setup__ws__corner:min_ss_100C_1v60,54.09988
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.82941
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,65.884995
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,449
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,964
design__max_cap_violation__count__corner:min_ff_n40C_1v95,4
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.172647
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.172647
timing__hold__ws__corner:min_ff_n40C_1v95,0.102501
timing__setup__ws__corner:min_ff_n40C_1v95,58.244099
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.102501
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,89.664261
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,449
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,22
design__max_fanout_violation__count__corner:max_tt_025C_1v80,964
design__max_cap_violation__count__corner:max_tt_025C_1v80,24
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26795
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.26795
timing__hold__ws__corner:max_tt_025C_1v80,0.310459
timing__setup__ws__corner:max_tt_025C_1v80,57.164925
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.310459
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,82.484207
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,449
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,431
design__max_fanout_violation__count__corner:max_ss_100C_1v60,964
design__max_cap_violation__count__corner:max_ss_100C_1v60,25
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.456358
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.456358
timing__hold__ws__corner:max_ss_100C_1v60,0.854685
timing__setup__ws__corner:max_ss_100C_1v60,54.000141
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.854685
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,64.080399
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,449
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,964
design__max_cap_violation__count__corner:max_ff_n40C_1v95,24
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.186083
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.186083
timing__hold__ws__corner:max_ff_n40C_1v95,0.113012
timing__setup__ws__corner:max_ff_n40C_1v95,58.207512
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113012
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,89.005402
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,449
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,449
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000484821
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000603686
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000832976
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000603686
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008189999999999999512920005606542162013283814303576946258544921875
ir__drop__worst,0.000048499999999999999816986673284446851539541967213153839111328125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
