ARM GAS  /tmp/ccmQ5jPO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"pca9685.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c"
  20              		.section	.text.PCA9685_SetBit,"ax",%progbits
  21              		.align	1
  22              		.global	PCA9685_SetBit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	PCA9685_SetBit:
  28              	.LVL0:
  29              	.LFB137:
   1:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** /*
   2:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  * pca9685.c
   3:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *
   4:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *  Created on: 20.01.2019
   5:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *      Author: Mateusz Salamon
   6:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *		mateusz@msalamon.pl
   7:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *
   8:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *      Website: https://msalamon.pl/nigdy-wiecej-multipleksowania-na-gpio!-max7219-w-akcji-cz-3/
   9:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  *      GitHub:  https://github.com/lamik/Servos_PWM_STM32_HAL
  10:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****  */
  11:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  12:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #include "main.h"
  13:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  14:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #include "pca9685.h"
  15:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #include "math.h"
  16:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  17:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** I2C_HandleTypeDef *pca9685_i2c;
  18:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  19:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
  20:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
  30              		.loc 1 20 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 20 1 is_stmt 0 view .LVU1
  35 0000 70B5     		push	{r4, r5, r6, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 4, -16
ARM GAS  /tmp/ccmQ5jPO.s 			page 2


  39              		.cfi_offset 5, -12
  40              		.cfi_offset 6, -8
  41              		.cfi_offset 14, -4
  42 0002 86B0     		sub	sp, sp, #24
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 40
  45 0004 0446     		mov	r4, r0
  46 0006 0D46     		mov	r5, r1
  21:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	uint8_t tmp;
  47              		.loc 1 21 2 is_stmt 1 view .LVU2
  22:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(Value) Value = 1;
  48              		.loc 1 22 2 view .LVU3
  49              		.loc 1 22 4 is_stmt 0 view .LVU4
  50 0008 1646     		mov	r6, r2
  51 000a 02B1     		cbz	r2, .L2
  52              		.loc 1 22 18 discriminator 1 view .LVU5
  53 000c 0126     		movs	r6, #1
  54              	.L2:
  55              	.LVL1:
  23:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  24:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
  56              		.loc 1 24 2 is_stmt 1 view .LVU6
  57              		.loc 1 24 15 is_stmt 0 view .LVU7
  58 000e 0A23     		movs	r3, #10
  59 0010 0293     		str	r3, [sp, #8]
  60 0012 0123     		movs	r3, #1
  61 0014 0193     		str	r3, [sp, #4]
  62 0016 0DF11702 		add	r2, sp, #23
  63 001a 0092     		str	r2, [sp]
  64 001c 2246     		mov	r2, r4
  65 001e 8021     		movs	r1, #128
  66              	.LVL2:
  67              		.loc 1 24 15 view .LVU8
  68 0020 1348     		ldr	r0, .L9
  69              	.LVL3:
  70              		.loc 1 24 15 view .LVU9
  71 0022 0068     		ldr	r0, [r0]
  72 0024 FFF7FEFF 		bl	HAL_I2C_Mem_Read
  73              	.LVL4:
  74              		.loc 1 24 4 discriminator 1 view .LVU10
  75 0028 10B1     		cbz	r0, .L8
  25:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
  26:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		return PCA9685_ERROR;
  76              		.loc 1 26 10 view .LVU11
  77 002a 0120     		movs	r0, #1
  78              	.LVL5:
  79              	.L3:
  27:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	tmp |= (Value&1)<<Bit;
  30:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
  32:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
  33:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		return PCA9685_ERROR;
  34:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
  35:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  36:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_OK;
ARM GAS  /tmp/ccmQ5jPO.s 			page 3


  37:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
  80              		.loc 1 37 1 view .LVU12
  81 002c 06B0     		add	sp, sp, #24
  82              	.LCFI2:
  83              		.cfi_remember_state
  84              		.cfi_def_cfa_offset 16
  85              		@ sp needed
  86 002e 70BD     		pop	{r4, r5, r6, pc}
  87              	.LVL6:
  88              	.L8:
  89              	.LCFI3:
  90              		.cfi_restore_state
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	tmp |= (Value&1)<<Bit;
  91              		.loc 1 28 2 is_stmt 1 view .LVU13
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	tmp |= (Value&1)<<Bit;
  92              		.loc 1 28 44 is_stmt 0 view .LVU14
  93 0030 0123     		movs	r3, #1
  94 0032 03FA05F1 		lsl	r1, r3, r5
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	tmp |= (Value&1)<<Bit;
  95              		.loc 1 28 41 view .LVU15
  96 0036 61F07F01 		orn	r1, r1, #127
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	tmp |= (Value&1)<<Bit;
  97              		.loc 1 28 6 view .LVU16
  98 003a 9DF81720 		ldrb	r2, [sp, #23]	@ zero_extendqisi2
  99 003e 22EA0102 		bic	r2, r2, r1
 100 0042 8DF81720 		strb	r2, [sp, #23]
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 101              		.loc 1 29 2 is_stmt 1 view .LVU17
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 102              		.loc 1 29 15 is_stmt 0 view .LVU18
 103 0046 1E40     		ands	r6, r6, r3
 104              	.LVL7:
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 105              		.loc 1 29 18 view .LVU19
 106 0048 AE40     		lsls	r6, r6, r5
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 107              		.loc 1 29 6 view .LVU20
 108 004a 3243     		orrs	r2, r2, r6
 109 004c 8DF81720 		strb	r2, [sp, #23]
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
 110              		.loc 1 31 2 is_stmt 1 view .LVU21
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
 111              		.loc 1 31 15 is_stmt 0 view .LVU22
 112 0050 0A22     		movs	r2, #10
 113 0052 0292     		str	r2, [sp, #8]
 114 0054 0193     		str	r3, [sp, #4]
 115 0056 0DF11702 		add	r2, sp, #23
 116 005a 0092     		str	r2, [sp]
 117 005c 2246     		mov	r2, r4
 118 005e 8021     		movs	r1, #128
 119 0060 0348     		ldr	r0, .L9
 120 0062 0068     		ldr	r0, [r0]
 121 0064 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 122              	.LVL8:
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
 123              		.loc 1 31 4 discriminator 1 view .LVU23
 124 0068 0028     		cmp	r0, #0
ARM GAS  /tmp/ccmQ5jPO.s 			page 4


 125 006a DFD0     		beq	.L3
  33:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 126              		.loc 1 33 10 view .LVU24
 127 006c 0120     		movs	r0, #1
 128 006e DDE7     		b	.L3
 129              	.L10:
 130              		.align	2
 131              	.L9:
 132 0070 00000000 		.word	pca9685_i2c
 133              		.cfi_endproc
 134              	.LFE137:
 136              		.section	.text.PCA9685_SoftwareReset,"ax",%progbits
 137              		.align	1
 138              		.global	PCA9685_SoftwareReset
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	PCA9685_SoftwareReset:
 144              	.LFB138:
  38:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  39:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SoftwareReset(void)
  40:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 145              		.loc 1 40 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 8
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 00B5     		push	{lr}
 150              	.LCFI4:
 151              		.cfi_def_cfa_offset 4
 152              		.cfi_offset 14, -4
 153 0002 85B0     		sub	sp, sp, #20
 154              	.LCFI5:
 155              		.cfi_def_cfa_offset 24
  41:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	uint8_t cmd = 0x6;
 156              		.loc 1 41 2 view .LVU26
 157              		.loc 1 41 10 is_stmt 0 view .LVU27
 158 0004 0623     		movs	r3, #6
 159 0006 8DF80F30 		strb	r3, [sp, #15]
  42:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 160              		.loc 1 42 2 is_stmt 1 view .LVU28
 161              		.loc 1 42 15 is_stmt 0 view .LVU29
 162 000a 0A23     		movs	r3, #10
 163 000c 0093     		str	r3, [sp]
 164 000e 0123     		movs	r3, #1
 165 0010 0DF10F02 		add	r2, sp, #15
 166 0014 0021     		movs	r1, #0
 167 0016 0448     		ldr	r0, .L14
 168 0018 0068     		ldr	r0, [r0]
 169 001a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 170              	.LVL9:
 171              		.loc 1 42 4 discriminator 1 view .LVU30
 172 001e 00B1     		cbz	r0, .L12
  43:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		return PCA9685_OK;
  45:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_ERROR;
 173              		.loc 1 46 9 view .LVU31
ARM GAS  /tmp/ccmQ5jPO.s 			page 5


 174 0020 0120     		movs	r0, #1
 175              	.L12:
  47:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 176              		.loc 1 47 1 view .LVU32
 177 0022 05B0     		add	sp, sp, #20
 178              	.LCFI6:
 179              		.cfi_def_cfa_offset 4
 180              		@ sp needed
 181 0024 5DF804FB 		ldr	pc, [sp], #4
 182              	.L15:
 183              		.align	2
 184              	.L14:
 185 0028 00000000 		.word	pca9685_i2c
 186              		.cfi_endproc
 187              	.LFE138:
 189              		.section	.text.PCA9685_SleepMode,"ax",%progbits
 190              		.align	1
 191              		.global	PCA9685_SleepMode
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 196              	PCA9685_SleepMode:
 197              	.LVL10:
 198              	.LFB139:
  48:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  49:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SleepMode(uint8_t Enable)
  50:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 199              		.loc 1 50 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		.loc 1 50 1 is_stmt 0 view .LVU34
 204 0000 08B5     		push	{r3, lr}
 205              	.LCFI7:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
 209 0002 0246     		mov	r2, r0
  51:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 210              		.loc 1 51 2 is_stmt 1 view .LVU35
 211              		.loc 1 51 9 is_stmt 0 view .LVU36
 212 0004 0421     		movs	r1, #4
 213 0006 0020     		movs	r0, #0
 214              	.LVL11:
 215              		.loc 1 51 9 view .LVU37
 216 0008 FFF7FEFF 		bl	PCA9685_SetBit
 217              	.LVL12:
  52:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 218              		.loc 1 52 1 view .LVU38
 219 000c 08BD     		pop	{r3, pc}
 220              		.cfi_endproc
 221              	.LFE139:
 223              		.section	.text.PCA9685_RestartMode,"ax",%progbits
 224              		.align	1
 225              		.global	PCA9685_RestartMode
 226              		.syntax unified
 227              		.thumb
ARM GAS  /tmp/ccmQ5jPO.s 			page 6


 228              		.thumb_func
 230              	PCA9685_RestartMode:
 231              	.LVL13:
 232              	.LFB140:
  53:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  54:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_RestartMode(uint8_t Enable)
  55:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 233              		.loc 1 55 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		.loc 1 55 1 is_stmt 0 view .LVU40
 238 0000 08B5     		push	{r3, lr}
 239              	.LCFI8:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 3, -8
 242              		.cfi_offset 14, -4
 243 0002 0246     		mov	r2, r0
  56:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 244              		.loc 1 56 2 is_stmt 1 view .LVU41
 245              		.loc 1 56 9 is_stmt 0 view .LVU42
 246 0004 0721     		movs	r1, #7
 247 0006 0020     		movs	r0, #0
 248              	.LVL14:
 249              		.loc 1 56 9 view .LVU43
 250 0008 FFF7FEFF 		bl	PCA9685_SetBit
 251              	.LVL15:
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 252              		.loc 1 57 1 view .LVU44
 253 000c 08BD     		pop	{r3, pc}
 254              		.cfi_endproc
 255              	.LFE140:
 257              		.section	.text.PCA9685_AutoIncrement,"ax",%progbits
 258              		.align	1
 259              		.global	PCA9685_AutoIncrement
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	PCA9685_AutoIncrement:
 265              	.LVL16:
 266              	.LFB141:
  58:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  59:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_AutoIncrement(uint8_t Enable)
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 267              		.loc 1 60 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 60 1 is_stmt 0 view .LVU46
 272 0000 08B5     		push	{r3, lr}
 273              	.LCFI9:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
 277 0002 0246     		mov	r2, r0
  61:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 278              		.loc 1 61 2 is_stmt 1 view .LVU47
ARM GAS  /tmp/ccmQ5jPO.s 			page 7


 279              		.loc 1 61 9 is_stmt 0 view .LVU48
 280 0004 0521     		movs	r1, #5
 281 0006 0020     		movs	r0, #0
 282              	.LVL17:
 283              		.loc 1 61 9 view .LVU49
 284 0008 FFF7FEFF 		bl	PCA9685_SetBit
 285              	.LVL18:
  62:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 286              		.loc 1 62 1 view .LVU50
 287 000c 08BD     		pop	{r3, pc}
 288              		.cfi_endproc
 289              	.LFE141:
 291              		.section	.text.PCA9685_SubaddressRespond,"ax",%progbits
 292              		.align	1
 293              		.global	PCA9685_SubaddressRespond
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	PCA9685_SubaddressRespond:
 299              	.LVL19:
 300              	.LFB142:
  63:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  64:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SubaddressRespond(SubaddressBit Subaddress, uint8_t Enable)
  65:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 301              		.loc 1 65 1 is_stmt 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		.loc 1 65 1 is_stmt 0 view .LVU52
 306 0000 08B5     		push	{r3, lr}
 307              	.LCFI10:
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 3, -8
 310              		.cfi_offset 14, -4
 311 0002 0A46     		mov	r2, r1
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_SetBit(PCA9685_MODE1, Subaddress, Enable);
 312              		.loc 1 66 2 is_stmt 1 view .LVU53
 313              		.loc 1 66 9 is_stmt 0 view .LVU54
 314 0004 0146     		mov	r1, r0
 315              	.LVL20:
 316              		.loc 1 66 9 view .LVU55
 317 0006 0020     		movs	r0, #0
 318              	.LVL21:
 319              		.loc 1 66 9 view .LVU56
 320 0008 FFF7FEFF 		bl	PCA9685_SetBit
 321              	.LVL22:
  67:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 322              		.loc 1 67 1 view .LVU57
 323 000c 08BD     		pop	{r3, pc}
 324              		.cfi_endproc
 325              	.LFE142:
 327              		.section	.text.PCA9685_AllCallRespond,"ax",%progbits
 328              		.align	1
 329              		.global	PCA9685_AllCallRespond
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
ARM GAS  /tmp/ccmQ5jPO.s 			page 8


 334              	PCA9685_AllCallRespond:
 335              	.LVL23:
 336              	.LFB143:
  68:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  69:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_AllCallRespond(uint8_t Enable)
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 337              		.loc 1 70 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		.loc 1 70 1 is_stmt 0 view .LVU59
 342 0000 08B5     		push	{r3, lr}
 343              	.LCFI11:
 344              		.cfi_def_cfa_offset 8
 345              		.cfi_offset 3, -8
 346              		.cfi_offset 14, -4
 347 0002 0246     		mov	r2, r0
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_ALCALL_BIT, Enable);
 348              		.loc 1 71 2 is_stmt 1 view .LVU60
 349              		.loc 1 71 9 is_stmt 0 view .LVU61
 350 0004 0021     		movs	r1, #0
 351 0006 0846     		mov	r0, r1
 352              	.LVL24:
 353              		.loc 1 71 9 view .LVU62
 354 0008 FFF7FEFF 		bl	PCA9685_SetBit
 355              	.LVL25:
  72:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 356              		.loc 1 72 1 view .LVU63
 357 000c 08BD     		pop	{r3, pc}
 358              		.cfi_endproc
 359              	.LFE143:
 361              		.global	__aeabi_f2d
 362              		.global	__aeabi_dmul
 363              		.global	__aeabi_ddiv
 364              		.global	__aeabi_dsub
 365              		.global	__aeabi_d2f
 366              		.global	__aeabi_dadd
 367              		.global	__aeabi_d2uiz
 368              		.section	.text.PCA9685_SetPwmFrequency,"ax",%progbits
 369              		.align	1
 370              		.global	PCA9685_SetPwmFrequency
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	PCA9685_SetPwmFrequency:
 376              	.LVL26:
 377              	.LFB144:
  73:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  74:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** //
  75:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** //	Frequency - Hz value
  76:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** //
  77:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SetPwmFrequency(uint16_t Frequency)
  78:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 378              		.loc 1 78 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 8
 381              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccmQ5jPO.s 			page 9


 382              		.loc 1 78 1 is_stmt 0 view .LVU65
 383 0000 10B5     		push	{r4, lr}
 384              	.LCFI12:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 4, -8
 387              		.cfi_offset 14, -4
 388 0002 86B0     		sub	sp, sp, #24
 389              	.LCFI13:
 390              		.cfi_def_cfa_offset 32
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	float PrescalerVal;
 391              		.loc 1 79 2 is_stmt 1 view .LVU66
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	uint8_t Prescale;
 392              		.loc 1 80 2 view .LVU67
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  82:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(Frequency >= 1526)
 393              		.loc 1 82 2 view .LVU68
 394              		.loc 1 82 4 is_stmt 0 view .LVU69
 395 0004 40F2F553 		movw	r3, #1525
 396 0008 9842     		cmp	r0, r3
 397 000a 1CD9     		bls	.L27
  83:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = 0x03;
 398              		.loc 1 84 3 is_stmt 1 view .LVU70
 399              		.loc 1 84 12 is_stmt 0 view .LVU71
 400 000c 0323     		movs	r3, #3
 401 000e 8DF81730 		strb	r3, [sp, #23]
 402              	.LVL27:
 403              	.L28:
  85:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	else if(Frequency <= 24)
  87:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
  88:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = 0xFF;
  89:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
  90:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	else
  91:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
  94:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
  96:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	//
  97:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	//	To change the frequency, PCA9685 have to be in Sleep mode.
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	//
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_SleepMode(1);
 404              		.loc 1 99 2 is_stmt 1 view .LVU72
 405 0012 0120     		movs	r0, #1
 406 0014 FFF7FEFF 		bl	PCA9685_SleepMode
 407              	.LVL28:
 100:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write P
 408              		.loc 1 100 2 view .LVU73
 409 0018 0A23     		movs	r3, #10
 410 001a 0293     		str	r3, [sp, #8]
 411 001c 0124     		movs	r4, #1
 412 001e 0194     		str	r4, [sp, #4]
 413 0020 0DF11703 		add	r3, sp, #23
 414 0024 0093     		str	r3, [sp]
 415 0026 2346     		mov	r3, r4
 416 0028 FE22     		movs	r2, #254
ARM GAS  /tmp/ccmQ5jPO.s 			page 10


 417 002a 8021     		movs	r1, #128
 418 002c 2048     		ldr	r0, .L31+8
 419 002e 0068     		ldr	r0, [r0]
 420 0030 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 421              	.LVL29:
 101:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_SleepMode(0);
 422              		.loc 1 101 2 view .LVU74
 423 0034 0020     		movs	r0, #0
 424 0036 FFF7FEFF 		bl	PCA9685_SleepMode
 425              	.LVL30:
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_RestartMode(1);
 426              		.loc 1 102 2 view .LVU75
 427 003a 2046     		mov	r0, r4
 428 003c FFF7FEFF 		bl	PCA9685_RestartMode
 429              	.LVL31:
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_OK;
 430              		.loc 1 103 2 view .LVU76
 104:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 431              		.loc 1 104 1 is_stmt 0 view .LVU77
 432 0040 0020     		movs	r0, #0
 433 0042 06B0     		add	sp, sp, #24
 434              	.LCFI14:
 435              		.cfi_remember_state
 436              		.cfi_def_cfa_offset 8
 437              		@ sp needed
 438 0044 10BD     		pop	{r4, pc}
 439              	.LVL32:
 440              	.L27:
 441              	.LCFI15:
 442              		.cfi_restore_state
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
 443              		.loc 1 86 7 is_stmt 1 view .LVU78
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
 444              		.loc 1 86 9 is_stmt 0 view .LVU79
 445 0046 1828     		cmp	r0, #24
 446 0048 03D8     		bhi	.L29
  88:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 447              		.loc 1 88 3 is_stmt 1 view .LVU80
  88:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 448              		.loc 1 88 12 is_stmt 0 view .LVU81
 449 004a FF23     		movs	r3, #255
 450 004c 8DF81730 		strb	r3, [sp, #23]
 451 0050 DFE7     		b	.L28
 452              	.L29:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
 453              		.loc 1 92 3 is_stmt 1 view .LVU82
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
 454              		.loc 1 92 40 is_stmt 0 view .LVU83
 455 0052 07EE900A 		vmov	s15, r0	@ int
 456 0056 F8EE677A 		vcvt.f32.u32	s15, s15
 457 005a 17EE900A 		vmov	r0, s15
 458              	.LVL33:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
 459              		.loc 1 92 40 view .LVU84
 460 005e FFF7FEFF 		bl	__aeabi_f2d
 461              	.LVL34:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
ARM GAS  /tmp/ccmQ5jPO.s 			page 11


 462              		.loc 1 92 38 view .LVU85
 463 0062 0022     		movs	r2, #0
 464 0064 134B     		ldr	r3, .L31+12
 465 0066 FFF7FEFF 		bl	__aeabi_dmul
 466              	.LVL35:
 467 006a 0246     		mov	r2, r0
 468 006c 0B46     		mov	r3, r1
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
 469              		.loc 1 92 28 view .LVU86
 470 006e 0EA1     		adr	r1, .L31
 471 0070 D1E90001 		ldrd	r0, [r1]
 472 0074 FFF7FEFF 		bl	__aeabi_ddiv
 473              	.LVL36:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
 474              		.loc 1 92 59 view .LVU87
 475 0078 0022     		movs	r2, #0
 476 007a 0F4B     		ldr	r3, .L31+16
 477 007c FFF7FEFF 		bl	__aeabi_dsub
 478              	.LVL37:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		Prescale = floor(PrescalerVal + 0.5);
 479              		.loc 1 92 16 view .LVU88
 480 0080 FFF7FEFF 		bl	__aeabi_d2f
 481              	.LVL38:
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 482              		.loc 1 93 3 is_stmt 1 view .LVU89
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 483              		.loc 1 93 14 is_stmt 0 view .LVU90
 484 0084 FFF7FEFF 		bl	__aeabi_f2d
 485              	.LVL39:
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 486              		.loc 1 93 14 view .LVU91
 487 0088 0022     		movs	r2, #0
 488 008a 0C4B     		ldr	r3, .L31+20
 489 008c FFF7FEFF 		bl	__aeabi_dadd
 490              	.LVL40:
 491 0090 41EC100B 		vmov	d0, r0, r1
 492 0094 FFF7FEFF 		bl	floor
 493              	.LVL41:
 494 0098 51EC100B 		vmov	r0, r1, d0
  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 495              		.loc 1 93 12 discriminator 1 view .LVU92
 496 009c FFF7FEFF 		bl	__aeabi_d2uiz
 497              	.LVL42:
 498 00a0 8DF81700 		strb	r0, [sp, #23]
 499 00a4 B5E7     		b	.L28
 500              	.L32:
 501 00a6 00BF     		.align	3
 502              	.L31:
 503 00a8 00000000 		.word	0
 504 00ac 84D77741 		.word	1098372996
 505 00b0 00000000 		.word	pca9685_i2c
 506 00b4 0000B040 		.word	1085276160
 507 00b8 0000F03F 		.word	1072693248
 508 00bc 0000E03F 		.word	1071644672
 509              		.cfi_endproc
 510              	.LFE144:
 512              		.section	.text.PCA9685_SetPwm,"ax",%progbits
ARM GAS  /tmp/ccmQ5jPO.s 			page 12


 513              		.align	1
 514              		.global	PCA9685_SetPwm
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 519              	PCA9685_SetPwm:
 520              	.LVL43:
 521              	.LFB145:
 105:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 106:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SetPwm(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
 107:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 522              		.loc 1 107 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 8
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		.loc 1 107 1 is_stmt 0 view .LVU94
 527 0000 10B5     		push	{r4, lr}
 528              	.LCFI16:
 529              		.cfi_def_cfa_offset 8
 530              		.cfi_offset 4, -8
 531              		.cfi_offset 14, -4
 532 0002 86B0     		sub	sp, sp, #24
 533              	.LCFI17:
 534              		.cfi_def_cfa_offset 32
 108:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	uint8_t RegisterAddress;
 535              		.loc 1 108 2 is_stmt 1 view .LVU95
 109:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	uint8_t Message[4];
 536              		.loc 1 109 2 view .LVU96
 110:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 111:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 537              		.loc 1 111 2 view .LVU97
 538              		.loc 1 111 38 is_stmt 0 view .LVU98
 539 0004 8400     		lsls	r4, r0, #2
 540 0006 E4B2     		uxtb	r4, r4
 541              		.loc 1 111 18 view .LVU99
 542 0008 0634     		adds	r4, r4, #6
 543 000a E4B2     		uxtb	r4, r4
 544              	.LVL44:
 112:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	Message[0] = OnTime & 0xFF;
 545              		.loc 1 112 2 is_stmt 1 view .LVU100
 546              		.loc 1 112 13 is_stmt 0 view .LVU101
 547 000c 8DF81410 		strb	r1, [sp, #20]
 113:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	Message[1] = OnTime>>8;
 548              		.loc 1 113 2 is_stmt 1 view .LVU102
 549              		.loc 1 113 13 is_stmt 0 view .LVU103
 550 0010 090A     		lsrs	r1, r1, #8
 551              	.LVL45:
 552              		.loc 1 113 13 view .LVU104
 553 0012 8DF81510 		strb	r1, [sp, #21]
 114:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	Message[2] = OffTime & 0xFF;
 554              		.loc 1 114 2 is_stmt 1 view .LVU105
 555              		.loc 1 114 13 is_stmt 0 view .LVU106
 556 0016 8DF81620 		strb	r2, [sp, #22]
 115:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	Message[3] = OffTime>>8;
 557              		.loc 1 115 2 is_stmt 1 view .LVU107
 558              		.loc 1 115 13 is_stmt 0 view .LVU108
 559 001a 120A     		lsrs	r2, r2, #8
ARM GAS  /tmp/ccmQ5jPO.s 			page 13


 560              	.LVL46:
 561              		.loc 1 115 13 view .LVU109
 562 001c 8DF81720 		strb	r2, [sp, #23]
 116:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 117:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	/*if(pca9685_i2c->State != HAL_I2C_STATE_READY){
 118:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		HAL_I2C_DeInit(pca9685_i2c);
 119:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		HAL_I2C_Init(pca9685_i2c);
 120:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}*/
 121:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	while(HAL_I2C_IsDeviceReady(pca9685_i2c, PCA9685_ADDRESS, 64, 50)!= HAL_OK);
 563              		.loc 1 121 2 is_stmt 1 view .LVU110
 564              	.LVL47:
 565              	.L34:
 566              		.loc 1 121 67 discriminator 1 view .LVU111
 567              		.loc 1 121 8 is_stmt 0 discriminator 1 view .LVU112
 568 0020 3223     		movs	r3, #50
 569 0022 4022     		movs	r2, #64
 570 0024 8021     		movs	r1, #128
 571 0026 0C48     		ldr	r0, .L39
 572 0028 0068     		ldr	r0, [r0]
 573 002a FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 574              	.LVL48:
 575              		.loc 1 121 67 discriminator 1 view .LVU113
 576 002e 0028     		cmp	r0, #0
 577 0030 F6D1     		bne	.L34
 122:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	HAL_StatusTypeDef status = HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Mes
 578              		.loc 1 122 2 is_stmt 1 view .LVU114
 579              		.loc 1 122 29 is_stmt 0 view .LVU115
 580 0032 0A23     		movs	r3, #10
 581 0034 0293     		str	r3, [sp, #8]
 582 0036 0423     		movs	r3, #4
 583 0038 0193     		str	r3, [sp, #4]
 584 003a 05AB     		add	r3, sp, #20
 585 003c 0093     		str	r3, [sp]
 586 003e 0123     		movs	r3, #1
 587 0040 2246     		mov	r2, r4
 588 0042 8021     		movs	r1, #128
 589 0044 0448     		ldr	r0, .L39
 590 0046 0068     		ldr	r0, [r0]
 591 0048 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 592              	.LVL49:
 123:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(status != HAL_OK)
 593              		.loc 1 123 2 is_stmt 1 view .LVU116
 594              		.loc 1 123 4 is_stmt 0 view .LVU117
 595 004c 08B9     		cbnz	r0, .L38
 596              	.LVL50:
 597              	.L35:
 124:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	{
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 		return PCA9685_ERROR;
 126:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 127:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_OK;
 129:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 598              		.loc 1 129 1 view .LVU118
 599 004e 06B0     		add	sp, sp, #24
 600              	.LCFI18:
 601              		.cfi_remember_state
 602              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccmQ5jPO.s 			page 14


 603              		@ sp needed
 604 0050 10BD     		pop	{r4, pc}
 605              	.LVL51:
 606              	.L38:
 607              	.LCFI19:
 608              		.cfi_restore_state
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 609              		.loc 1 125 10 view .LVU119
 610 0052 0120     		movs	r0, #1
 611              	.LVL52:
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	}
 612              		.loc 1 125 10 view .LVU120
 613 0054 FBE7     		b	.L35
 614              	.L40:
 615 0056 00BF     		.align	2
 616              	.L39:
 617 0058 00000000 		.word	pca9685_i2c
 618              		.cfi_endproc
 619              	.LFE145:
 621              		.section	.text.PCA9685_SetPin,"ax",%progbits
 622              		.align	1
 623              		.global	PCA9685_SetPin
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	PCA9685_SetPin:
 629              	.LVL53:
 630              	.LFB146:
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 131:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SetPin(uint8_t Channel, uint16_t Value, uint8_t Invert)
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 631              		.loc 1 132 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		.loc 1 132 1 is_stmt 0 view .LVU122
 636 0000 08B5     		push	{r3, lr}
 637              	.LCFI20:
 638              		.cfi_def_cfa_offset 8
 639              		.cfi_offset 3, -8
 640              		.cfi_offset 14, -4
 133:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****   if(Value > 4095) Value = 4095;
 641              		.loc 1 133 3 is_stmt 1 view .LVU123
 642              		.loc 1 133 5 is_stmt 0 view .LVU124
 643 0002 B1F5805F 		cmp	r1, #4096
 644 0006 01D3     		bcc	.L42
 645              		.loc 1 133 26 discriminator 1 view .LVU125
 646 0008 40F6FF71 		movw	r1, #4095
 647              	.LVL54:
 648              	.L42:
 134:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 135:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****   if (Invert) {
 649              		.loc 1 135 3 is_stmt 1 view .LVU126
 650              		.loc 1 135 6 is_stmt 0 view .LVU127
 651 000c C2B1     		cbz	r2, .L43
 136:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     if (Value == 0) {
 652              		.loc 1 136 5 is_stmt 1 view .LVU128
ARM GAS  /tmp/ccmQ5jPO.s 			page 15


 653              		.loc 1 136 8 is_stmt 0 view .LVU129
 654 000e 59B1     		cbz	r1, .L51
 137:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully on.
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       return PCA9685_SetPwm(Channel, 4096, 0);
 139:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 140:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     else if (Value == 4095) {
 655              		.loc 1 140 10 is_stmt 1 view .LVU130
 656              		.loc 1 140 13 is_stmt 0 view .LVU131
 657 0010 40F6FF73 		movw	r3, #4095
 658 0014 9942     		cmp	r1, r3
 659 0016 0DD0     		beq	.L52
 141:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully off.
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     	return PCA9685_SetPwm(Channel, 0, 4096);
 143:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 144:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     else {
 145:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     	return PCA9685_SetPwm(Channel, 0, 4095-Value);
 660              		.loc 1 145 6 is_stmt 1 view .LVU132
 661              		.loc 1 145 13 is_stmt 0 view .LVU133
 662 0018 C1F57F61 		rsb	r1, r1, #4080
 663              	.LVL55:
 664              		.loc 1 145 13 view .LVU134
 665 001c 0F31     		adds	r1, r1, #15
 666 001e 8AB2     		uxth	r2, r1
 667              	.LVL56:
 668              		.loc 1 145 13 view .LVU135
 669 0020 0021     		movs	r1, #0
 670 0022 FFF7FEFF 		bl	PCA9685_SetPwm
 671              	.LVL57:
 672              	.L45:
 146:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****   }
 148:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****   else {
 149:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     if (Value == 4095) {
 150:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully on.
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     	return PCA9685_SetPwm(Channel, 4096, 0);
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 153:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     else if (Value == 0) {
 154:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully off.
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     	return PCA9685_SetPwm(Channel, 0, 4096);
 156:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 157:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     else {
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     	return PCA9685_SetPwm(Channel, 0, Value);
 159:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 160:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****   }
 161:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 673              		.loc 1 161 1 view .LVU136
 674 0026 08BD     		pop	{r3, pc}
 675              	.LVL58:
 676              	.L51:
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 677              		.loc 1 138 7 is_stmt 1 view .LVU137
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 678              		.loc 1 138 14 is_stmt 0 view .LVU138
 679 0028 0022     		movs	r2, #0
 680              	.LVL59:
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 681              		.loc 1 138 14 view .LVU139
ARM GAS  /tmp/ccmQ5jPO.s 			page 16


 682 002a 4FF48051 		mov	r1, #4096
 683              	.LVL60:
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 684              		.loc 1 138 14 view .LVU140
 685 002e FFF7FEFF 		bl	PCA9685_SetPwm
 686              	.LVL61:
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 687              		.loc 1 138 14 view .LVU141
 688 0032 F8E7     		b	.L45
 689              	.LVL62:
 690              	.L52:
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 691              		.loc 1 142 6 is_stmt 1 view .LVU142
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 692              		.loc 1 142 13 is_stmt 0 view .LVU143
 693 0034 4FF48052 		mov	r2, #4096
 694              	.LVL63:
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 695              		.loc 1 142 13 view .LVU144
 696 0038 0021     		movs	r1, #0
 697              	.LVL64:
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 698              		.loc 1 142 13 view .LVU145
 699 003a FFF7FEFF 		bl	PCA9685_SetPwm
 700              	.LVL65:
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 701              		.loc 1 142 13 view .LVU146
 702 003e F2E7     		b	.L45
 703              	.LVL66:
 704              	.L43:
 149:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully on.
 705              		.loc 1 149 5 is_stmt 1 view .LVU147
 149:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully on.
 706              		.loc 1 149 8 is_stmt 0 view .LVU148
 707 0040 40F6FF73 		movw	r3, #4095
 708 0044 9942     		cmp	r1, r3
 709 0046 05D0     		beq	.L53
 153:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully off.
 710              		.loc 1 153 10 is_stmt 1 view .LVU149
 153:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****       // Special value for signal fully off.
 711              		.loc 1 153 13 is_stmt 0 view .LVU150
 712 0048 51B9     		cbnz	r1, .L48
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 713              		.loc 1 155 6 is_stmt 1 view .LVU151
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 714              		.loc 1 155 13 is_stmt 0 view .LVU152
 715 004a 4FF48052 		mov	r2, #4096
 716              	.LVL67:
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 717              		.loc 1 155 13 view .LVU153
 718 004e FFF7FEFF 		bl	PCA9685_SetPwm
 719              	.LVL68:
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 720              		.loc 1 155 13 view .LVU154
 721 0052 E8E7     		b	.L45
 722              	.LVL69:
 723              	.L53:
ARM GAS  /tmp/ccmQ5jPO.s 			page 17


 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 724              		.loc 1 151 6 is_stmt 1 view .LVU155
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 725              		.loc 1 151 13 is_stmt 0 view .LVU156
 726 0054 0022     		movs	r2, #0
 727              	.LVL70:
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 728              		.loc 1 151 13 view .LVU157
 729 0056 4FF48051 		mov	r1, #4096
 730              	.LVL71:
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 731              		.loc 1 151 13 view .LVU158
 732 005a FFF7FEFF 		bl	PCA9685_SetPwm
 733              	.LVL72:
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 734              		.loc 1 151 13 view .LVU159
 735 005e E2E7     		b	.L45
 736              	.LVL73:
 737              	.L48:
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 738              		.loc 1 158 6 is_stmt 1 view .LVU160
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 739              		.loc 1 158 13 is_stmt 0 view .LVU161
 740 0060 0A46     		mov	r2, r1
 741              	.LVL74:
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 742              		.loc 1 158 13 view .LVU162
 743 0062 0021     		movs	r1, #0
 744              	.LVL75:
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 745              		.loc 1 158 13 view .LVU163
 746 0064 FFF7FEFF 		bl	PCA9685_SetPwm
 747              	.LVL76:
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c ****     }
 748              		.loc 1 158 13 view .LVU164
 749 0068 DDE7     		b	.L45
 750              		.cfi_endproc
 751              	.LFE146:
 753              		.section	.text.PCA9685_SetServoAngle,"ax",%progbits
 754              		.align	1
 755              		.global	PCA9685_SetServoAngle
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 760              	PCA9685_SetServoAngle:
 761              	.LVL77:
 762              	.LFB147:
 162:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 163:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #ifdef PCA9685_SERVO_MODE
 164:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_SetServoAngle(uint8_t Channel, float Angle)
 165:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 763              		.loc 1 165 1 is_stmt 1 view -0
 764              		.cfi_startproc
 765              		@ args = 0, pretend = 0, frame = 0
 766              		@ frame_needed = 0, uses_anonymous_args = 0
 767              		.loc 1 165 1 is_stmt 0 view .LVU166
 768 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccmQ5jPO.s 			page 18


 769              	.LCFI21:
 770              		.cfi_def_cfa_offset 8
 771              		.cfi_offset 4, -8
 772              		.cfi_offset 14, -4
 773 0002 0446     		mov	r4, r0
 166:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	float Value;
 774              		.loc 1 166 2 is_stmt 1 view .LVU167
 167:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 775              		.loc 1 167 2 view .LVU168
 776              		.loc 1 167 4 is_stmt 0 view .LVU169
 777 0004 B5EEC00A 		vcmpe.f32	s0, #0
 778 0008 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 779 000c 09D4     		bmi	.L56
 168:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 780              		.loc 1 168 2 is_stmt 1 view .LVU170
 781              		.loc 1 168 4 is_stmt 0 view .LVU171
 782 000e DFED187A 		vldr.32	s15, .L59+8
 783 0012 B4EEE70A 		vcmpe.f32	s0, s15
 784 0016 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 785 001a 04DD     		ble	.L55
 786              		.loc 1 168 30 discriminator 1 view .LVU172
 787 001c 9FED140A 		vldr.32	s0, .L59+8
 788              	.LVL78:
 789              		.loc 1 168 30 discriminator 1 view .LVU173
 790 0020 01E0     		b	.L55
 791              	.LVL79:
 792              	.L56:
 167:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 793              		.loc 1 167 30 discriminator 1 view .LVU174
 794 0022 9FED140A 		vldr.32	s0, .L59+12
 795              	.LVL80:
 796              	.L55:
 169:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 170:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (f
 797              		.loc 1 170 2 is_stmt 1 view .LVU175
 798              		.loc 1 170 17 is_stmt 0 view .LVU176
 799 0026 10EE100A 		vmov	r0, s0
 800              	.LVL81:
 801              		.loc 1 170 17 view .LVU177
 802 002a FFF7FEFF 		bl	__aeabi_f2d
 803              	.LVL82:
 804              		.loc 1 170 30 view .LVU178
 805 002e 0EA3     		adr	r3, .L59
 806 0030 D3E90023 		ldrd	r2, [r3]
 807 0034 FFF7FEFF 		bl	__aeabi_dmul
 808              	.LVL83:
 809              		.loc 1 170 70 view .LVU179
 810 0038 0022     		movs	r2, #0
 811 003a 0F4B     		ldr	r3, .L59+16
 812 003c FFF7FEFF 		bl	__aeabi_ddiv
 813              	.LVL84:
 814              		.loc 1 170 96 view .LVU180
 815 0040 0022     		movs	r2, #0
 816 0042 0E4B     		ldr	r3, .L59+20
 817 0044 FFF7FEFF 		bl	__aeabi_dadd
 818              	.LVL85:
 819              		.loc 1 170 8 view .LVU181
ARM GAS  /tmp/ccmQ5jPO.s 			page 19


 820 0048 FFF7FEFF 		bl	__aeabi_d2f
 821              	.LVL86:
 822 004c 07EE900A 		vmov	s15, r0
 823              	.LVL87:
 171:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 172:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_SetPin(Channel, (uint16_t)Value, 0);
 824              		.loc 1 172 2 is_stmt 1 view .LVU182
 825              		.loc 1 172 9 is_stmt 0 view .LVU183
 826 0050 FCEEE77A 		vcvt.u32.f32	s15, s15
 827 0054 0022     		movs	r2, #0
 828 0056 17EE903A 		vmov	r3, s15	@ int
 829 005a 99B2     		uxth	r1, r3
 830 005c 2046     		mov	r0, r4
 831              	.LVL88:
 832              		.loc 1 172 9 view .LVU184
 833 005e FFF7FEFF 		bl	PCA9685_SetPin
 834              	.LVL89:
 173:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 835              		.loc 1 173 1 view .LVU185
 836 0062 10BD     		pop	{r4, pc}
 837              	.LVL90:
 838              	.L60:
 839              		.loc 1 173 1 view .LVU186
 840 0064 AFF30080 		.align	3
 841              	.L59:
 842 0068 00000000 		.word	0
 843 006c 00607840 		.word	1081630720
 844 0070 00003443 		.word	1127481344
 845 0074 00000000 		.word	0
 846 0078 00806640 		.word	1080459264
 847 007c 00805B40 		.word	1079738368
 848              		.cfi_endproc
 849              	.LFE147:
 851              		.section	.text.PCA9685_Init,"ax",%progbits
 852              		.align	1
 853              		.global	PCA9685_Init
 854              		.syntax unified
 855              		.thumb
 856              		.thumb_func
 858              	PCA9685_Init:
 859              	.LVL91:
 860              	.LFB148:
 174:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #endif
 175:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 176:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *hi2c)
 177:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** {
 861              		.loc 1 177 1 is_stmt 1 view -0
 862              		.cfi_startproc
 863              		@ args = 0, pretend = 0, frame = 0
 864              		@ frame_needed = 0, uses_anonymous_args = 0
 865              		.loc 1 177 1 is_stmt 0 view .LVU188
 866 0000 08B5     		push	{r3, lr}
 867              	.LCFI22:
 868              		.cfi_def_cfa_offset 8
 869              		.cfi_offset 3, -8
 870              		.cfi_offset 14, -4
 178:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	pca9685_i2c = hi2c;
ARM GAS  /tmp/ccmQ5jPO.s 			page 20


 871              		.loc 1 178 2 is_stmt 1 view .LVU189
 872              		.loc 1 178 14 is_stmt 0 view .LVU190
 873 0002 064B     		ldr	r3, .L63
 874 0004 1860     		str	r0, [r3]
 179:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 180:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_SoftwareReset();
 875              		.loc 1 180 2 is_stmt 1 view .LVU191
 876 0006 FFF7FEFF 		bl	PCA9685_SoftwareReset
 877              	.LVL92:
 181:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #ifdef PCA9685_SERVO_MODE
 182:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_SetPwmFrequency(48);
 878              		.loc 1 182 2 view .LVU192
 879 000a 3020     		movs	r0, #48
 880 000c FFF7FEFF 		bl	PCA9685_SetPwmFrequency
 881              	.LVL93:
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #else
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_SetPwmFrequency(1000);
 185:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** #endif
 186:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	PCA9685_AutoIncrement(1);
 882              		.loc 1 186 2 view .LVU193
 883 0010 0120     		movs	r0, #1
 884 0012 FFF7FEFF 		bl	PCA9685_AutoIncrement
 885              	.LVL94:
 187:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** 	return PCA9685_OK;
 886              		.loc 1 188 2 view .LVU194
 189:/home/dat/Documents/colir_one/rocket_code/Module/Src/pca9685.c **** }
 887              		.loc 1 189 1 is_stmt 0 view .LVU195
 888 0016 0020     		movs	r0, #0
 889 0018 08BD     		pop	{r3, pc}
 890              	.L64:
 891 001a 00BF     		.align	2
 892              	.L63:
 893 001c 00000000 		.word	pca9685_i2c
 894              		.cfi_endproc
 895              	.LFE148:
 897              		.global	pca9685_i2c
 898              		.section	.bss.pca9685_i2c,"aw",%nobits
 899              		.align	2
 902              	pca9685_i2c:
 903 0000 00000000 		.space	4
 904              		.text
 905              	.Letext0:
 906              		.file 2 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 907              		.file 3 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 908              		.file 4 "/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32
 909              		.file 5 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 910              		.file 6 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 911              		.file 7 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 912              		.file 8 "/home/dat/Documents/colir_one/rocket_code/Module/Inc/pca9685.h"
 913              		.file 9 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
ARM GAS  /tmp/ccmQ5jPO.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 pca9685.c
     /tmp/ccmQ5jPO.s:21     .text.PCA9685_SetBit:00000000 $t
     /tmp/ccmQ5jPO.s:27     .text.PCA9685_SetBit:00000000 PCA9685_SetBit
     /tmp/ccmQ5jPO.s:132    .text.PCA9685_SetBit:00000070 $d
     /tmp/ccmQ5jPO.s:902    .bss.pca9685_i2c:00000000 pca9685_i2c
     /tmp/ccmQ5jPO.s:137    .text.PCA9685_SoftwareReset:00000000 $t
     /tmp/ccmQ5jPO.s:143    .text.PCA9685_SoftwareReset:00000000 PCA9685_SoftwareReset
     /tmp/ccmQ5jPO.s:185    .text.PCA9685_SoftwareReset:00000028 $d
     /tmp/ccmQ5jPO.s:190    .text.PCA9685_SleepMode:00000000 $t
     /tmp/ccmQ5jPO.s:196    .text.PCA9685_SleepMode:00000000 PCA9685_SleepMode
     /tmp/ccmQ5jPO.s:224    .text.PCA9685_RestartMode:00000000 $t
     /tmp/ccmQ5jPO.s:230    .text.PCA9685_RestartMode:00000000 PCA9685_RestartMode
     /tmp/ccmQ5jPO.s:258    .text.PCA9685_AutoIncrement:00000000 $t
     /tmp/ccmQ5jPO.s:264    .text.PCA9685_AutoIncrement:00000000 PCA9685_AutoIncrement
     /tmp/ccmQ5jPO.s:292    .text.PCA9685_SubaddressRespond:00000000 $t
     /tmp/ccmQ5jPO.s:298    .text.PCA9685_SubaddressRespond:00000000 PCA9685_SubaddressRespond
     /tmp/ccmQ5jPO.s:328    .text.PCA9685_AllCallRespond:00000000 $t
     /tmp/ccmQ5jPO.s:334    .text.PCA9685_AllCallRespond:00000000 PCA9685_AllCallRespond
     /tmp/ccmQ5jPO.s:369    .text.PCA9685_SetPwmFrequency:00000000 $t
     /tmp/ccmQ5jPO.s:375    .text.PCA9685_SetPwmFrequency:00000000 PCA9685_SetPwmFrequency
     /tmp/ccmQ5jPO.s:503    .text.PCA9685_SetPwmFrequency:000000a8 $d
     /tmp/ccmQ5jPO.s:513    .text.PCA9685_SetPwm:00000000 $t
     /tmp/ccmQ5jPO.s:519    .text.PCA9685_SetPwm:00000000 PCA9685_SetPwm
     /tmp/ccmQ5jPO.s:617    .text.PCA9685_SetPwm:00000058 $d
     /tmp/ccmQ5jPO.s:622    .text.PCA9685_SetPin:00000000 $t
     /tmp/ccmQ5jPO.s:628    .text.PCA9685_SetPin:00000000 PCA9685_SetPin
     /tmp/ccmQ5jPO.s:754    .text.PCA9685_SetServoAngle:00000000 $t
     /tmp/ccmQ5jPO.s:760    .text.PCA9685_SetServoAngle:00000000 PCA9685_SetServoAngle
     /tmp/ccmQ5jPO.s:842    .text.PCA9685_SetServoAngle:00000068 $d
     /tmp/ccmQ5jPO.s:852    .text.PCA9685_Init:00000000 $t
     /tmp/ccmQ5jPO.s:858    .text.PCA9685_Init:00000000 PCA9685_Init
     /tmp/ccmQ5jPO.s:893    .text.PCA9685_Init:0000001c $d
     /tmp/ccmQ5jPO.s:899    .bss.pca9685_i2c:00000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Mem_Read
HAL_I2C_Mem_Write
HAL_I2C_Master_Transmit
__aeabi_f2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_dsub
__aeabi_d2f
__aeabi_dadd
__aeabi_d2uiz
floor
HAL_I2C_IsDeviceReady
