Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7620b671c1494fc09df4974c5c7b8da2 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_for_sort_behav xil_defaultlib.test_for_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'alu_f_ID' [D:/ComputerScience/cs_COD_Spring_2022/Lab6/lab6/lab6.srcs/sources_1/imports/new/cpu.v:340]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'alu_f_EX' [D:/ComputerScience/cs_COD_Spring_2022/Lab6/lab6/lab6.srcs/sources_1/imports/new/cpu.v:341]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 32 for port 'dpra' [D:/ComputerScience/cs_COD_Spring_2022/Lab6/lab6/lab6.srcs/sources_1/imports/new/cpu.v:409]
WARNING: [VRFC 10-5021] port 'jal_EX' is not connected on this instance [D:/ComputerScience/cs_COD_Spring_2022/Lab6/lab6/lab6.srcs/sources_1/imports/new/cpu.v:172]
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [D:/ComputerScience/cs_COD_Spring_2022/Lab6/lab6/lab6.srcs/sources_1/imports/new/cpu.v:229]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
