{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517953872519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517953872520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 13:51:12 2018 " "Processing started: Tue Feb 06 13:51:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517953872520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953872520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953872520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517953873652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517953873652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/synthesis/processor.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: processor_mm_interconnect_0_rsp_mux_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884173 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux " "Found entity 1: processor_mm_interconnect_0_rsp_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux_002 " "Found entity 1: processor_mm_interconnect_0_rsp_demux_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux " "Found entity 1: processor_mm_interconnect_0_rsp_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux_002 " "Found entity 1: processor_mm_interconnect_0_cmd_mux_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux " "Found entity 1: processor_mm_interconnect_0_cmd_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_demux_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux " "Found entity 1: processor_mm_interconnect_0_cmd_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884221 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_004_default_decode " "Found entity 1: processor_mm_interconnect_0_router_004_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884240 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_004 " "Found entity 2: processor_mm_interconnect_0_router_004" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: processor_mm_interconnect_0_router_002_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884246 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_002 " "Found entity 2: processor_mm_interconnect_0_router_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: processor_mm_interconnect_0_router_001_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884252 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_001 " "Found entity 2: processor_mm_interconnect_0_router_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517953884256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_default_decode " "Found entity 1: processor_mm_interconnect_0_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884259 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router " "Found entity 2: processor_mm_interconnect_0_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_sysid " "Found entity 1: processor_sysid" {  } { { "processor/synthesis/submodules/processor_sysid.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_sys_clk_timer " "Found entity 1: processor_sys_clk_timer" {  } { { "processor/synthesis/submodules/processor_sys_clk_timer.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_switches_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_switches_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches_pio " "Found entity 1: processor_switches_pio" {  } { { "processor/synthesis/submodules/processor_switches_pio.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_switches_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_mem " "Found entity 1: processor_onchip_mem" {  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_led_pio " "Found entity 1: processor_led_pio" {  } { { "processor/synthesis/submodules/processor_led_pio.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_sim_scfifo_w " "Found entity 1: processor_jtag_uart_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884342 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_scfifo_w " "Found entity 2: processor_jtag_uart_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884342 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_sim_scfifo_r " "Found entity 3: processor_jtag_uart_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884342 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_scfifo_r " "Found entity 4: processor_jtag_uart_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884342 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart " "Found entity 5: processor_jtag_uart" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953884342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953884342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file processor/synthesis/submodules/processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_ic_data_module " "Found entity 1: processor_cpu_ic_data_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_cpu_ic_tag_module " "Found entity 2: processor_cpu_ic_tag_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_cpu_register_bank_a_module " "Found entity 3: processor_cpu_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_cpu_register_bank_b_module " "Found entity 4: processor_cpu_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_cpu_nios2_oci_debug " "Found entity 5: processor_cpu_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_cpu_ociram_sp_ram_module " "Found entity 6: processor_cpu_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_cpu_nios2_ocimem " "Found entity 7: processor_cpu_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_cpu_nios2_avalon_reg " "Found entity 8: processor_cpu_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_cpu_nios2_oci_break " "Found entity 9: processor_cpu_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_cpu_nios2_oci_xbrk " "Found entity 10: processor_cpu_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_cpu_nios2_oci_dbrk " "Found entity 11: processor_cpu_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_cpu_nios2_oci_itrace " "Found entity 12: processor_cpu_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_cpu_nios2_oci_td_mode " "Found entity 13: processor_cpu_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_cpu_nios2_oci_dtrace " "Found entity 14: processor_cpu_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_cpu_nios2_oci_fifo " "Found entity 18: processor_cpu_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_cpu_nios2_oci_pib " "Found entity 19: processor_cpu_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_cpu_nios2_oci_im " "Found entity 20: processor_cpu_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_cpu_nios2_performance_monitors " "Found entity 21: processor_cpu_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "22 processor_cpu_nios2_oci " "Found entity 22: processor_cpu_nios2_oci" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""} { "Info" "ISGN_ENTITY_NAME" "23 processor_cpu " "Found entity 23: processor_cpu" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_jtag_debug_module_sysclk " "Found entity 1: processor_cpu_jtag_debug_module_sysclk" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_jtag_debug_module_tck " "Found entity 1: processor_cpu_jtag_debug_module_tck" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_jtag_debug_module_wrapper " "Found entity 1: processor_cpu_jtag_debug_module_wrapper" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_oci_test_bench " "Found entity 1: processor_cpu_oci_test_bench" {  } { { "processor/synthesis/submodules/processor_cpu_oci_test_bench.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_test_bench " "Found entity 1: processor_cpu_test_bench" {  } { { "processor/synthesis/submodules/processor_cpu_test_bench.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885063 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(1812) " "Verilog HDL or VHDL warning at processor_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517953885077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(1814) " "Verilog HDL or VHDL warning at processor_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517953885077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(1972) " "Verilog HDL or VHDL warning at processor_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517953885078 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(2802) " "Verilog HDL or VHDL warning at processor_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517953885081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517953885242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:projectProcessor " "Elaborating entity \"processor\" for hierarchy \"processor:projectProcessor\"" {  } { { "TopLevel.v" "projectProcessor" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu processor:projectProcessor\|processor_cpu:cpu " "Elaborating entity \"processor_cpu\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\"" {  } { { "processor/synthesis/processor.v" "cpu" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_test_bench processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_test_bench:the_processor_cpu_test_bench " "Elaborating entity \"processor_cpu_test_bench\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_test_bench:the_processor_cpu_test_bench\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_test_bench" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_ic_data_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data " "Elaborating entity \"processor_cpu_ic_data_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_ic_data" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953885835 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953885835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953885909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953885909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_ic_tag_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag " "Elaborating entity \"processor_cpu_ic_tag_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_ic_tag" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953885993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"processor_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886057 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953886057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_van1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_van1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_van1 " "Found entity 1: altsyncram_van1" {  } { { "db/altsyncram_van1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_van1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953886129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953886129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_van1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_van1:auto_generated " "Elaborating entity \"altsyncram_van1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_van1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_register_bank_a_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a " "Elaborating entity \"processor_cpu_register_bank_a_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_register_bank_a" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"processor_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886397 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953886397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44n1 " "Found entity 1: altsyncram_44n1" {  } { { "db/altsyncram_44n1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_44n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953886469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953886469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44n1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_44n1:auto_generated " "Elaborating entity \"altsyncram_44n1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_44n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_register_bank_b_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b " "Elaborating entity \"processor_cpu_register_bank_b_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_register_bank_b" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953886918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"processor_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953886918 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953886918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_54n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_54n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_54n1 " "Found entity 1: altsyncram_54n1" {  } { { "db/altsyncram_54n1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_54n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953886998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953886998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_54n1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_54n1:auto_generated " "Elaborating entity \"altsyncram_54n1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_54n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci " "Elaborating entity \"processor_cpu_nios2_oci\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 6896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_debug processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug " "Elaborating entity \"processor_cpu_nios2_oci_debug\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_debug" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887535 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953887535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_ocimem processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem " "Elaborating entity \"processor_cpu_nios2_ocimem\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_ocimem" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_ociram_sp_ram_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram " "Elaborating entity \"processor_cpu_ociram_sp_ram_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_ociram_sp_ram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"processor_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953887752 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953887752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qe1 " "Found entity 1: altsyncram_4qe1" {  } { { "db/altsyncram_4qe1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_4qe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953887833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953887833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qe1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4qe1:auto_generated " "Elaborating entity \"altsyncram_4qe1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4qe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953887838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_avalon_reg processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_avalon_reg:the_processor_cpu_nios2_avalon_reg " "Elaborating entity \"processor_cpu_nios2_avalon_reg\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_avalon_reg:the_processor_cpu_nios2_avalon_reg\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_avalon_reg" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_break processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_break:the_processor_cpu_nios2_oci_break " "Elaborating entity \"processor_cpu_nios2_oci_break\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_break:the_processor_cpu_nios2_oci_break\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_break" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_xbrk processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_xbrk:the_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"processor_cpu_nios2_oci_xbrk\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_xbrk:the_processor_cpu_nios2_oci_xbrk\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_dbrk processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dbrk:the_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"processor_cpu_nios2_oci_dbrk\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dbrk:the_processor_cpu_nios2_oci_dbrk\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_itrace processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_itrace:the_processor_cpu_nios2_oci_itrace " "Elaborating entity \"processor_cpu_nios2_oci_itrace\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_itrace:the_processor_cpu_nios2_oci_itrace\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_itrace" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_dtrace processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"processor_cpu_nios2_oci_dtrace\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_td_mode processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace\|processor_cpu_nios2_oci_td_mode:processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_cpu_nios2_oci_td_mode\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace\|processor_cpu_nios2_oci_td_mode:processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_fifo processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo " "Elaborating entity \"processor_cpu_nios2_oci_fifo\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_fifo" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_compute_input_tm_cnt processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_compute_input_tm_cnt:the_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_compute_input_tm_cnt:the_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_fifo_wrptr_inc processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_wrptr_inc:the_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_wrptr_inc:the_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_fifo_cnt_inc processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_cnt_inc:the_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_cnt_inc:the_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_oci_test_bench processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_oci_test_bench:the_processor_cpu_oci_test_bench " "Elaborating entity \"processor_cpu_oci_test_bench\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_oci_test_bench:the_processor_cpu_oci_test_bench\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_oci_test_bench" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953888953 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "processor_cpu_oci_test_bench " "Entity \"processor_cpu_oci_test_bench\" contains only dangling pins" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_oci_test_bench" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1517953888954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_pib processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_pib:the_processor_cpu_nios2_oci_pib " "Elaborating entity \"processor_cpu_nios2_oci_pib\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_pib:the_processor_cpu_nios2_oci_pib\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_pib" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_im processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_im:the_processor_cpu_nios2_oci_im " "Elaborating entity \"processor_cpu_nios2_oci_im\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_im:the_processor_cpu_nios2_oci_im\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_im" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_jtag_debug_module_wrapper processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper " "Elaborating entity \"processor_cpu_jtag_debug_module_wrapper\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_jtag_debug_module_wrapper" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_jtag_debug_module_tck processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_tck:the_processor_cpu_jtag_debug_module_tck " "Elaborating entity \"processor_cpu_jtag_debug_module_tck\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_tck:the_processor_cpu_jtag_debug_module_tck\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "the_processor_cpu_jtag_debug_module_tck" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_jtag_debug_module_sysclk processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_sysclk:the_processor_cpu_jtag_debug_module_sysclk " "Elaborating entity \"processor_cpu_jtag_debug_module_sysclk\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_sysclk:the_processor_cpu_jtag_debug_module_sysclk\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "the_processor_cpu_jtag_debug_module_sysclk" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "processor_cpu_jtag_debug_module_phy" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953889339 ""}  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953889339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953889371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart processor:projectProcessor\|processor_jtag_uart:jtag_uart " "Elaborating entity \"processor_jtag_uart\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\"" {  } { { "processor/synthesis/processor.v" "jtag_uart" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_scfifo_w processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w " "Elaborating entity \"processor_jtag_uart_scfifo_w\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "the_processor_jtag_uart_scfifo_w" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "wfifo" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953890572 ""}  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953890572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953890640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953890640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953890689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953890689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/alexrkas/Desktop/Lab3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953890737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953890737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953890838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953890838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953890942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953890942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953890951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953891039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953891039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_scfifo_r processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_r:the_processor_jtag_uart_scfifo_r " "Elaborating entity \"processor_jtag_uart_scfifo_r\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_r:the_processor_jtag_uart_scfifo_r\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "the_processor_jtag_uart_scfifo_r" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "processor_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891572 ""}  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953891572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_led_pio processor:projectProcessor\|processor_led_pio:led_pio " "Elaborating entity \"processor_led_pio\" for hierarchy \"processor:projectProcessor\|processor_led_pio:led_pio\"" {  } { { "processor/synthesis/processor.v" "led_pio" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_mem processor:projectProcessor\|processor_onchip_mem:onchip_mem " "Elaborating entity \"processor_onchip_mem\" for hierarchy \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\"" {  } { { "processor/synthesis/processor.v" "onchip_mem" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_onchip_mem.hex " "Parameter \"init_file\" = \"processor_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517953891822 ""}  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517953891822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02n1 " "Found entity 1: altsyncram_02n1" {  } { { "db/altsyncram_02n1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_02n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953891896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953891896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02n1 processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_02n1:auto_generated " "Elaborating entity \"altsyncram_02n1\" for hierarchy \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_02n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953891901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_switches_pio processor:projectProcessor\|processor_switches_pio:switches_pio " "Elaborating entity \"processor_switches_pio\" for hierarchy \"processor:projectProcessor\|processor_switches_pio:switches_pio\"" {  } { { "processor/synthesis/processor.v" "switches_pio" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_sys_clk_timer processor:projectProcessor\|processor_sys_clk_timer:sys_clk_timer " "Elaborating entity \"processor_sys_clk_timer\" for hierarchy \"processor:projectProcessor\|processor_sys_clk_timer:sys_clk_timer\"" {  } { { "processor/synthesis/processor.v" "sys_clk_timer" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_sysid processor:projectProcessor\|processor_sysid:sysid " "Elaborating entity \"processor_sysid\" for hierarchy \"processor:projectProcessor\|processor_sysid:sysid\"" {  } { { "processor/synthesis/processor.v" "sysid" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processor_mm_interconnect_0\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processor/synthesis/processor.v" "mm_interconnect_0" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953892777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router " "Elaborating entity \"processor_mm_interconnect_0_router\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"processor_mm_interconnect_0_router_001\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_001" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"processor_mm_interconnect_0_router_002\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_002" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_004 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"processor_mm_interconnect_0_router_004\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_004" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_004_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\|processor_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_004_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\|processor_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux_001 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux_002 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux_002\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux_002 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux_002\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953893961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux_001 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor:projectProcessor\|processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor:projectProcessor\|processor_irq_mapper:irq_mapper\"" {  } { { "processor/synthesis/processor.v" "irq_mapper" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processor:projectProcessor\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processor:projectProcessor\|altera_reset_controller:rst_controller\"" {  } { { "processor/synthesis/processor.v" "rst_controller" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953894321 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_processor_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_processor_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_itrace" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1517953895260 "|TopLevel|processor:projectProcessor|processor_cpu:cpu|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci|processor_cpu_nios2_oci_itrace:the_processor_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517953895597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.06.13:51:40 Progress: Loading sldd575e026/alt_sld_fab_wrapper_hw.tcl " "2018.02.06.13:51:40 Progress: Loading sldd575e026/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953900365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953902853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953903052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953904183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953904318 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953904458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953904621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953904630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953904640 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517953905338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd575e026/alt_sld_fab.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953905616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953905616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953905721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953905721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953905735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953905735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953905819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953905819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953905930 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953905930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953905930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517953906012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953906012 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1517953909999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953911635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517953913193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953913494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexrkas/Desktop/Lab3/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/alexrkas/Desktop/Lab3/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953914368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517953916872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517953916872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1517953917245 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1517953917245 "|TopLevel|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1517953917245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2463 " "Implemented 2463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517953917253 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517953917253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2244 " "Implemented 2244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517953917253 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1517953917253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517953917253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517953917328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 13:51:57 2018 " "Processing ended: Tue Feb 06 13:51:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517953917328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517953917328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517953917328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517953917328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1517953919106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517953919107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 13:51:58 2018 " "Processing started: Tue Feb 06 13:51:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517953919107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1517953919107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1517953919107 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1517953919329 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1517953919330 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1517953919330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1517953919547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1517953919548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1517953919617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517953919667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517953919667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1517953920157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1517953920690 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1517953920757 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 24 " "No exact pin location assignment(s) for 8 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1517953920964 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1517953933965 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1458 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1458 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1517953934149 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1517953934149 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517953934149 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1517953934186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517953934193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517953934203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1517953934214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1517953934214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1517953934219 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517953935437 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1517953935437 ""}
{ "Info" "ISTA_SDC_FOUND" "processor/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'processor/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517953935459 ""}
{ "Info" "ISTA_SDC_FOUND" "processor/synthesis/submodules/processor_cpu.sdc " "Reading SDC File: 'processor/synthesis/submodules/processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517953935465 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] CLOCK_50 " "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517953935482 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517953935482 "|TopLevel|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1517953935517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1517953935517 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1517953935523 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517953935523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517953935523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517953935523 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1517953935523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1517953935656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1517953935663 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1517953935663 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517953935843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1517953941615 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1517953942150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517953948390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1517953956341 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1517953959245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517953959245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1517953961377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/alexrkas/Desktop/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1517953968761 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1517953968761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1517953984120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1517953984120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517953984126 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.48 " "Total time spent on timing analysis during the Fitter is 2.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1517953989801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517953989867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517953991173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517953991174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517953992365 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517953998087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexrkas/Desktop/Lab3/output_files/TopLevel.fit.smsg " "Generated suppressed messages file C:/Users/alexrkas/Desktop/Lab3/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1517953998626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2720 " "Peak virtual memory: 2720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517954000215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 13:53:20 2018 " "Processing ended: Tue Feb 06 13:53:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517954000215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517954000215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517954000215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1517954000215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1517954001531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517954001532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 13:53:21 2018 " "Processing started: Tue Feb 06 13:53:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517954001532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1517954001532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1517954001532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1517954002696 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1517954011601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517954012169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 13:53:32 2018 " "Processing ended: Tue Feb 06 13:53:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517954012169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517954012169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517954012169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1517954012169 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1517954012935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1517954013771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517954013771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 13:53:33 2018 " "Processing started: Tue Feb 06 13:53:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517954013771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954013771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954013771 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1517954013973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954015364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954015364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954015411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954015411 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517954016154 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016154 ""}
{ "Info" "ISTA_SDC_FOUND" "processor/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'processor/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016175 ""}
{ "Info" "ISTA_SDC_FOUND" "processor/synthesis/submodules/processor_cpu.sdc " "Reading SDC File: 'processor/synthesis/submodules/processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016187 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] CLOCK_50 " "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517954016208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016208 "|TopLevel|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016350 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1517954016359 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517954016381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.632 " "Worst-case setup slack is 11.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.632               0.000 altera_reserved_tck  " "   11.632               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 altera_reserved_tck  " "    0.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.681 " "Worst-case recovery slack is 14.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.681               0.000 altera_reserved_tck  " "   14.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.823 " "Worst-case removal slack is 0.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 altera_reserved_tck  " "    0.823               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.782 " "Worst-case minimum pulse width slack is 15.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.782               0.000 altera_reserved_tck  " "   15.782               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954016467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016467 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.646 ns " "Worst Case Available Settling Time: 62.646 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954016490 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016490 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517954016500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954016546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018560 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] CLOCK_50 " "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517954018769 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018769 "|TopLevel|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.672 " "Worst-case setup slack is 11.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.672               0.000 altera_reserved_tck  " "   11.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.761 " "Worst-case recovery slack is 14.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.761               0.000 altera_reserved_tck  " "   14.761               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.765 " "Worst-case removal slack is 0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 altera_reserved_tck  " "    0.765               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.786 " "Worst-case minimum pulse width slack is 15.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.786               0.000 altera_reserved_tck  " "   15.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954018954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.592 ns " "Worst Case Available Settling Time: 62.592 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954018973 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954018973 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517954018982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954019159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] CLOCK_50 " "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517954021217 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021217 "|TopLevel|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.914 " "Worst-case setup slack is 13.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.914               0.000 altera_reserved_tck  " "   13.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 altera_reserved_tck  " "    0.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.695 " "Worst-case recovery slack is 15.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.695               0.000 altera_reserved_tck  " "   15.695               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.370 " "Worst-case removal slack is 0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.766 " "Worst-case minimum pulse width slack is 15.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.766               0.000 altera_reserved_tck  " "   15.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.891 ns " "Worst Case Available Settling Time: 63.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021409 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021409 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517954021418 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] CLOCK_50 " "Register processor:projectProcessor\|processor_cpu:cpu\|M_st_data\[8\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517954021663 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021663 "|TopLevel|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.194 " "Worst-case setup slack is 14.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.194               0.000 altera_reserved_tck  " "   14.194               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 altera_reserved_tck  " "    0.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.833 " "Worst-case recovery slack is 15.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.833               0.000 altera_reserved_tck  " "   15.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.317 " "Worst-case removal slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 altera_reserved_tck  " "    0.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.786 " "Worst-case minimum pulse width slack is 15.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.786               0.000 altera_reserved_tck  " "   15.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517954021835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021835 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.073 ns " "Worst Case Available Settling Time: 64.073 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517954021854 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954021854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954023180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954023181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1135 " "Peak virtual memory: 1135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517954023303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 13:53:43 2018 " "Processing ended: Tue Feb 06 13:53:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517954023303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517954023303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517954023303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954023303 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517954024002 ""}
