<h3 id=x46><a href=PreExecution_IR.html#x46>x46</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn0<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:21:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x49>x49</a>, <a href=PreExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x46>x46</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x49>x49</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x49><a href=PreExecution_IR.html#x49>x49</a> = SetReg(mem=<a href=PreExecution_IR.html#x46>x46</a>,data=<a href=PreExecution_IR.html#x41>x41</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:26:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x10<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x46}, writes={x46})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x49>x49</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x49>x49</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x53><a href=PreExecution_IR.html#x53>x53</a> = RegRead(mem=<a href=PreExecution_IR.html#x46>x46</a>)</h3>
<text><strong>Name</strong>: argRegIn0Value<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:39:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x14<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x56>x56</a>, <a href=PreExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x46})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x53>x53</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x47><a href=PreExecution_IR.html#x47>x47</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn1<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:22:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x50>x50</a>, <a href=PreExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x47>x47</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x50>x50</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x50><a href=PreExecution_IR.html#x50>x50</a> = SetReg(mem=<a href=PreExecution_IR.html#x47>x47</a>,data=<a href=PreExecution_IR.html#x43>x43</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:27:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x47}, writes={x47})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x50>x50</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x50>x50</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x54><a href=PreExecution_IR.html#x54>x54</a> = RegRead(mem=<a href=PreExecution_IR.html#x47>x47</a>)</h3>
<text><strong>Name</strong>: argRegIn1Value<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:40:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x56>x56</a>, <a href=PreExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x47})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x54>x54</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x48><a href=PreExecution_IR.html#x48>x48</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn2<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:23:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x51>x51</a>, <a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x48>x48</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x51>x51</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x51><a href=PreExecution_IR.html#x51>x51</a> = SetReg(mem=<a href=PreExecution_IR.html#x48>x48</a>,data=<a href=PreExecution_IR.html#x45>x45</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:28:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x48}, writes={x48})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x51>x51</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x51>x51</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x55><a href=PreExecution_IR.html#x55>x55</a> = RegRead(mem=<a href=PreExecution_IR.html#x48>x48</a>)</h3>
<text><strong>Name</strong>: argRegIn2Value<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:41:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x57>x57</a>, <a href=PreExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x48})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x55>x55</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x52><a href=PreExecution_IR.html#x52>x52</a> = ArgOutNew(init=0)</h3>
<text><strong>Name</strong>: argRegOut<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:32:31<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x58>x58</a>, <a href=PreExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x52>x52</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x58><a href=PreExecution_IR.html#x58>x58</a> = RegWrite(mem=<a href=PreExecution_IR.html#x52>x52</a>,data=<a href=PreExecution_IR.html#x57>x57</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:44:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x52}, writes={x52})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x58>x58</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x53>x53</a>, <a href=PreExecution_IR.html#x54>x54</a>, <a href=PreExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x60><a href=PreExecution_IR.html#x60>x60</a> = GetReg(mem=<a href=PreExecution_IR.html#x52>x52</a>)</h3>
<text><strong>Name</strong>: argRegOutResult<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:48:37<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x61>x61</a>, <a href=PreExecution_IR.html#x71>x71</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x52})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x60>x60</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x46><a href=PostExecution_IR.html#x46>x46</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn0<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:21:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x49>x49</a>, <a href=PostExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x46>x46</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x49>x49</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x49><a href=PostExecution_IR.html#x49>x49</a> = SetReg(mem=<a href=PostExecution_IR.html#x46>x46</a>,data=<a href=PostExecution_IR.html#x41>x41</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:26:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x10<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x46}, writes={x46})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x49>x49</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x49>x49</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x53><a href=PostExecution_IR.html#x53>x53</a> = RegRead(mem=<a href=PostExecution_IR.html#x46>x46</a>)</h3>
<text><strong>Name</strong>: argRegIn0Value<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:39:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x14<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x56>x56</a>, <a href=PostExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x46})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x53>x53</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x53>x53</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x47><a href=PostExecution_IR.html#x47>x47</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn1<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:22:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x50>x50</a>, <a href=PostExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x47>x47</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x50>x50</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x50><a href=PostExecution_IR.html#x50>x50</a> = SetReg(mem=<a href=PostExecution_IR.html#x47>x47</a>,data=<a href=PostExecution_IR.html#x43>x43</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:27:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x11<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x47}, writes={x47})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x50>x50</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x50>x50</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x54><a href=PostExecution_IR.html#x54>x54</a> = RegRead(mem=<a href=PostExecution_IR.html#x47>x47</a>)</h3>
<text><strong>Name</strong>: argRegIn1Value<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:40:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x15<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x56>x56</a>, <a href=PostExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x47})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x54>x54</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x54>x54</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x48><a href=PostExecution_IR.html#x48>x48</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn2<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:23:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x51>x51</a>, <a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x48>x48</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x51>x51</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x51><a href=PostExecution_IR.html#x51>x51</a> = SetReg(mem=<a href=PostExecution_IR.html#x48>x48</a>,data=<a href=PostExecution_IR.html#x45>x45</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:28:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x48}, writes={x48})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x51>x51</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x51>x51</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x55><a href=PostExecution_IR.html#x55>x55</a> = RegRead(mem=<a href=PostExecution_IR.html#x48>x48</a>)</h3>
<text><strong>Name</strong>: argRegIn2Value<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:41:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x16<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x57>x57</a>, <a href=PostExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x48})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x55>x55</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x52><a href=PostExecution_IR.html#x52>x52</a> = ArgOutNew(init=0)</h3>
<text><strong>Name</strong>: argRegOut<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:32:31<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x13<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x58>x58</a>, <a href=PostExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x52>x52</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x58><a href=PostExecution_IR.html#x58>x58</a> = RegWrite(mem=<a href=PostExecution_IR.html#x52>x52</a>,data=<a href=PostExecution_IR.html#x57>x57</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:44:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x19<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x52}, writes={x52})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x58>x58</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x58>x58</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x53>x53</a>, <a href=PostExecution_IR.html#x54>x54</a>, <a href=PostExecution_IR.html#x55>x55</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x60><a href=PostExecution_IR.html#x60>x60</a> = GetReg(mem=<a href=PostExecution_IR.html#x52>x52</a>)</h3>
<text><strong>Name</strong>: argRegOutResult<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:48:37<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x21<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x61>x61</a>, <a href=PostExecution_IR.html#x71>x71</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x52})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x60>x60</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x60>x60</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x90><a href=IR.html#x90>x90</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn0<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:21:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x46, 0035: x7<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x93>x93</a>, <a href=IR.html#x97>x97</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x90>x90</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x97>x97</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x93>x93</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x93><a href=IR.html#x93>x93</a> = SetReg(mem=<a href=IR.html#x90>x90</a>,data=<a href=IR.html#x85>x85</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:26:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x90}, writes={x90})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x93>x93</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x49>x49</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x97><a href=IR.html#x97>x97</a> = RegRead(mem=<a href=IR.html#x90>x90</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:39:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x100>x100</a>, <a href=IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x90})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x97>x97</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x97>x97</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x53>x53</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x91><a href=IR.html#x91>x91</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn1<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:22:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x47, 0035: x8<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x94>x94</a>, <a href=IR.html#x98>x98</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x91>x91</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x98>x98</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x94>x94</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x94><a href=IR.html#x94>x94</a> = SetReg(mem=<a href=IR.html#x91>x91</a>,data=<a href=IR.html#x87>x87</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:27:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x91}, writes={x91})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x94>x94</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x50>x50</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x98><a href=IR.html#x98>x98</a> = RegRead(mem=<a href=IR.html#x91>x91</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:40:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x100>x100</a>, <a href=IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x91})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x98>x98</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x98>x98</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x54>x54</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x92><a href=IR.html#x92>x92</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: argRegIn2<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:23:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x48, 0035: x9<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x95>x95</a>, <a href=IR.html#x99>x99</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x92>x92</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x99>x99</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x95>x95</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x95><a href=IR.html#x95>x95</a> = SetReg(mem=<a href=IR.html#x92>x92</a>,data=<a href=IR.html#x89>x89</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:28:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x92}, writes={x92})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x95>x95</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x51>x51</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x99><a href=IR.html#x99>x99</a> = RegRead(mem=<a href=IR.html#x92>x92</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:41:44<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x120>x120</a>, <a href=IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x92})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x99>x99</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x99>x99</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x55>x55</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x96><a href=IR.html#x96>x96</a> = ArgOutNew(init=0)</h3>
<text><strong>Name</strong>: argRegOut<br></text>
<text><strong>SrcCtx</strong>: Lab1.scala:32:31<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x52, 0035: x13<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x102>x102</a>, <a href=IR.html#x103>x103</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x96>x96</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x103>x103</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x102>x102</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x102><a href=IR.html#x102>x102</a> = RegWrite(mem=<a href=IR.html#x96>x96</a>,data=<a href=IR.html#x101>x101</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:44:23<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x59>x59</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x96}, writes={x96})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x102>x102</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x97>x97</a>, <a href=IR.html#x98>x98</a>, <a href=IR.html#x99>x99</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x59>x59</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x59>x59</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x59>x59</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x58>x58</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x103><a href=IR.html#x103>x103</a> = GetReg(mem=<a href=IR.html#x96>x96</a>)</h3>
<text><strong>SrcCtx</strong>: Lab1.scala:48:37<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x104>x104</a>, <a href=IR.html#x114>x114</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x96})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x103>x103</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x103>x103</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x60>x60</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
