{
  "Top": "ImgProcess_Top",
  "RtlTop": "ImgProcess_Top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ImgProcess_Top",
    "Version": "1.0",
    "DisplayName": "Imgprocess_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit45_pro.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/hls_skin_dection.vhd",
      "impl\/vhdl\/ImgProcess_Top_mabkb.vhd",
      "impl\/vhdl\/ImgProcess_Top_macud.vhd",
      "impl\/vhdl\/ImgProcess_Top_madEe.vhd",
      "impl\/vhdl\/ImgProcess_Top_maeOg.vhd",
      "impl\/vhdl\/ImgProcess_Top_mafYi.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_hls_skig8j.vhd",
      "impl\/vhdl\/start_for_Mat2AXIhbi.vhd",
      "impl\/vhdl\/ImgProcess_Top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit45_pro.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/hls_skin_dection.v",
      "impl\/verilog\/ImgProcess_Top_mabkb.v",
      "impl\/verilog\/ImgProcess_Top_macud.v",
      "impl\/verilog\/ImgProcess_Top_madEe.v",
      "impl\/verilog\/ImgProcess_Top_maeOg.v",
      "impl\/verilog\/ImgProcess_Top_mafYi.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_hls_skig8j.v",
      "impl\/verilog\/start_for_Mat2AXIhbi.v",
      "impl\/verilog\/ImgProcess_Top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/PJ_for_HLS\/skin_detect\/solution1\/.autopilot\/db\/ImgProcess_Top.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "cb_lower": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "cb_upper": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "cols": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "cr_lower": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "cr_upper": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "input_V_data_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_id_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_strb_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "input_V_user_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "output_V_data_V": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_dest_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_id_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_keep_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_last_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_strb_V": {
      "type": "ap_fifo",
      "fifo_width": "4",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "output_V_user_V": {
      "type": "ap_fifo",
      "fifo_width": "1",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "rows": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "y_lower": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "y_upper": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "input_V_data_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "input_V_data_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_data_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_keep_V_dout": {
      "dir": "in",
      "width": "4"
    },
    "input_V_keep_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_keep_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_strb_V_dout": {
      "dir": "in",
      "width": "4"
    },
    "input_V_strb_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_strb_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_user_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_user_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_user_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_last_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_last_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_last_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_id_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_id_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_id_V_read": {
      "dir": "out",
      "width": "1"
    },
    "input_V_dest_V_dout": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_V_dest_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_V_dest_V_read": {
      "dir": "out",
      "width": "1"
    },
    "output_V_data_V_din": {
      "dir": "out",
      "width": "32"
    },
    "output_V_data_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_data_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_keep_V_din": {
      "dir": "out",
      "width": "4"
    },
    "output_V_keep_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_keep_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_strb_V_din": {
      "dir": "out",
      "width": "4"
    },
    "output_V_strb_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_strb_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_user_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_user_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_user_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_last_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_last_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_last_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_id_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_id_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_id_V_write": {
      "dir": "out",
      "width": "1"
    },
    "output_V_dest_V_din": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_V_dest_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "output_V_dest_V_write": {
      "dir": "out",
      "width": "1"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    },
    "y_lower": {
      "dir": "in",
      "width": "32"
    },
    "y_upper": {
      "dir": "in",
      "width": "32"
    },
    "cb_lower": {
      "dir": "in",
      "width": "32"
    },
    "cb_upper": {
      "dir": "in",
      "width": "32"
    },
    "cr_lower": {
      "dir": "in",
      "width": "32"
    },
    "cr_upper": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "input_V_data_V": {
      "interfaceRef": "input_V_data_V",
      "dir": "in"
    },
    "input_V_keep_V": {
      "interfaceRef": "input_V_keep_V",
      "dir": "in"
    },
    "input_V_strb_V": {
      "interfaceRef": "input_V_strb_V",
      "dir": "in"
    },
    "input_V_user_V": {
      "interfaceRef": "input_V_user_V",
      "dir": "in"
    },
    "input_V_last_V": {
      "interfaceRef": "input_V_last_V",
      "dir": "in"
    },
    "input_V_id_V": {
      "interfaceRef": "input_V_id_V",
      "dir": "in"
    },
    "input_V_dest_V": {
      "interfaceRef": "input_V_dest_V",
      "dir": "in"
    },
    "output_V_data_V": {
      "interfaceRef": "output_V_data_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_keep_V": {
      "interfaceRef": "output_V_keep_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_strb_V": {
      "interfaceRef": "output_V_strb_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_user_V": {
      "interfaceRef": "output_V_user_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_last_V": {
      "interfaceRef": "output_V_last_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_id_V": {
      "interfaceRef": "output_V_id_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_dest_V": {
      "interfaceRef": "output_V_dest_V",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "rows": {
      "interfaceRef": "rows",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cols": {
      "interfaceRef": "cols",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "y_lower": {
      "interfaceRef": "y_lower",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "y_upper": {
      "interfaceRef": "y_upper",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cb_lower": {
      "interfaceRef": "cb_lower",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cb_upper": {
      "interfaceRef": "cb_upper",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cr_lower": {
      "interfaceRef": "cr_lower",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cr_upper": {
      "interfaceRef": "cr_upper",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ImgProcess_Top",
      "Instances": [
        {
          "ModuleName": "hls_skin_dection",
          "InstanceName": "hls_skin_dection_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "Block_Mat_exit45_pro",
          "InstanceName": "Block_Mat_exit45_pro_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit45_pro": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.908"
        },
        "Area": {
          "FF": "67",
          "LUT": "134",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2080083",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2080083",
          "PipelineII": "3 ~ 2080083",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.572"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2080080",
            "Latency": "0 ~ 2080080",
            "PipelineII": "",
            "PipelineDepthMin": "6",
            "PipelineDepthMax": "1926",
            "PipelineDepth": "6 ~ 1926",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "1921",
                "Latency": "1 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "302",
          "LUT": "531",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "hls_skin_dection": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.000"
        },
        "Loops": [{
            "Name": "LOOp_ROWS",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "LOOp_COLS",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "451",
          "LUT": "573",
          "BRAM_18K": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2076841",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2076841",
          "PipelineII": "1 ~ 2076841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.816"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2076840",
            "Latency": "0 ~ 2076840",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1923",
            "PipelineDepth": "3 ~ 1923",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "203",
          "LUT": "400",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ImgProcess_Top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "1121",
          "LUT": "2444"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "ImgProcess_Top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-07-28 10:09:25 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
