
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Jan 29 15:46:06 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
WARNING: [HLS 200-40] In file included from kernel.cpp:1:
<stdin>:382:5: warning: expression result unused [-Wunused-value]
    0;
    ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61981 ; free virtual = 64121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61981 ; free virtual = 64122
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 61977 ; free virtual = 64118
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:431) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 435.008 ; gain = 0.059 ; free physical = 61977 ; free virtual = 64118
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_list_pop__dmemclass_node' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemc' into '__dst_alloc_list_pop__dmemc' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'insert_node' (<stdin>:248) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemclass_node' into '__dst_alloc_free__dmemclass_node' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'new_node' into 'process_top' (<stdin>:431) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemclass_node' into '__dst_alloc_malloc__dmemclass_node' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemc' into '__dst_alloc_malloc__dmemc' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 578.949 ; gain = 144.000 ; free physical = 61954 ; free virtual = 64095
WARNING: [HLS 200-451] Automatic burst inferencing is disabled for port 'substrings' as a bitwidth mismatch was detected between port 'substrings' and its bundle 'gmem' (8 vs. 32)(<stdin>:438:5). To allow bursting all ports sharing a bundle must have the same bitwidth.
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemclass_node' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemc' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.2' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemclass_node' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 651.949 ; gain = 217.000 ; free physical = 61881 ; free virtual = 64021
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.2' to 'p_dst_alloc_malloc_2'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.47 seconds; current allocated memory: 160.811 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 161.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 161.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 162.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 163.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 163.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 164.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 164.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 165.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 165.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 166.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 166.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 166.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 167.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 167.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 168.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 168.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 168.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 169.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 170.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 171.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 174.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_node' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_16ns_16ns_6ns_9s_20_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_16ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_node'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 178.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_2'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 183.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 186.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'build_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_16ns_5ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_6ns_16ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'build_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 189.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'query_AhoCorasick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_mac_muladd_6ns_16ns_9s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'query_AhoCorasick'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 192.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 194.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'process_top_ama_addmuladd_16ns_16ns_6ns_20ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_tree'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 197.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_length_p' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substrings' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/substring_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/query_indexes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'node_count' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'node_count' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return', 'substring_length_p', 'substrings', 'query', 'substring_indexes', 'query_indexes' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'process_top_mul_mul_16ns_6ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 201.202 MB.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_buckets_2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dmemc_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'insert_node_p_rect_packed_var_L5_5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'build_AhoCorasick_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemclass_node_da_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemc_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 728.137 ; gain = 293.188 ; free physical = 61755 ; free virtual = 63955
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 15:47:05 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.152 ; gain = 2.016 ; free physical = 61546 ; free virtual = 63729
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.152 ; gain = 0.000 ; free physical = 61513 ; free virtual = 63695
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.281 ; gain = 115.156 ; free physical = 61346 ; free virtual = 63543
[Wed Jan 29 15:47:39 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jan 29 15:47:40 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Jan 29 15:47:40 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.164 ; gain = 0.000 ; free physical = 61018 ; free virtual = 63282
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3816281 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.098 ; gain = 78.000 ; free physical = 60900 ; free virtual = 63164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3815842-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-3815842-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 60912 ; free virtual = 63177
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 60910 ; free virtual = 63175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.848 ; gain = 131.750 ; free physical = 60910 ; free virtual = 63175
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 60000 ; free virtual = 62264
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 59999 ; free virtual = 62263
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2523.566 ; gain = 0.000 ; free physical = 59998 ; free virtual = 62263
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 60078 ; free virtual = 62342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 60078 ; free virtual = 62343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 60080 ; free virtual = 62344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 60079 ; free virtual = 62344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.566 ; gain = 1107.469 ; free physical = 60067 ; free virtual = 62334
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2813.066 ; gain = 1396.969 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2813.066 ; gain = 1396.969 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.082 ; gain = 1405.984 ; free physical = 59622 ; free virtual = 61888
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2822.082 ; gain = 430.266 ; free physical = 59650 ; free virtual = 61916
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:43 . Memory (MB): peak = 2822.090 ; gain = 1405.984 ; free physical = 59661 ; free virtual = 61927
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.191 ; gain = 0.000 ; free physical = 59557 ; free virtual = 61823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:47 . Memory (MB): peak = 2887.191 ; gain = 1513.027 ; free physical = 59605 ; free virtual = 61871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.191 ; gain = 0.000 ; free physical = 59605 ; free virtual = 61871
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 15:54:13 2020...
[Wed Jan 29 15:54:14 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:18 ; elapsed = 00:06:34 . Memory (MB): peak = 1611.281 ; gain = 0.000 ; free physical = 61283 ; free virtual = 63543
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2622.012 ; gain = 0.000 ; free physical = 60345 ; free virtual = 62605
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 2622.012 ; gain = 1010.730 ; free physical = 60345 ; free virtual = 62605
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 29 15:54:57 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 7751 |     0 |   1182240 |  0.66 |
|   LUT as Logic             | 7587 |     0 |   1182240 |  0.64 |
|   LUT as Memory            |  164 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |   96 |     0 |           |       |
|     LUT as Shift Register  |   68 |     0 |           |       |
| CLB Registers              | 6203 |     0 |   2364480 |  0.26 |
|   Register as Flip Flop    | 6203 |     0 |   2364480 |  0.26 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  345 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   86 |     0 |    591120 |  0.01 |
| F8 Muxes                   |   12 |     0 |    295560 | <0.01 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 99    |          Yes |         Set |            - |
| 6104  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  576 |     0 |      2160 | 26.67 |
|   RAMB36/FIFO*    |  568 |     0 |      2160 | 26.30 |
|     RAMB36E2 only |  568 |       |           |       |
|   RAMB18          |   16 |     0 |      4320 |  0.37 |
|     RAMB18E2 only |   16 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6104 |            Register |
| LUT6     | 2710 |                 CLB |
| LUT4     | 1978 |                 CLB |
| LUT3     | 1662 |                 CLB |
| LUT5     | 1594 |                 CLB |
| LUT2     |  726 |                 CLB |
| RAMB36E2 |  568 |           Block Ram |
| LUT1     |  423 |                 CLB |
| CARRY8   |  345 |                 CLB |
| FDSE     |   99 |            Register |
| RAMS32   |   96 |                 CLB |
| MUXF7    |   86 |                 CLB |
| SRL16E   |   68 |                 CLB |
| RAMB18E2 |   16 |           Block Ram |
| MUXF8    |   12 |                 CLB |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 4184.383 ; gain = 1562.371 ; free physical = 59126 ; free virtual = 61386
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 29 15:56:41 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.284      -29.884                    215                25778        0.071        0.000                      0                25778        1.155        0.000                       0                  6970  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.284      -29.884                    215                25778        0.071        0.000                      0                25778        1.155        0.000                       0                  6970  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          215  Failing Endpoints,  Worst Slack       -0.284ns,  Total Violation      -29.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 1.391ns (43.496%)  route 1.807ns (56.504%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7019, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_10/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.195     1.101    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_3_10_n_107
                         LUT6 (Prop_LUT6_I0_O)        0.133     1.234 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[10]_i_4/O
                         net (fo=1, unplaced)         0.035     1.269    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[10]_i_4_n_8
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     1.330 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501_reg[10]_i_2/O
                         net (fo=2, unplaced)         0.150     1.480    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501_reg[10]_i_2_n_8
                         LUT5 (Prop_LUT5_I0_O)        0.032     1.512 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_30_reg_510[12]_i_2/O
                         net (fo=2, unplaced)         0.187     1.699    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_30_reg_510[12]_i_2_n_8
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.731 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_4/O
                         net (fo=2, unplaced)         0.187     1.918    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_4_n_8
                         LUT6 (Prop_LUT6_I2_O)        0.032     1.950 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, unplaced)        0.230     2.180    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/tail_fu_58_reg[0]_0
                         LUT4 (Prop_LUT4_I0_O)        0.032     2.212 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_54__0/O
                         net (fo=46, unplaced)        0.213     2.425    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_0_i_54__0_n_8
                         LUT5 (Prop_LUT5_I3_O)        0.048     2.473 f  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/ram_reg_bram_9_i_5/O
                         net (fo=4, unplaced)         0.200     2.673    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_12
                         LUT5 (Prop_LUT5_I4_O)        0.032     2.705 f  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_12_i_2/O
                         net (fo=35, unplaced)        0.211     2.916    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[12]
                         LUT4 (Prop_LUT4_I1_O)        0.083     2.999 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_1_i_4/O
                         net (fo=4, unplaced)         0.199     3.198    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/WEA[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7019, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 -0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_116_reg_666_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_146_i_reg_711_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7019, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_116_reg_666_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_116_reg_666_reg[13]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_116_reg_666[13]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_146_i_reg_711_reg[16]_i_1/O[4]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_146_i_fu_597_p2[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_146_i_reg_711_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7019, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_146_i_reg_711_reg[13]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_free_dm_1_fu_196/tmp_146_i_reg_711_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4184.383 ; gain = 0.000 ; free physical = 59126 ; free virtual = 61386
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4216.398 ; gain = 0.000 ; free physical = 59094 ; free virtual = 61375
[Wed Jan 29 15:56:49 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4216.398 ; gain = 32.016 ; free physical = 59110 ; free virtual = 61376
[Wed Jan 29 15:56:49 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1344.883 ; gain = 0.000 ; free physical = 58953 ; free virtual = 61218
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2659.227 ; gain = 0.000 ; free physical = 57634 ; free virtual = 59899
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 2659.227 ; gain = 1314.344 ; free physical = 57633 ; free virtual = 59898
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.941 ; gain = 83.031 ; free physical = 57592 ; free virtual = 59856

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4211b744

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2805.941 ; gain = 0.000 ; free physical = 57583 ; free virtual = 59848

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1291 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 50a6e2b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57617 ; free virtual = 59882
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ddbcfcad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57617 ; free virtual = 59882
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 58821f13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57613 ; free virtual = 59878
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 58821f13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57613 ; free virtual = 59878
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1253389b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57616 ; free virtual = 59881
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1253389b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57616 ; free virtual = 59881
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              34  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2858.938 ; gain = 0.000 ; free physical = 57616 ; free virtual = 59881
Ending Logic Optimization Task | Checksum: 1253389b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2858.938 ; gain = 24.012 ; free physical = 57616 ; free virtual = 59881

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-29.884 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 584 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 1168
Ending PowerOpt Patch Enables Task | Checksum: 1342d5db1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56533 ; free virtual = 58798
Ending Power Optimization Task | Checksum: 1342d5db1

Time (s): cpu = 00:02:07 ; elapsed = 00:01:59 . Memory (MB): peak = 4944.219 ; gain = 2085.281 ; free physical = 56575 ; free virtual = 58839

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1342d5db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56575 ; free virtual = 58839

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56575 ; free virtual = 58839
Ending Netlist Obfuscation Task | Checksum: ee0aec1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56575 ; free virtual = 58839
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:11 . Memory (MB): peak = 4944.219 ; gain = 2272.242 ; free physical = 56575 ; free virtual = 58839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56575 ; free virtual = 58840
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56526 ; free virtual = 58808
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56504 ; free virtual = 58809
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56503 ; free virtual = 58807
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56532 ; free virtual = 58801
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ea97ac0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56532 ; free virtual = 58801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56532 ; free virtual = 58802

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 67218580

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56493 ; free virtual = 58763

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b29865ad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56469 ; free virtual = 58739

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b29865ad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56468 ; free virtual = 58738
Phase 1 Placer Initialization | Checksum: b29865ad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56469 ; free virtual = 58738

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2085e3160

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56178 ; free virtual = 58448

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/p_dmemclass_node_da_1_address0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ram_reg_bram_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_25[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_25_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_25[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_25_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_15[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_12_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_28[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_30_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_25[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_25_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_30[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_13_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_9[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_5_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_30[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_13_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_29[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_18_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_30[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_13_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_25[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_25_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_30[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_13_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_25[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_25_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_30[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_13_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_30[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_13_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_27[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_29_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_24[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_21_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_16[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_14_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_26[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_28_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ap_CS_fsm_reg[27]_25[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_insert_node_fu_346/ram_reg_0_25_i_2 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56172 ; free virtual = 58442

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f3cba5ba

Time (s): cpu = 00:04:57 ; elapsed = 00:02:43 . Memory (MB): peak = 4944.219 ; gain = 0.000 ; free physical = 56173 ; free virtual = 58443
Phase 2 Global Placement | Checksum: 1eda64175

Time (s): cpu = 00:05:10 ; elapsed = 00:02:50 . Memory (MB): peak = 4968.230 ; gain = 24.012 ; free physical = 56175 ; free virtual = 58445

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eda64175

Time (s): cpu = 00:05:11 ; elapsed = 00:02:51 . Memory (MB): peak = 4968.230 ; gain = 24.012 ; free physical = 56175 ; free virtual = 58445

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ed2e6404

Time (s): cpu = 00:05:18 ; elapsed = 00:02:54 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56142 ; free virtual = 58412

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104ba82c8

Time (s): cpu = 00:05:19 ; elapsed = 00:02:55 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56139 ; free virtual = 58409

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1acb15371

Time (s): cpu = 00:05:19 ; elapsed = 00:02:55 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56139 ; free virtual = 58409

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13c3b4055

Time (s): cpu = 00:05:29 ; elapsed = 00:03:01 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56141 ; free virtual = 58411

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1ee199a4c

Time (s): cpu = 00:05:35 ; elapsed = 00:03:06 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56107 ; free virtual = 58377

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 19afe8804

Time (s): cpu = 00:05:36 ; elapsed = 00:03:07 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56109 ; free virtual = 58379

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 16ceeaf7a

Time (s): cpu = 00:05:38 ; elapsed = 00:03:09 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56031 ; free virtual = 58301

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1022109ab

Time (s): cpu = 00:05:42 ; elapsed = 00:03:10 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56100 ; free virtual = 58371

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: b35e5c48

Time (s): cpu = 00:05:44 ; elapsed = 00:03:12 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56168 ; free virtual = 58438

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: c549fc37

Time (s): cpu = 00:05:44 ; elapsed = 00:03:12 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56176 ; free virtual = 58446

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 10470e04a

Time (s): cpu = 00:06:26 ; elapsed = 00:03:42 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56162 ; free virtual = 58432
Phase 3 Detail Placement | Checksum: 10470e04a

Time (s): cpu = 00:06:27 ; elapsed = 00:03:42 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56162 ; free virtual = 58432

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f4ed9921

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f4ed9921

Time (s): cpu = 00:06:54 ; elapsed = 00:03:51 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56151 ; free virtual = 58421

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: f4ed9921

Time (s): cpu = 00:06:54 ; elapsed = 00:03:51 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56151 ; free virtual = 58421
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.068. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-3.068. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 23e86cc9d

Time (s): cpu = 00:07:36 ; elapsed = 00:04:33 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56158 ; free virtual = 58428
Phase 4.1.1 Post Placement Optimization | Checksum: 23e86cc9d

Time (s): cpu = 00:07:36 ; elapsed = 00:04:33 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56163 ; free virtual = 58433
Phase 4.1 Post Commit Optimization | Checksum: 23e86cc9d

Time (s): cpu = 00:07:37 ; elapsed = 00:04:33 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56163 ; free virtual = 58433

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23e86cc9d

Time (s): cpu = 00:07:38 ; elapsed = 00:04:34 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56214 ; free virtual = 58484

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23e86cc9d

Time (s): cpu = 00:08:07 ; elapsed = 00:05:03 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56091 ; free virtual = 58361

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56091 ; free virtual = 58361
Phase 4.4 Final Placement Cleanup | Checksum: 201b90391

Time (s): cpu = 00:08:07 ; elapsed = 00:05:03 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56091 ; free virtual = 58361
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201b90391

Time (s): cpu = 00:08:07 ; elapsed = 00:05:03 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56091 ; free virtual = 58361
Ending Placer Task | Checksum: 141a8c399

Time (s): cpu = 00:08:07 ; elapsed = 00:05:03 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56349 ; free virtual = 58619
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:16 ; elapsed = 00:05:11 . Memory (MB): peak = 5032.262 ; gain = 88.043 ; free physical = 56349 ; free virtual = 58619
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56348 ; free virtual = 58619
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56337 ; free virtual = 58614
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56310 ; free virtual = 58615
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56338 ; free virtual = 58617
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.84 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56283 ; free virtual = 58563
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56336 ; free virtual = 58616
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56306 ; free virtual = 58587

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.068 | TNS=-4567.259 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ae3ee1ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56217 ; free virtual = 58495
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.068 | TNS=-4567.259 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_580 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_n_8. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__89_n_8. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__122_n_8. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__56_n_8. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 36 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 4 nets or cells. Created 36 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.068 | TNS=-4573.170 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56209 ; free virtual = 58487
Phase 2 Fanout Optimization | Checksum: 1b70ea0d1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56209 ; free virtual = 58487

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 62 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_580.  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_7_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_25.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_11
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[12]_7[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_6_i_3__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_2_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_23_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_23
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_4[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_7_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_5[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_5_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_6
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_16.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_4_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_6[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_4_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_24_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_24
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_7[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_3_i_3__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_23.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[17]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[17]_i_4_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[17]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_22.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_12
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_27_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_27
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_3_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[12]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[12]_i_3_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[12]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_55_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_55
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_24.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_2_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_25_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_25
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_26.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_3_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_4_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[16]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_69_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_69
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_8_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[0]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[0]_i_4_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[0]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[12]_i_4_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[12]_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_28_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_28
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_8[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_2_i_3__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_3_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[14]_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[0]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[0]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_4_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_18_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_12_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_12
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_70_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_70
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_9[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_1_i_4__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_53_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_53
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_71_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_71
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_29_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_29
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_58_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_58
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_27.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_2_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[17]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[17]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_3_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_19_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_22_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_12_i_22
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[5]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_3.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[6]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_7_n_8.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_7
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[6]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[6]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_5_n_8.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/extLd_cast_reg_501[15]_i_5
INFO: [Physopt 32-661] Optimized 34 nets.  Re-placed 34 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 34 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.018 | TNS=-4533.967 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56208 ; free virtual = 58487
Phase 3 Placement Based Optimization | Checksum: 1c58b6ef9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56208 ; free virtual = 58487

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_7_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58462
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58462
Phase 4 Rewire | Checksum: 1bec795f4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58462

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 26 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_7_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_25. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_2_n_8. Net driver bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_2 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[12]_7[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8. Net driver bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_24. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_4_n_8. Net driver bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_4 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_26. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_7[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_1. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_9[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_22. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[12]_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_16. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_7_n_8. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_14. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_30_reg_510[12]_i_2_n_8. Net driver bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/p_dmemclass_node_da_30_reg_510[12]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_27. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_mux_sel__23_19. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 16 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.954 | TNS=-4515.449 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58462
Phase 5 Critical Cell Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:13 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58463

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:13 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58463

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dst_alloc_node_spl_1_U/p_dst_alloc_malloc_1_p_dst_alloc_node_spl_2_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_delete_tree_fu_375/p_rect_packed_var_L5_68_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_3_U/insert_node_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_4_U/insert_node_p_rect_packed_var_L5_4_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_insert_node_fu_346/p_rect_packed_var_L5_5_U/insert_node_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_next_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_393/p_dmemc_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_1_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:13 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58463

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:13 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58463

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:13 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56184 ; free virtual = 58463

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 59 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 42 nets.  Swapped 856 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 856 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.900 | TNS=-4495.535 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56212 ; free virtual = 58491
Phase 10 Critical Pin Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:33 ; elapsed = 00:01:28 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56212 ; free virtual = 58491

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:33 ; elapsed = 00:01:28 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56212 ; free virtual = 58491

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 28a65ee4b

Time (s): cpu = 00:02:33 ; elapsed = 00:01:28 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56212 ; free virtual = 58491
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56212 ; free virtual = 58491
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.900 | TNS=-4495.535 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         -5.912  |           36  |              0  |                     4  |           0  |           1  |  00:00:08  |
|  Placement Based    |          0.050  |         39.204  |            0  |              0  |                    34  |           0  |           1  |  00:00:12  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.064  |         18.517  |           13  |              0  |                    16  |           0  |           1  |  00:00:44  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.054  |         19.915  |            0  |              0  |                    42  |           0  |           1  |  00:00:14  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.168  |         71.724  |           49  |              0  |                    96  |           0  |          11  |  00:01:19  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56212 ; free virtual = 58491
Ending Physical Synthesis Task | Checksum: 1b66808dc

Time (s): cpu = 00:02:33 ; elapsed = 00:01:28 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56211 ; free virtual = 58490
INFO: [Common 17-83] Releasing license: Implementation
413 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:35 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56296 ; free virtual = 58575
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56296 ; free virtual = 58575
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56285 ; free virtual = 58572
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56258 ; free virtual = 58571
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5032.262 ; gain = 0.000 ; free physical = 56287 ; free virtual = 58575
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2b1c115f ConstDB: 0 ShapeSum: d62b0a5f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 9d5323b6

Time (s): cpu = 00:03:47 ; elapsed = 00:02:42 . Memory (MB): peak = 5610.078 ; gain = 577.816 ; free physical = 55706 ; free virtual = 57993
Post Restoration Checksum: NetGraph: 7c46281f NumContArr: 210cfb97 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d5323b6

Time (s): cpu = 00:03:48 ; elapsed = 00:02:42 . Memory (MB): peak = 5610.078 ; gain = 577.816 ; free physical = 55704 ; free virtual = 57991

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9d5323b6

Time (s): cpu = 00:03:48 ; elapsed = 00:02:43 . Memory (MB): peak = 5610.078 ; gain = 577.816 ; free physical = 55569 ; free virtual = 57856

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9d5323b6

Time (s): cpu = 00:03:48 ; elapsed = 00:02:43 . Memory (MB): peak = 5610.078 ; gain = 577.816 ; free physical = 55569 ; free virtual = 57856

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 9d5323b6

Time (s): cpu = 00:03:54 ; elapsed = 00:02:49 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55552 ; free virtual = 57839

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 17658867d

Time (s): cpu = 00:04:11 ; elapsed = 00:02:56 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55556 ; free virtual = 57843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.777 | TNS=-3575.914| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: b71722f9

Time (s): cpu = 00:04:20 ; elapsed = 00:03:00 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55547 ; free virtual = 57834

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1048acd8a

Time (s): cpu = 00:05:10 ; elapsed = 00:03:20 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55448 ; free virtual = 57735

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2002
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.035 | TNS=-9031.701| WHS=0.040  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d41e0f31

Time (s): cpu = 00:06:45 ; elapsed = 00:04:12 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55489 ; free virtual = 57775

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.039 | TNS=-9029.538| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f36d9e75

Time (s): cpu = 00:07:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55492 ; free virtual = 57778

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 1b0eb7384

Time (s): cpu = 00:07:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55492 ; free virtual = 57779
Phase 4 Rip-up And Reroute | Checksum: 1b0eb7384

Time (s): cpu = 00:07:08 ; elapsed = 00:04:36 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55492 ; free virtual = 57779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fc911155

Time (s): cpu = 00:07:15 ; elapsed = 00:04:38 . Memory (MB): peak = 5707.020 ; gain = 674.758 ; free physical = 55491 ; free virtual = 57777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.035 | TNS=-9031.701| WHS=0.040  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12437adaf

Time (s): cpu = 00:08:18 ; elapsed = 00:04:54 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55429 ; free virtual = 57716

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12437adaf

Time (s): cpu = 00:08:18 ; elapsed = 00:04:54 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55427 ; free virtual = 57714
Phase 5 Delay and Skew Optimization | Checksum: 12437adaf

Time (s): cpu = 00:08:18 ; elapsed = 00:04:55 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55428 ; free virtual = 57714

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11c20e79c

Time (s): cpu = 00:08:23 ; elapsed = 00:04:57 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55445 ; free virtual = 57732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.035 | TNS=-9011.124| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11c20e79c

Time (s): cpu = 00:08:23 ; elapsed = 00:04:57 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55445 ; free virtual = 57732
Phase 6 Post Hold Fix | Checksum: 11c20e79c

Time (s): cpu = 00:08:23 ; elapsed = 00:04:57 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55445 ; free virtual = 57732

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.627578 %
  Global Horizontal Routing Utilization  = 0.412865 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.1549%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.2938%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 49.0385%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.8077%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 5ea898b4

Time (s): cpu = 00:08:27 ; elapsed = 00:04:59 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55432 ; free virtual = 57719

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5ea898b4

Time (s): cpu = 00:08:27 ; elapsed = 00:04:59 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55432 ; free virtual = 57719

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5ea898b4

Time (s): cpu = 00:08:29 ; elapsed = 00:05:01 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55430 ; free virtual = 57717

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.035 | TNS=-9011.124| WHS=0.040  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 5ea898b4

Time (s): cpu = 00:08:29 ; elapsed = 00:05:01 . Memory (MB): peak = 6598.020 ; gain = 1565.758 ; free physical = 55445 ; free virtual = 57732
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.6e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.999 | TNS=-8889.252 | WHS=0.046 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 5ea898b4

Time (s): cpu = 00:09:11 ; elapsed = 00:05:30 . Memory (MB): peak = 6606.020 ; gain = 1573.758 ; free physical = 55372 ; free virtual = 57659
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.999 | TNS=-8889.252 | WHS=0.046 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/q0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ap_CS_fsm_reg[1]_4[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.999 | TNS=-8889.252 | WHS=0.046 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 5ea898b4

Time (s): cpu = 00:09:19 ; elapsed = 00:05:35 . Memory (MB): peak = 6630.031 ; gain = 1597.770 ; free physical = 55365 ; free virtual = 57651
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6630.031 ; gain = 0.000 ; free physical = 55365 ; free virtual = 57652
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.999 | TNS=-8889.252 | WHS=0.046 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 5ea898b4

Time (s): cpu = 00:09:19 ; elapsed = 00:05:35 . Memory (MB): peak = 6630.031 ; gain = 1597.770 ; free physical = 55423 ; free virtual = 57710
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:19 ; elapsed = 00:05:36 . Memory (MB): peak = 6630.031 ; gain = 1597.770 ; free physical = 55672 ; free virtual = 57959
INFO: [Common 17-83] Releasing license: Implementation
438 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:31 ; elapsed = 00:05:44 . Memory (MB): peak = 6630.031 ; gain = 1597.770 ; free physical = 55672 ; free virtual = 57959
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6630.031 ; gain = 0.000 ; free physical = 55675 ; free virtual = 57962
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6630.031 ; gain = 0.000 ; free physical = 55664 ; free virtual = 57959
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 6630.031 ; gain = 0.000 ; free physical = 55629 ; free virtual = 57961
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6630.031 ; gain = 0.000 ; free physical = 55664 ; free virtual = 57963
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6703.609 ; gain = 73.578 ; free physical = 55658 ; free virtual = 57957
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 6703.609 ; gain = 0.000 ; free physical = 55590 ; free virtual = 57889
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
450 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 6703.609 ; gain = 0.000 ; free physical = 55559 ; free virtual = 57865
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6703.609 ; gain = 0.000 ; free physical = 55553 ; free virtual = 57859
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 16:14:14 2020...
[Wed Jan 29 16:14:19 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:17:30 . Memory (MB): peak = 4216.398 ; gain = 0.000 ; free physical = 59071 ; free virtual = 61377
INFO: [Netlist 29-17] Analyzing 549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4350.477 ; gain = 27.070 ; free physical = 58757 ; free virtual = 61063
Restored from archive | CPU: 2.180000 secs | Memory: 34.484924 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4350.477 ; gain = 27.070 ; free physical = 58757 ; free virtual = 61063
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4350.477 ; gain = 0.000 ; free physical = 58761 ; free virtual = 61067
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 4350.477 ; gain = 134.078 ; free physical = 58761 ; free virtual = 61067
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       27589 :
       # of nets not needing routing.......... :       13534 :
           # of internally routed nets........ :       11939 :
           # of nets with no loads............ :        1430 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :       14055 :
           # of fully routed nets............. :       14055 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4441.465 ; gain = 0.000 ; free physical = 58697 ; free virtual = 61004
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 29 16:14:43 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.270ns (21.478%)  route 4.643ns (78.522%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          1.353     5.684    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y297       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     5.716 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_7_i_3__0/O
                         net (fo=4, routed)           0.197     5.913    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7_2[0]
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.270ns (21.482%)  route 4.642ns (78.518%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          1.353     5.684    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y297       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     5.716 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_7_i_3__0/O
                         net (fo=4, routed)           0.196     5.912    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7_2[0]
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                 -2.998    

Slack (VIOLATED) :        -2.988ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.327ns (22.484%)  route 4.575ns (77.516%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          0.918     5.249    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y242       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.089     5.338 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_4_i_3__0/O
                         net (fo=4, routed)           0.564     5.902    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4_2[0]
    RAMB36_X8Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                 -2.988    

Slack (VIOLATED) :        -2.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.899ns  (logic 1.327ns (22.495%)  route 4.572ns (77.505%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          0.918     5.249    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y242       LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.089     5.338 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_4_i_3__0/O
                         net (fo=4, routed)           0.561     5.899    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4_2[0]
    RAMB36_X8Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y56         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 -2.985    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.269ns (21.567%)  route 4.615ns (78.433%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          0.875     5.206    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y240       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     5.237 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_6_i_3__0/O
                         net (fo=4, routed)           0.647     5.884    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6_2[0]
    RAMB36_X8Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y58         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.269ns (21.589%)  route 4.609ns (78.411%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          0.875     5.206    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y240       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     5.237 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_6_i_3__0/O
                         net (fo=4, routed)           0.641     5.878    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6_2[0]
    RAMB36_X8Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y58         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y58         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_6
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 -2.964    

Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 1.269ns (21.674%)  route 4.586ns (78.326%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          0.539     4.870    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X95Y261        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     4.901 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_3_i_3__0/O
                         net (fo=4, routed)           0.954     5.855    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3_2[0]
    RAMB36_X8Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -2.938ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.285ns (21.958%)  route 4.567ns (78.042%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          1.320     5.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X115Y287       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.047     5.698 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_5_i_3__0/O
                         net (fo=4, routed)           0.154     5.852    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5_2[0]
    RAMB36_X8Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                 -2.938    

Slack (VIOLATED) :        -2.935ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.285ns (21.970%)  route 4.564ns (78.030%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          1.320     5.651    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X115Y287       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.047     5.698 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_5_i_3__0/O
                         net (fo=4, routed)           0.151     5.849    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5_2[0]
    RAMB36_X8Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y57         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_5
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                 -2.935    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.269ns (21.800%)  route 4.552ns (78.200%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          0.539     4.870    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X95Y261        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     4.901 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_3_i_3__0/O
                         net (fo=4, routed)           0.920     5.821    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3_2[0]
    RAMB36_X8Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 -2.907    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 29 16:14:44 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 7635 |     0 |   1182240 |  0.65 |
|   LUT as Logic             | 7547 |     0 |   1182240 |  0.64 |
|   LUT as Memory            |   88 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   48 |     0 |           |       |
|     LUT as Shift Register  |   40 |     0 |           |       |
| CLB Registers              | 6239 |     0 |   2364480 |  0.26 |
|   Register as Flip Flop    | 6239 |     0 |   2364480 |  0.26 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  345 |     0 |    147780 |  0.23 |
| F7 Muxes                   |   86 |     0 |    591120 |  0.01 |
| F8 Muxes                   |   12 |     0 |    295560 | <0.01 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 99    |          Yes |         Set |            - |
| 6140  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2122 |     0 |    147780 |  1.44 |
|   CLBL                                     | 1044 |     0 |           |       |
|   CLBM                                     | 1078 |     0 |           |       |
| LUT as Logic                               | 7547 |     0 |   1182240 |  0.64 |
|   using O5 output only                     |   67 |       |           |       |
|   using O6 output only                     | 5955 |       |           |       |
|   using O5 and O6                          | 1525 |       |           |       |
| LUT as Memory                              |   88 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   48 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   48 |       |           |       |
|   LUT as Shift Register                    |   40 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   12 |       |           |       |
|     using O5 and O6                        |   28 |       |           |       |
| CLB Registers                              | 6239 |     0 |   2364480 |  0.26 |
|   Register driven from within the CLB      | 3365 |       |           |       |
|   Register driven from outside the CLB     | 2874 |       |           |       |
|     LUT in front of the register is unused | 2151 |       |           |       |
|     LUT in front of the register is used   |  723 |       |           |       |
| Unique Control Sets                        |  196 |       |    295560 |  0.07 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  576 |     0 |      2160 | 26.67 |
|   RAMB36/FIFO*    |  568 |     0 |      2160 | 26.30 |
|     RAMB36E2 only |  568 |       |           |       |
|   RAMB18          |   16 |     0 |      4320 |  0.37 |
|     RAMB18E2 only |   16 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   10 |     0 |      6840 |  0.15 |
|   DSP48E2 only |   10 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6140 |            Register |
| LUT6     | 2722 |                 CLB |
| LUT4     | 1978 |                 CLB |
| LUT3     | 1663 |                 CLB |
| LUT5     | 1594 |                 CLB |
| LUT2     |  726 |                 CLB |
| RAMB36E2 |  568 |           Block Ram |
| LUT1     |  389 |                 CLB |
| CARRY8   |  345 |                 CLB |
| FDSE     |   99 |            Register |
| RAMS32   |   96 |                 CLB |
| MUXF7    |   86 |                 CLB |
| SRL16E   |   68 |                 CLB |
| RAMB18E2 |   16 |           Block Ram |
| MUXF8    |   12 |                 CLB |
| DSP48E2  |   10 |          Arithmetic |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 2122 |    0 |    0 |   4.31 |   0.00 |   0.00 |
|   CLBL                     | 1044 |    0 |    0 |   4.24 |   0.00 |   0.00 |
|   CLBM                     | 1078 |    0 |    0 |   4.37 |   0.00 |   0.00 |
| CLB LUTs                   | 7635 |    0 |    0 |   1.94 |   0.00 |   0.00 |
|   LUT as Logic             | 7547 |    0 |    0 |   1.92 |   0.00 |   0.00 |
|   LUT as Memory            |   88 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   48 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Shift Register  |   40 |    0 |    0 |   0.02 |   0.00 |   0.00 |
| CLB Registers              | 6239 |    0 |    0 |   0.79 |   0.00 |   0.00 |
| CARRY8                     |  345 |    0 |    0 |   0.70 |   0.00 |   0.00 |
| F7 Muxes                   |   86 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| F8 Muxes                   |   12 |    0 |    0 |   0.01 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  576 |    0 |    0 |  80.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |  568 |    0 |    0 |  78.89 |   0.00 |   0.00 |
|   RAMB18                   |   16 |    0 |    0 |   1.11 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   10 |    0 |    0 |   0.44 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  196 |    0 |    0 |   0.20 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Jan 29 16:14:45 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.999    -8889.252                   9936                25849        0.046        0.000                      0                25849        1.155        0.000                       0                  7006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.999    -8889.252                   9936                25849        0.046        0.000                      0                25849        1.155        0.000                       0                  7006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         9936  Failing Endpoints,  Worst Slack       -2.999ns,  Total Violation    -8889.252ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.270ns (21.478%)  route 4.643ns (78.522%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ap_clk
    RAMB36_X11Y27        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22/DOUTADOUT[0]
                         net (fo=1, routed)           0.900     1.806    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_0_22_n_107
    SLICE_X128Y163       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     1.838 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57/O
                         net (fo=1, routed)           0.012     1.850    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_57_n_8
    SLICE_X128Y163       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     1.904 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33/O
                         net (fo=2, routed)           1.582     3.486    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_8_i_33_n_8
    SLICE_X75Y211        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.032     3.518 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11/O
                         net (fo=1, routed)           0.087     3.605    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_11_n_8
    SLICE_X76Y211        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.048     3.653 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3/O
                         net (fo=2, routed)           0.170     3.823    bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/tmp_79_reg_506[0]_i_3_n_8
    SLICE_X76Y216        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.135     3.958 r  bd_0_i/hls_inst/inst/p_dmemclass_node_da_2_U/process_top_p_dmemclass_node_da_2_ram_U/ram_reg_bram_14_i_8/O
                         net (fo=15, routed)          0.342     4.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58_reg[0]_0
    SLICE_X86Y221        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.031     4.331 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/tail_fu_58[0]_i_2/O
                         net (fo=41, routed)          1.353     5.684    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/tail_fu_580
    SLICE_X114Y297       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.032     5.716 r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/grp_p_dst_alloc_malloc_2_fu_183/ram_reg_bram_7_i_3__0/O
                         net (fo=4, routed)           0.197     5.913    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7_2[0]
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_data_U/build_AhoCorasick_p_dmemUL_data_ram_U/ram_reg_bram_7
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.913    
  -------------------------------------------------------------------
                         slack                                 -2.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_clk
    SLICE_X88Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593_reg[2]/Q
                         net (fo=1, routed)           0.055     0.093    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_1_reg_593[2]
    SLICE_X89Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7055, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/ap_clk
    SLICE_X89Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X89Y129        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_query_AhoCorasick_fu_406/offset_reg_231_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X11Y17  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X11Y17  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X11Y17  bd_0_i/hls_inst/inst/grp_build_AhoCorasick_fu_323/p_dmemUL_link_prev_U/p_dst_alloc_malloc_1_p_dmemc_link_prev_ram_U/ram_reg_10/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-2.999355, worst hold slack (WHS)=0.046000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-2.999355) is less than 0
HLS EXTRACTION: calculating BRAM count: (16 bram18) + 2 * (568 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 7635 6239 10 1152 0 40 2122 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Jan 29 16:14:45 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           2122
LUT:           7635
FF:            6239
DSP:             10
BRAM:          1152
SRL:             40
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.584
CP achieved post-implementation:    6.299
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ac/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 16:14:45 2020...
INFO: [HLS 200-112] Total elapsed time: 1721.64 seconds; peak allocated memory: 201.202 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jan 29 16:14:47 2020...
