// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_12_proc228 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer11_out_0_address0,
        layer11_out_0_ce0,
        layer11_out_0_q0,
        layer11_out_s_0_V_V_TDATA,
        layer11_out_s_0_V_V_TVALID,
        layer11_out_s_0_V_V_TREADY,
        layer11_out_1_address0,
        layer11_out_1_ce0,
        layer11_out_1_q0,
        layer11_out_s_1_V_V_TDATA,
        layer11_out_s_1_V_V_TVALID,
        layer11_out_s_1_V_V_TREADY,
        layer11_out_2_address0,
        layer11_out_2_ce0,
        layer11_out_2_q0,
        layer11_out_s_2_V_V_TDATA,
        layer11_out_s_2_V_V_TVALID,
        layer11_out_s_2_V_V_TREADY,
        layer11_out_3_address0,
        layer11_out_3_ce0,
        layer11_out_3_q0,
        layer11_out_s_3_V_V_TDATA,
        layer11_out_s_3_V_V_TVALID,
        layer11_out_s_3_V_V_TREADY,
        layer11_out_4_address0,
        layer11_out_4_ce0,
        layer11_out_4_q0,
        layer11_out_s_4_V_V_TDATA,
        layer11_out_s_4_V_V_TVALID,
        layer11_out_s_4_V_V_TREADY,
        layer11_out_5_address0,
        layer11_out_5_ce0,
        layer11_out_5_q0,
        layer11_out_s_5_V_V_TDATA,
        layer11_out_s_5_V_V_TVALID,
        layer11_out_s_5_V_V_TREADY,
        layer11_out_6_address0,
        layer11_out_6_ce0,
        layer11_out_6_q0,
        layer11_out_s_6_V_V_TDATA,
        layer11_out_s_6_V_V_TVALID,
        layer11_out_s_6_V_V_TREADY,
        layer11_out_7_address0,
        layer11_out_7_ce0,
        layer11_out_7_q0,
        layer11_out_s_7_V_V_TDATA,
        layer11_out_s_7_V_V_TVALID,
        layer11_out_s_7_V_V_TREADY,
        layer11_out_8_address0,
        layer11_out_8_ce0,
        layer11_out_8_q0,
        layer11_out_s_8_V_V_TDATA,
        layer11_out_s_8_V_V_TVALID,
        layer11_out_s_8_V_V_TREADY,
        layer11_out_9_address0,
        layer11_out_9_ce0,
        layer11_out_9_q0,
        layer11_out_s_9_V_V_TDATA,
        layer11_out_s_9_V_V_TVALID,
        layer11_out_s_9_V_V_TREADY,
        layer11_out_10_address0,
        layer11_out_10_ce0,
        layer11_out_10_q0,
        layer11_out_s_10_V_V_TDATA,
        layer11_out_s_10_V_V_TVALID,
        layer11_out_s_10_V_V_TREADY,
        layer11_out_11_address0,
        layer11_out_11_ce0,
        layer11_out_11_q0,
        layer11_out_s_11_V_V_TDATA,
        layer11_out_s_11_V_V_TVALID,
        layer11_out_s_11_V_V_TREADY,
        layer11_out_12_address0,
        layer11_out_12_ce0,
        layer11_out_12_q0,
        layer11_out_s_12_V_V_TDATA,
        layer11_out_s_12_V_V_TVALID,
        layer11_out_s_12_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [6:0] layer11_out_0_address0;
output   layer11_out_0_ce0;
input  [6:0] layer11_out_0_q0;
output  [15:0] layer11_out_s_0_V_V_TDATA;
output   layer11_out_s_0_V_V_TVALID;
input   layer11_out_s_0_V_V_TREADY;
output  [6:0] layer11_out_1_address0;
output   layer11_out_1_ce0;
input  [6:0] layer11_out_1_q0;
output  [15:0] layer11_out_s_1_V_V_TDATA;
output   layer11_out_s_1_V_V_TVALID;
input   layer11_out_s_1_V_V_TREADY;
output  [6:0] layer11_out_2_address0;
output   layer11_out_2_ce0;
input  [6:0] layer11_out_2_q0;
output  [15:0] layer11_out_s_2_V_V_TDATA;
output   layer11_out_s_2_V_V_TVALID;
input   layer11_out_s_2_V_V_TREADY;
output  [6:0] layer11_out_3_address0;
output   layer11_out_3_ce0;
input  [6:0] layer11_out_3_q0;
output  [15:0] layer11_out_s_3_V_V_TDATA;
output   layer11_out_s_3_V_V_TVALID;
input   layer11_out_s_3_V_V_TREADY;
output  [6:0] layer11_out_4_address0;
output   layer11_out_4_ce0;
input  [6:0] layer11_out_4_q0;
output  [15:0] layer11_out_s_4_V_V_TDATA;
output   layer11_out_s_4_V_V_TVALID;
input   layer11_out_s_4_V_V_TREADY;
output  [6:0] layer11_out_5_address0;
output   layer11_out_5_ce0;
input  [6:0] layer11_out_5_q0;
output  [15:0] layer11_out_s_5_V_V_TDATA;
output   layer11_out_s_5_V_V_TVALID;
input   layer11_out_s_5_V_V_TREADY;
output  [6:0] layer11_out_6_address0;
output   layer11_out_6_ce0;
input  [6:0] layer11_out_6_q0;
output  [15:0] layer11_out_s_6_V_V_TDATA;
output   layer11_out_s_6_V_V_TVALID;
input   layer11_out_s_6_V_V_TREADY;
output  [6:0] layer11_out_7_address0;
output   layer11_out_7_ce0;
input  [6:0] layer11_out_7_q0;
output  [15:0] layer11_out_s_7_V_V_TDATA;
output   layer11_out_s_7_V_V_TVALID;
input   layer11_out_s_7_V_V_TREADY;
output  [6:0] layer11_out_8_address0;
output   layer11_out_8_ce0;
input  [6:0] layer11_out_8_q0;
output  [15:0] layer11_out_s_8_V_V_TDATA;
output   layer11_out_s_8_V_V_TVALID;
input   layer11_out_s_8_V_V_TREADY;
output  [6:0] layer11_out_9_address0;
output   layer11_out_9_ce0;
input  [6:0] layer11_out_9_q0;
output  [15:0] layer11_out_s_9_V_V_TDATA;
output   layer11_out_s_9_V_V_TVALID;
input   layer11_out_s_9_V_V_TREADY;
output  [6:0] layer11_out_10_address0;
output   layer11_out_10_ce0;
input  [6:0] layer11_out_10_q0;
output  [15:0] layer11_out_s_10_V_V_TDATA;
output   layer11_out_s_10_V_V_TVALID;
input   layer11_out_s_10_V_V_TREADY;
output  [6:0] layer11_out_11_address0;
output   layer11_out_11_ce0;
input  [6:0] layer11_out_11_q0;
output  [15:0] layer11_out_s_11_V_V_TDATA;
output   layer11_out_s_11_V_V_TVALID;
input   layer11_out_s_11_V_V_TREADY;
output  [6:0] layer11_out_12_address0;
output   layer11_out_12_ce0;
input  [6:0] layer11_out_12_q0;
output  [15:0] layer11_out_s_12_V_V_TDATA;
output   layer11_out_s_12_V_V_TVALID;
input   layer11_out_s_12_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer11_out_0_ce0;
reg layer11_out_1_ce0;
reg layer11_out_2_ce0;
reg layer11_out_3_ce0;
reg layer11_out_4_ce0;
reg layer11_out_5_ce0;
reg layer11_out_6_ce0;
reg layer11_out_7_ce0;
reg layer11_out_8_ce0;
reg layer11_out_9_ce0;
reg layer11_out_10_ce0;
reg layer11_out_11_ce0;
reg layer11_out_12_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    layer11_out_s_0_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln218_reg_453;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln218_reg_453_pp0_iter1_reg;
reg    layer11_out_s_1_V_V_TDATA_blk_n;
reg    layer11_out_s_2_V_V_TDATA_blk_n;
reg    layer11_out_s_3_V_V_TDATA_blk_n;
reg    layer11_out_s_4_V_V_TDATA_blk_n;
reg    layer11_out_s_5_V_V_TDATA_blk_n;
reg    layer11_out_s_6_V_V_TDATA_blk_n;
reg    layer11_out_s_7_V_V_TDATA_blk_n;
reg    layer11_out_s_8_V_V_TDATA_blk_n;
reg    layer11_out_s_9_V_V_TDATA_blk_n;
reg    layer11_out_s_10_V_V_TDATA_blk_n;
reg    layer11_out_s_11_V_V_TDATA_blk_n;
reg    layer11_out_s_12_V_V_TDATA_blk_n;
reg   [6:0] i68_0_reg_348;
wire   [0:0] icmp_ln218_fu_359_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] i_fu_365_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [63:0] zext_ln224_fu_371_p1;
wire    ap_block_pp0_stage0_01001;
wire    ap_CS_fsm_state5;
wire    regslice_both_layer11_out_s_0_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_1_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_2_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_3_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_4_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_5_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_6_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_7_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_8_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_9_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_10_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_11_V_V_U_apdone_blk;
wire    regslice_both_layer11_out_s_12_V_V_U_apdone_blk;
reg    ap_block_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [15:0] layer11_out_s_0_V_V_TDATA_int;
reg    layer11_out_s_0_V_V_TVALID_int;
wire    layer11_out_s_0_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_0_V_V_U_vld_out;
wire   [15:0] layer11_out_s_1_V_V_TDATA_int;
reg    layer11_out_s_1_V_V_TVALID_int;
wire    layer11_out_s_1_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_1_V_V_U_vld_out;
wire   [15:0] layer11_out_s_2_V_V_TDATA_int;
reg    layer11_out_s_2_V_V_TVALID_int;
wire    layer11_out_s_2_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_2_V_V_U_vld_out;
wire   [15:0] layer11_out_s_3_V_V_TDATA_int;
reg    layer11_out_s_3_V_V_TVALID_int;
wire    layer11_out_s_3_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_3_V_V_U_vld_out;
wire   [15:0] layer11_out_s_4_V_V_TDATA_int;
reg    layer11_out_s_4_V_V_TVALID_int;
wire    layer11_out_s_4_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_4_V_V_U_vld_out;
wire   [15:0] layer11_out_s_5_V_V_TDATA_int;
reg    layer11_out_s_5_V_V_TVALID_int;
wire    layer11_out_s_5_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_5_V_V_U_vld_out;
wire   [15:0] layer11_out_s_6_V_V_TDATA_int;
reg    layer11_out_s_6_V_V_TVALID_int;
wire    layer11_out_s_6_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_6_V_V_U_vld_out;
wire   [15:0] layer11_out_s_7_V_V_TDATA_int;
reg    layer11_out_s_7_V_V_TVALID_int;
wire    layer11_out_s_7_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_7_V_V_U_vld_out;
wire   [15:0] layer11_out_s_8_V_V_TDATA_int;
reg    layer11_out_s_8_V_V_TVALID_int;
wire    layer11_out_s_8_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_8_V_V_U_vld_out;
wire   [15:0] layer11_out_s_9_V_V_TDATA_int;
reg    layer11_out_s_9_V_V_TVALID_int;
wire    layer11_out_s_9_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_9_V_V_U_vld_out;
wire   [15:0] layer11_out_s_10_V_V_TDATA_int;
reg    layer11_out_s_10_V_V_TVALID_int;
wire    layer11_out_s_10_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_10_V_V_U_vld_out;
wire   [15:0] layer11_out_s_11_V_V_TDATA_int;
reg    layer11_out_s_11_V_V_TVALID_int;
wire    layer11_out_s_11_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_11_V_V_U_vld_out;
wire   [15:0] layer11_out_s_12_V_V_TDATA_int;
reg    layer11_out_s_12_V_V_TVALID_int;
wire    layer11_out_s_12_V_V_TREADY_int;
wire    regslice_both_layer11_out_s_12_V_V_U_vld_out;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_0_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_0_V_V_TDATA_int),
    .vld_in(layer11_out_s_0_V_V_TVALID_int),
    .ack_in(layer11_out_s_0_V_V_TREADY_int),
    .data_out(layer11_out_s_0_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_0_V_V_U_vld_out),
    .ack_out(layer11_out_s_0_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_0_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_1_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_1_V_V_TDATA_int),
    .vld_in(layer11_out_s_1_V_V_TVALID_int),
    .ack_in(layer11_out_s_1_V_V_TREADY_int),
    .data_out(layer11_out_s_1_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_1_V_V_U_vld_out),
    .ack_out(layer11_out_s_1_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_1_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_2_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_2_V_V_TDATA_int),
    .vld_in(layer11_out_s_2_V_V_TVALID_int),
    .ack_in(layer11_out_s_2_V_V_TREADY_int),
    .data_out(layer11_out_s_2_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_2_V_V_U_vld_out),
    .ack_out(layer11_out_s_2_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_2_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_3_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_3_V_V_TDATA_int),
    .vld_in(layer11_out_s_3_V_V_TVALID_int),
    .ack_in(layer11_out_s_3_V_V_TREADY_int),
    .data_out(layer11_out_s_3_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_3_V_V_U_vld_out),
    .ack_out(layer11_out_s_3_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_3_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_4_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_4_V_V_TDATA_int),
    .vld_in(layer11_out_s_4_V_V_TVALID_int),
    .ack_in(layer11_out_s_4_V_V_TREADY_int),
    .data_out(layer11_out_s_4_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_4_V_V_U_vld_out),
    .ack_out(layer11_out_s_4_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_4_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_5_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_5_V_V_TDATA_int),
    .vld_in(layer11_out_s_5_V_V_TVALID_int),
    .ack_in(layer11_out_s_5_V_V_TREADY_int),
    .data_out(layer11_out_s_5_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_5_V_V_U_vld_out),
    .ack_out(layer11_out_s_5_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_5_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_6_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_6_V_V_TDATA_int),
    .vld_in(layer11_out_s_6_V_V_TVALID_int),
    .ack_in(layer11_out_s_6_V_V_TREADY_int),
    .data_out(layer11_out_s_6_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_6_V_V_U_vld_out),
    .ack_out(layer11_out_s_6_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_6_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_7_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_7_V_V_TDATA_int),
    .vld_in(layer11_out_s_7_V_V_TVALID_int),
    .ack_in(layer11_out_s_7_V_V_TREADY_int),
    .data_out(layer11_out_s_7_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_7_V_V_U_vld_out),
    .ack_out(layer11_out_s_7_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_7_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_8_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_8_V_V_TDATA_int),
    .vld_in(layer11_out_s_8_V_V_TVALID_int),
    .ack_in(layer11_out_s_8_V_V_TREADY_int),
    .data_out(layer11_out_s_8_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_8_V_V_U_vld_out),
    .ack_out(layer11_out_s_8_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_8_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_9_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_9_V_V_TDATA_int),
    .vld_in(layer11_out_s_9_V_V_TVALID_int),
    .ack_in(layer11_out_s_9_V_V_TREADY_int),
    .data_out(layer11_out_s_9_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_9_V_V_U_vld_out),
    .ack_out(layer11_out_s_9_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_9_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_10_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_10_V_V_TDATA_int),
    .vld_in(layer11_out_s_10_V_V_TVALID_int),
    .ack_in(layer11_out_s_10_V_V_TREADY_int),
    .data_out(layer11_out_s_10_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_10_V_V_U_vld_out),
    .ack_out(layer11_out_s_10_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_10_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_11_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_11_V_V_TDATA_int),
    .vld_in(layer11_out_s_11_V_V_TVALID_int),
    .ack_in(layer11_out_s_11_V_V_TREADY_int),
    .data_out(layer11_out_s_11_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_11_V_V_U_vld_out),
    .ack_out(layer11_out_s_11_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_11_V_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_layer11_out_s_12_V_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(layer11_out_s_12_V_V_TDATA_int),
    .vld_in(layer11_out_s_12_V_V_TVALID_int),
    .ack_in(layer11_out_s_12_V_V_TREADY_int),
    .data_out(layer11_out_s_12_V_V_TDATA),
    .vld_out(regslice_both_layer11_out_s_12_V_V_U_vld_out),
    .ack_out(layer11_out_s_12_V_V_TREADY),
    .apdone_blk(regslice_both_layer11_out_s_12_V_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((regslice_both_layer11_out_s_12_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_11_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_10_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_9_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_8_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_7_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_6_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_5_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_4_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_3_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_2_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_1_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_0_V_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i68_0_reg_348 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_fu_359_p2 == 1'd0))) begin
        i68_0_reg_348 <= i_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln218_reg_453 <= icmp_ln218_fu_359_p2;
        icmp_ln218_reg_453_pp0_iter1_reg <= icmp_ln218_reg_453;
    end
end

always @ (*) begin
    if ((icmp_ln218_fu_359_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_layer11_out_s_12_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_11_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_10_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_9_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_8_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_7_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_6_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_5_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_4_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_3_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_2_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_1_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_0_V_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_layer11_out_s_12_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_11_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_10_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_9_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_8_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_7_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_6_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_5_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_4_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_3_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_2_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_1_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_0_V_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_0_ce0 = 1'b1;
    end else begin
        layer11_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_10_ce0 = 1'b1;
    end else begin
        layer11_out_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_11_ce0 = 1'b1;
    end else begin
        layer11_out_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_12_ce0 = 1'b1;
    end else begin
        layer11_out_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_1_ce0 = 1'b1;
    end else begin
        layer11_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_2_ce0 = 1'b1;
    end else begin
        layer11_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_3_ce0 = 1'b1;
    end else begin
        layer11_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_4_ce0 = 1'b1;
    end else begin
        layer11_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_5_ce0 = 1'b1;
    end else begin
        layer11_out_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_6_ce0 = 1'b1;
    end else begin
        layer11_out_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_7_ce0 = 1'b1;
    end else begin
        layer11_out_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_8_ce0 = 1'b1;
    end else begin
        layer11_out_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer11_out_9_ce0 = 1'b1;
    end else begin
        layer11_out_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_0_V_V_TDATA_blk_n = layer11_out_s_0_V_V_TREADY_int;
    end else begin
        layer11_out_s_0_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_0_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_0_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_10_V_V_TDATA_blk_n = layer11_out_s_10_V_V_TREADY_int;
    end else begin
        layer11_out_s_10_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_10_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_10_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_11_V_V_TDATA_blk_n = layer11_out_s_11_V_V_TREADY_int;
    end else begin
        layer11_out_s_11_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_11_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_11_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_12_V_V_TDATA_blk_n = layer11_out_s_12_V_V_TREADY_int;
    end else begin
        layer11_out_s_12_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_12_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_12_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_1_V_V_TDATA_blk_n = layer11_out_s_1_V_V_TREADY_int;
    end else begin
        layer11_out_s_1_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_1_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_1_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_2_V_V_TDATA_blk_n = layer11_out_s_2_V_V_TREADY_int;
    end else begin
        layer11_out_s_2_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_2_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_2_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_3_V_V_TDATA_blk_n = layer11_out_s_3_V_V_TREADY_int;
    end else begin
        layer11_out_s_3_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_3_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_3_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_4_V_V_TDATA_blk_n = layer11_out_s_4_V_V_TREADY_int;
    end else begin
        layer11_out_s_4_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_4_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_4_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_5_V_V_TDATA_blk_n = layer11_out_s_5_V_V_TREADY_int;
    end else begin
        layer11_out_s_5_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_5_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_5_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_6_V_V_TDATA_blk_n = layer11_out_s_6_V_V_TREADY_int;
    end else begin
        layer11_out_s_6_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_6_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_6_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_7_V_V_TDATA_blk_n = layer11_out_s_7_V_V_TREADY_int;
    end else begin
        layer11_out_s_7_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_7_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_7_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_8_V_V_TDATA_blk_n = layer11_out_s_8_V_V_TREADY_int;
    end else begin
        layer11_out_s_8_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_8_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_8_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        layer11_out_s_9_V_V_TDATA_blk_n = layer11_out_s_9_V_V_TREADY_int;
    end else begin
        layer11_out_s_9_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln218_reg_453 == 1'd0))) begin
        layer11_out_s_9_V_V_TVALID_int = 1'b1;
    end else begin
        layer11_out_s_9_V_V_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln218_fu_359_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln218_fu_359_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((regslice_both_layer11_out_s_12_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_11_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_10_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_9_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_8_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_7_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_6_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_5_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_4_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_3_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_2_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_1_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_0_V_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state4_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_block_state3_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((layer11_out_s_12_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_11_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_10_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_9_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_8_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_7_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_6_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_5_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_4_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_3_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_2_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_1_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)) | ((layer11_out_s_0_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453 == 1'd0)));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = (((layer11_out_s_12_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_11_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_10_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_9_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_8_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_7_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_6_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_5_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_4_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_3_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_2_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_1_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)) | ((layer11_out_s_0_V_V_TREADY_int == 1'b0) & (icmp_ln218_reg_453_pp0_iter1_reg == 1'd0)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5 = ((regslice_both_layer11_out_s_12_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_11_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_10_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_9_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_8_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_7_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_6_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_5_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_4_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_3_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_2_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_1_V_V_U_apdone_blk == 1'b1) | (regslice_both_layer11_out_s_0_V_V_U_apdone_blk == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_fu_365_p2 = (i68_0_reg_348 + 7'd1);

assign icmp_ln218_fu_359_p2 = ((i68_0_reg_348 == 7'd120) ? 1'b1 : 1'b0);

assign layer11_out_0_address0 = zext_ln224_fu_371_p1;

assign layer11_out_10_address0 = zext_ln224_fu_371_p1;

assign layer11_out_11_address0 = zext_ln224_fu_371_p1;

assign layer11_out_12_address0 = zext_ln224_fu_371_p1;

assign layer11_out_1_address0 = zext_ln224_fu_371_p1;

assign layer11_out_2_address0 = zext_ln224_fu_371_p1;

assign layer11_out_3_address0 = zext_ln224_fu_371_p1;

assign layer11_out_4_address0 = zext_ln224_fu_371_p1;

assign layer11_out_5_address0 = zext_ln224_fu_371_p1;

assign layer11_out_6_address0 = zext_ln224_fu_371_p1;

assign layer11_out_7_address0 = zext_ln224_fu_371_p1;

assign layer11_out_8_address0 = zext_ln224_fu_371_p1;

assign layer11_out_9_address0 = zext_ln224_fu_371_p1;

assign layer11_out_s_0_V_V_TDATA_int = layer11_out_0_q0;

assign layer11_out_s_0_V_V_TVALID = regslice_both_layer11_out_s_0_V_V_U_vld_out;

assign layer11_out_s_10_V_V_TDATA_int = layer11_out_10_q0;

assign layer11_out_s_10_V_V_TVALID = regslice_both_layer11_out_s_10_V_V_U_vld_out;

assign layer11_out_s_11_V_V_TDATA_int = layer11_out_11_q0;

assign layer11_out_s_11_V_V_TVALID = regslice_both_layer11_out_s_11_V_V_U_vld_out;

assign layer11_out_s_12_V_V_TDATA_int = layer11_out_12_q0;

assign layer11_out_s_12_V_V_TVALID = regslice_both_layer11_out_s_12_V_V_U_vld_out;

assign layer11_out_s_1_V_V_TDATA_int = layer11_out_1_q0;

assign layer11_out_s_1_V_V_TVALID = regslice_both_layer11_out_s_1_V_V_U_vld_out;

assign layer11_out_s_2_V_V_TDATA_int = layer11_out_2_q0;

assign layer11_out_s_2_V_V_TVALID = regslice_both_layer11_out_s_2_V_V_U_vld_out;

assign layer11_out_s_3_V_V_TDATA_int = layer11_out_3_q0;

assign layer11_out_s_3_V_V_TVALID = regslice_both_layer11_out_s_3_V_V_U_vld_out;

assign layer11_out_s_4_V_V_TDATA_int = layer11_out_4_q0;

assign layer11_out_s_4_V_V_TVALID = regslice_both_layer11_out_s_4_V_V_U_vld_out;

assign layer11_out_s_5_V_V_TDATA_int = layer11_out_5_q0;

assign layer11_out_s_5_V_V_TVALID = regslice_both_layer11_out_s_5_V_V_U_vld_out;

assign layer11_out_s_6_V_V_TDATA_int = layer11_out_6_q0;

assign layer11_out_s_6_V_V_TVALID = regslice_both_layer11_out_s_6_V_V_U_vld_out;

assign layer11_out_s_7_V_V_TDATA_int = layer11_out_7_q0;

assign layer11_out_s_7_V_V_TVALID = regslice_both_layer11_out_s_7_V_V_U_vld_out;

assign layer11_out_s_8_V_V_TDATA_int = layer11_out_8_q0;

assign layer11_out_s_8_V_V_TVALID = regslice_both_layer11_out_s_8_V_V_U_vld_out;

assign layer11_out_s_9_V_V_TDATA_int = layer11_out_9_q0;

assign layer11_out_s_9_V_V_TVALID = regslice_both_layer11_out_s_9_V_V_U_vld_out;

assign zext_ln224_fu_371_p1 = i68_0_reg_348;

endmodule //Loop_12_proc228
