<control>
<control path>
<pathname>path</pathname>
<state>
<statename>initial</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<reg PC></reg>
<mux pcselect>5</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>fetch</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>1</mux>
<reg IR></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch2</nextstatename>
</nextstate>
</state>
<state>
<statename>fetch2</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg IRext></reg>
<reg imm8></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch3</nextstatename>
</nextstate>
</state>
<state>
<statename>fetch3</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>3</mux>
<reg imm8h></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>40</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>41</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>42</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>43</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>44</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>45</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>46</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>47</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>48</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>49</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>4b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>4c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>4d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>4e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>4f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>50</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>51</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>52</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>53</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>54</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>55</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>56</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>57</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>58</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>59</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>5a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>5b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>5d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>5e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>5f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>60</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>61</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>62</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>63</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>64</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>65</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>66</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>67</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>68</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>69</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>6a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>6b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>6c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>6d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>6f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>70</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>71</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>72</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>73</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>74</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>75</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>76</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>77</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>78</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>79</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>7a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>7b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>7c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>7d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>7e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>7f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>ld_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>c3</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>jp_imm16</nextstatename>
</nextstate>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>nop</nextstatename>
</nextstate>
</state>
<state>
<statename>nop</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<reg PC></reg>
<mux pcselect>2</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>jp_imm16</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value16></reg>
<mux value16select>6</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>jp_imm16_2</nextstatename>
</nextstate>
</state>
<state>
<statename>jp_imm16_2</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<reg value16out></reg>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>IN1</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>jp_imm16_3</nextstatename>
</nextstate>
</state>
<state>
<statename>jp_imm16_3</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<reg PC></reg>
<mux pcselect>0</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>left_transfer</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>IN1</alu>
<reg valueout></reg>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>40</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>41</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>42</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>43</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>44</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>45</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>46</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>47</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_b</nextstatename>
</nextstate>
<nextstate>
<input opcode>48</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>49</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>4f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_c</nextstatename>
</nextstate>
<nextstate>
<input opcode>50</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>51</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>52</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>53</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>54</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>55</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>56</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>57</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_d</nextstatename>
</nextstate>
<nextstate>
<input opcode>58</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>59</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>5f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_e</nextstatename>
</nextstate>
<nextstate>
<input opcode>60</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>61</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>62</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>63</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>64</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>65</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>66</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>67</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_h</nextstatename>
</nextstate>
<nextstate>
<input opcode>68</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>69</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>6f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_l</nextstatename>
</nextstate>
<nextstate>
<input opcode>70</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>71</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>72</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>73</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>74</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>75</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>76</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>77</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_(hl)</nextstatename>
</nextstate>
<nextstate>
<input opcode>78</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>79</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>7a</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>7b</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>7c</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>7d</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>7e</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>7f</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>wb_a</nextstatename>
</nextstate>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>nop</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_b</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg B></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>0</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_c</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg C></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>0</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_d</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg D></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>0</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_e</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg E></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>0</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_h</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg H></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>0</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_l</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg L></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>0</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_(hl)</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg memory></reg>
<mux memselect>2</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>0</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>0</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>wb_a</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>2</mux>
<reg PC></reg>
<reg A></reg>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>X</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>0</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>fetch</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_b</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>1</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_c</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>2</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_d</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>3</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_e</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>4</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_h</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>5</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_l</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>6</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_(hl)</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>2</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>7</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
<state>
<statename>ld_a</statename>
<microinstruction>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<mux pcselect>X</mux>
<mux memselect>X</mux>
<mux spselect>X</mux>
<mux spincrement>X</mux>
<reg value1></reg>
<mux value16select>X</mux>
<mux value2select>X</mux>
<mux value1select>0</mux>
<alu ALU>X</alu>
<mux Lselect>X</mux>
<mux Hselect>X</mux>
<mux Eselect>X</mux>
<mux Dselect>X</mux>
<mux Cselect>X</mux>
<mux Bselect>X</mux>
<mux 2value2select>X</mux>
<mux 2value1select>X</mux>
<alu ALU16>X</alu>
<mux value16_2select>X</mux>
<alu cALU>X</alu>
<mux Cselect>X</mux>
<mux Zselect>X</mux>
<mux Aselect>X</mux>
<mux memInSelect>X</mux>
<mux mem16select>X</mux>
</microinstruction>
<nextstate>
<input opcode>X</input>
<input zero>X</input>
<input carry>X</input>
<nextstatename>left_transfer</nextstatename>
</nextstate>
</state>
</control path>
</control>
