Wallace _Clocked:
1)The test bench Clock-Input will change its value every 1 second => 1clock cycle is 2 seconds
2)Wallace has 9 stages and the last stage is cla which has 6 stage in parallel prefix circuit and one stage for input into cla and one stage for output=> Total 17 stages 
3)The first input in test bench is given at 0sec and the output is visible at 34 and for every input change after 5 seconds the correct output will be 6 seconds after the previous correct output  
