module scanner(clk, I_ROW, I_COL);
	input clk;
	output reg [15:0] I_ROW = 16'b0;
	output reg [3:0] I_COL = 4'b0;
	parameter A=1,B=2,C=3,D=4,E=5,F=6,G=7,H=8,=9,J=10,K=11,L=12,M=13,N=13,O=14,P=15,Q=16
	always@(posedge clk)
		if (I_COL < 16)
			I_COL <= I_COL + 1;
		else
			I_COL <= 4'b0;