rm -rf ./host /{*sw_emu*,*hw_emu*} 
rm -rf profile_* TempConfig system_estimate.xtxt *.rpt *.csv 
rm -rf src/*.ll *v++* .Xil emconfig.json dltmp* xmltmp* *.log *.jou *.wcfg *.wdb
rm -rf build_dir*
rm -rf package.*
rm -rf _x* *xclbin.run_summary qemu-memory-_* emulation _vimage pl* start_simulation.sh
# -rm -rf _x* *xclbin.run_summary qemu-memory-_* emulation _vimage pl* start_simulation.sh *.xclbin
-------------------------------------------------- EVALUATE_DATASET.SH: SOFTWARE ACTS APPLICATION RUNNING --------------------------------------------------
python gen.py SW 0 12 0
ACTGraph (Courtesy: Jinja 2.0)...
Generating sources... 
XWARE: SW
RUNNING_SYNTHESIS: 0
NUM_PEs: 12
RUN_IN_ASYNC_MODE: 0
NUM_VALID_PEs: 1
NUM_VALID_HBM_CHANNELS: 1
EDGE_PACK_SIZE: 16
HBM_AXI_PACK_SIZE: 16
successful!
...
rm -rf ./host /{*sw_emu*,*hw_emu*} 
rm -rf profile_* TempConfig system_estimate.xtxt *.rpt *.csv 
rm -rf src/*.ll *v++* .Xil emconfig.json dltmp* xmltmp* *.log *.jou *.wcfg *.wdb
g++ host_srcs/hostprocess.cpp host_srcs/prepare_graph.cpp host_srcs/act_pack.cpp host_srcs/create_act_pack.cpp host_srcs/app.cpp host_srcs/utility.cpp host_srcs/algorithm.cpp host_srcs/host.cpp acts_templates/acts_kernel.cpp -std=c++11 -pthread -march=native -lrt -o host
pagerank algorithm running...: dataset: com-Orkut, num fpgas: 1, xclbin: outputs/vector_addition.xclbin num_iterations: 2
Hostprocess:: Graph Analytics Started...
app::run:: app algo started. (algo: pr, numiterations: 2, rootvid: 1, graph path: /home/oj2zf/Documents/dataset/com-Orkut/com-Orkut.mtx, graph dir: 0, _binaryFile1: outputs/vector_addition.xclbin)
app: initializing HBM_axichannels...
app: *** initializing HBM_axichannels... i: 0, n: 0
app: *** initializing HBM_axichannels... i: 0, n: 1
app: *** initializing HBM_axichannels... i: 1, n: 0
app: *** initializing HBM_axichannels... i: 1, n: 1
app: *** initializing HBM_axichannels... i: 2, n: 0
app: *** initializing HBM_axichannels... i: 2, n: 1
app: *** initializing HBM_axichannels... i: 3, n: 0
app: *** initializing HBM_axichannels... i: 3, n: 1
app: *** initializing HBM_axichannels... i: 4, n: 0
app: *** initializing HBM_axichannels... i: 4, n: 1
app: *** initializing HBM_axichannels... i: 5, n: 0
app: *** initializing HBM_axichannels... i: 5, n: 1
app: *** initializing HBM_axichannels... i: 6, n: 0
app: *** initializing HBM_axichannels... i: 6, n: 1
app: *** initializing HBM_axichannels... i: 7, n: 0
app: *** initializing HBM_axichannels... i: 7, n: 1
app: *** initializing HBM_axichannels... i: 8, n: 0
app: *** initializing HBM_axichannels... i: 8, n: 1
app: *** initializing HBM_axichannels... i: 9, n: 0
app: *** initializing HBM_axichannels... i: 9, n: 1
app: *** initializing HBM_axichannels... i: 10, n: 0
app: *** initializing HBM_axichannels... i: 10, n: 1
app: *** initializing HBM_axichannels... i: 11, n: 0
app: *** initializing HBM_axichannels... i: 11, n: 1
app: initializing HBM_axicenters
app: --- initializing HBM_axichannels... i: 0, n: 0
app: --- initializing HBM_axichannels... i: 0, n: 1
app: --- initializing HBM_axichannels... i: 1, n: 0
app: --- initializing HBM_axichannels... i: 1, n: 1
app: --- initializing HBM_axichannels... i: 2, n: 0
app: --- initializing HBM_axichannels... i: 2, n: 1
app: --- initializing HBM_axichannels... i: 3, n: 0
app: --- initializing HBM_axichannels... i: 3, n: 1
app: --- initializing HBM_axichannels... i: 4, n: 0
app: --- initializing HBM_axichannels... i: 4, n: 1
app: --- initializing HBM_axichannels... i: 5, n: 0
app: --- initializing HBM_axichannels... i: 5, n: 1
app: --- initializing HBM_axichannels... i: 6, n: 0
app: --- initializing HBM_axichannels... i: 6, n: 1
app: --- initializing HBM_axichannels... i: 7, n: 0
app: --- initializing HBM_axichannels... i: 7, n: 1
prepare_graph:: preparing graph @ /home/oj2zf/Documents/dataset/com-Orkut/com-Orkut.mtx...
prepare_graph:: dataset header: num_vertices: 3073441, num_vertices2: 3073441, num_edges: 117186083
prepare_graph:: edge: srcv: 1, dstv: 2, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 3, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 4, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 5, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 6, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 7, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 8, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 9, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 10, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 11, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 12, weight: 0
prepare_graph:: edge: srcv: 1, dstv: 13, weight: 0
prepare_graph:: edge: srcv: 2, dstv: 5, weight: 0
prepare_graph:: edge: srcv: 2, dstv: 6, weight: 0
prepare_graph:: edge: srcv: 2, dstv: 15, weight: 0
prepare_graph:: edge: srcv: 2, dstv: 60, weight: 0
prepare_graph: loading edges 100000000
SUMMARY: linecount: 117185084, edgesbuffer.size(): 117185083
prepare_graph:: Finished Stage 1: Buffering edges of /home/oj2zf/Documents/dataset/com-Orkut/com-Orkut.mtx (num_vertices: 3073441, num_vertices2: 3073441, num_edges: 117186083)
prepare_graph: assigning variables...
prepare_graph: creating buffers...
prepare_graph: creating buffers(2)...
prepare_graph: populating inout degrees of all vertices...
prepare_graph: creating vertex pointers...
prepare_graph::start:: vptr_dup[1]: 0
prepare_graph::start:: vptr_dup[2]: 12
prepare_graph::start:: vptr_dup[3]: 123
prepare_graph::start:: vptr_dup[3072439]: 117185083
prepare_graph::start:: vptr_dup[3072440]: 117185083
prepare_graph::start:: vptr_dup[3072441]: 117185083
prepare_graph::start:: last: vptr_dup[3072441]: 117185083
prepare_graph: checking new vertex pointers created...
prepare_graph::start:: checking...
prepare_graph::start:: finished checking.
prepare_graph:: Finished Stage 3: Buffering duplicate edges of /home/oj2zf/Documents/dataset/com-Orkut/com-Orkut.mtx (num_vertices: 3072442, num_vertices2: 3073441, num_edges: 117186083, edgesbuffer_dup_size: 117185083, edgesbuffer_dup.size(): 117186083)
prepare_graph:: checking edge data for errors... 
Finished checking edge data for errors: numerrors: 0
prepare_graph:: Finished preparing /home/oj2zf/Documents/dataset/com-Orkut/com-Orkut.mtx
app:run: num_vertices: 3073442, num_edges: 117187083
app::run:: NUM_VERTICES: 3073442, NUM_EDGES: 117187083, NUM_UPARTITIONS: 24, NUM_APPLYPARTITIONS: 2, VERTEX RANGE: 256120
app::run::  vdata_subpartition_vecsize: 682
app::run::  num_subpartition_per_partition: 12
app: loading global addresses: {vptrs, edges, updates, vertexprops, frontiers}...
--_________________________--------------------- nfrontiersz_u32: 523776, vdatasz_u32: 523776, globalparams[GLOBALPARAMSCODE__WWSIZE__NFRONTIERS] = 32752 
app: universalparams.NUM_FPGAS_: 1
app: EDGE_PACK_SIZE: 16
app: HBM_CHANNEL_PACK_SIZE: 32
app: HBM_AXI_PACK_SIZE: 16
app: HBM_AXI_PACK_BITSIZE: 512
app: HBM_CHANNEL_BYTESIZE: 268435456
app: universalparams._MAX_APPLYPARTITION_VECSIZE: 8184
app: _MAX_APPLYPARTITION_SIZE: 130944
app: universalparams._MAX_UPARTITION_VECSIZE: 8184
app: _MAX_UPARTITION_SIZE: 130944
app: HBM_CHANNEL_BYTESIZE: 268435456
app: HBM_CHANNEL_SIZE: 4194304
app: UPDATES_BUFFER_PACK_SIZE: 16
app: __NUM_UPARTITIONS: 24
app: __NUM_APPLYPARTITIONS: 2
app: NUM_SUBPARTITION_PER_PARTITION: 12
app: VDATA_SUBPARTITION_VECSIZE: 682
app: UPDATES_BUFFER_PACK_SIZE: 16
=== act_pack: EDGE_PACK_SIZE: 16 ===
=== act_pack: HBM_CHANNEL_PACK_SIZE: 32 ===
=== act_pack: HBM_AXI_PACK_SIZE: 16 ===
=== act_pack: HBM_AXI_PACK_BITSIZE: 512 ===
=== act_pack: HBM_CHANNEL_BYTESIZE: 268435456 ===
=== act_pack: universalparams._MAX_APPLYPARTITION_VECSIZE: 8184 ===
=== act_pack: _MAX_APPLYPARTITION_SIZE: 130944 ===
=== act_pack: universalparams._MAX_UPARTITION_VECSIZE: 8184 ===
=== act_pack: universalparams._MAX_UPARTITION_SIZE: 130944 ===
=== act_pack: HBM_CHANNEL_BYTESIZE: 268435456 ===
=== act_pack: HBM_CHANNEL_SIZE: 4194304 ===
=== act_pack: MAX_NUM_LLPSETS: 1 ===
=== act_pack: UPDATES_BUFFER_PACK_SIZE: 16 ===
=== act_pack: ))))))))))))))))))))))))))))))) edgedatabuffer.size(): 117186083 ==))))))))))))))))))))))))))))))))))))=
+++ act_pack:: tryy: 2. 
act-pack edges:: PE: 0: edges_in_channel[0].size(): 9765424
act-pack edges:: PE: 1: edges_in_channel[1].size(): 9765424
act-pack edges:: PE: 2: edges_in_channel[2].size(): 9765424
act-pack edges:: PE: 3: edges_in_channel[3].size(): 9765424
act-pack edges:: PE: 4: edges_in_channel[4].size(): 9765424
act-pack edges:: PE: 5: edges_in_channel[5].size(): 9765424
act-pack edges:: PE: 6: edges_in_channel[6].size(): 9765424
act-pack edges:: PE: 7: edges_in_channel[7].size(): 9765423
act-pack edges:: PE: 8: edges_in_channel[8].size(): 9765423
act-pack edges:: PE: 9: edges_in_channel[9].size(): 9765423
act-pack edges:: PE: 10: edges_in_channel[10].size(): 9765423
act-pack edges:: PE: 11: edges_in_channel[11].size(): 9765423
----- ideal act-pack edges:: 9765590 ----- 
act_pack: SUCCESS 447. (min(9765423) / max(9765424)) * 100 < 30...
load_edges: loading edges [STAGE 2]: preparing edges...
loading vertex-updates ptrs...
loading raw edge updates...
loading partial-processed edge updates...
loading edge updates (actpack format)...
loading csr edges...
checkpoint: loading csr edges: globalparams[GLOBALPARAMSCODE__BASEOFFSET__CSREDGES]: 71537 (of 4194304)
loading act-pack edges...
checkpoint: loading act-pack edges: globalparams[GLOBALPARAMSCODE__BASEOFFSET__ACTPACKEDGES]: 71553 (of 4194304)
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTIONS: 32
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__RAWEDGEUPDATESPTRS: 144
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__EDGEUPDATESPTRS: 65552
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__CSRVPTRS: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTPACKVPTRS: 80
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTPACKVPTRS2: 1040
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__UPDATESPTRS: 17
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__RAWEDGEUPDATES: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__PARTIALLYPROCESSEDEDGEUPDATES: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__EDGEUPDATES: 4112
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__CSREDGES: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTPACKEDGES: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__VERTEXUPDATES: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__VDATAS: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__CFRONTIERSTMP: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__NFRONTIERS: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTIONS: 512
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__RAWEDGEUPDATESPTRS: 544
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__EDGEUPDATESPTRS: 688
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__CSRVPTRS: 66240
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTPACKVPTRS: 66256
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTPACKVPTRS2: 66336
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__UPDATESPTRS: 67376
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__RAWEDGEUPDATES: 67393
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__PARTIALLYPROCESSEDEDGEUPDATES: 67409
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__EDGEUPDATES: 67425
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__CSREDGES: 71537
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTPACKEDGES: 71553
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__VERTEXUPDATES: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__VDATAS: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__CFRONTIERSTMP: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__NFRONTIERS: 0
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__END: 0 (of 4194304 wide-words) (0 bytes)
app:: BASEOFFSET: GLOBALPARAMSCODE__PARAM__NUM_VERTICES: 3073442
app:: BASEOFFSET: GLOBALPARAMSCODE__PARAM__NUM_EDGES: 117187083
### creating act-pack in upartition 0 (of 24): [PEs 0, ]
### creating act-pack in upartition 1 (of 24): [PEs 0, ]
### creating act-pack in upartition 2 (of 24): [PEs 0, ]
### creating act-pack in upartition 3 (of 24): [PEs 0, ]
### creating act-pack in upartition 4 (of 24): [PEs 0, ]
### creating act-pack in upartition 5 (of 24): [PEs 0, ]
### creating act-pack in upartition 6 (of 24): [PEs 0, ]
### creating act-pack in upartition 7 (of 24): [PEs 0, ]
### creating act-pack in upartition 8 (of 24): [PEs 0, ]
### creating act-pack in upartition 9 (of 24): [PEs 0, ]
### creating act-pack in upartition 10 (of 24): [PEs 0, ]
### creating act-pack in upartition 11 (of 24): [PEs 0, ]
### creating act-pack in upartition 12 (of 24): [PEs 0, ]
### creating act-pack in upartition 13 (of 24): [PEs 0, ]
### creating act-pack in upartition 14 (of 24): [PEs 0, ]
### creating act-pack in upartition 15 (of 24): [PEs 0, ]
### creating act-pack in upartition 16 (of 24): [PEs 0, ]
### creating act-pack in upartition 17 (of 24): [PEs 0, ]
### creating act-pack in upartition 18 (of 24): [PEs 0, ]
### creating act-pack in upartition 19 (of 24): [PEs 0, ]
### creating act-pack in upartition 20 (of 24): [PEs 0, ]
### creating act-pack in upartition 21 (of 24): [PEs 0, ]
### creating act-pack in upartition 22 (of 24): [PEs 0, ]
### creating act-pack in upartition 23 (of 24): [PEs 0, ]
create-actpack: returned_vu_map[0][0].offset: 0, returned_vu_map[0][0].size: 0
create-actpack: FINISH: returned_volume_size: 0, returned_volume_size * EDGE_PACK_SIZE: 0
create-actpack: FINISH: returned_volume2_size[0]: 631725, returned_volume2_size[0] * EDGE_PACK_SIZE: 10107600
### app: lenght (ww): 631725, lenght: 10107600
### app: returned_volume_size (ww): 631725, returned_volume_size: 10107600
### app: max_lenght (ww): 631725, max_lenght: 10107600
### app: min_lenght (ww): 631725, min_lenght: 10107600
### app: total_lenght (ww): 631725, total_lenght: 10107600 (ideal lenght: 9765590) (=>3 % increase)
loading vertex updates...
checkpoint: loading vertex updates: globalparams[GLOBALPARAMSCODE__BASEOFFSET__VERTEXUPDATES]: 704318 (of 4194304)
loading vertex properties...
checkpoint: loading vertex properties: globalparams[GLOBALPARAMSCODE__BASEOFFSET__VDATAS]: 1468155 (of 4194304)
loading cfrontier...
checkpoint: loading cfrontier: globalparams[GLOBALPARAMSCODE__BASEOFFSET__CFRONTIERSTMP]: 1484539 (of 4194304)
loading nfrontier...
loading nfrontier: globalparams[GLOBALPARAMSCODE__BASEOFFSET__NFRONTIERS]: 1492739 (of 4194304)
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTIONS: 32
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__RAWEDGEUPDATESPTRS: 144
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__EDGEUPDATESPTRS: 65552
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__CSRVPTRS: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTPACKVPTRS: 80
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTPACKVPTRS2: 1040
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__UPDATESPTRS: 17
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__RAWEDGEUPDATES: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__PARTIALLYPROCESSEDEDGEUPDATES: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__EDGEUPDATES: 4112
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__CSREDGES: 16
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__ACTPACKEDGES: 632765
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__VERTEXUPDATES: 763837
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__VDATAS: 16384
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__CFRONTIERSTMP: 8200
app:: BASEOFFSET: GLOBALPARAMSCODE__WWSIZE__NFRONTIERS: 32752
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTIONS: 512
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__RAWEDGEUPDATESPTRS: 544
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__EDGEUPDATESPTRS: 688
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__CSRVPTRS: 66240
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTPACKVPTRS: 66256
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTPACKVPTRS2: 66336
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__UPDATESPTRS: 67376
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__RAWEDGEUPDATES: 67393
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__PARTIALLYPROCESSEDEDGEUPDATES: 67409
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__EDGEUPDATES: 67425
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__CSREDGES: 71537
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__ACTPACKEDGES: 71553
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__VERTEXUPDATES: 704318
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__VDATAS: 1468155
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__CFRONTIERSTMP: 1484539
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__NFRONTIERS: 1492739
app:: BASEOFFSET: GLOBALPARAMSCODE__BASEOFFSET__END: 1525491 (of 4194304 wide-words) (195262848 bytes)
app:: BASEOFFSET: GLOBALPARAMSCODE__PARAM__NUM_VERTICES: 3073442
app:: BASEOFFSET: GLOBALPARAMSCODE__PARAM__NUM_EDGES: 117187083
host::run::  NUM_FPGAS: 1
host::run::  NUM_PEs: 12
host::run::  universalparams.GLOBAL_NUM_PEs_: 12
host::run::  RUN_IN_ASYNC_MODE: 0
host::run::  _PE_BATCH_SIZE: 24
host::run::  GF_BATCH_SIZE: 24
host::run::  AU_BATCH_SIZE: 2
host::run::  IMPORT_BATCH_SIZE: 24
host::run::  EXPORT_BATCH_SIZE: 24
host::runapp_sync: universalparams.NUM_FPGAS_: 1 ---
host::runapp_sync: NUM_HBM_ARGS: 2 ---
host::runapp_sync: ARRAY_SIZE: 24407856 ---
host::runapp_sync: HBM_CHANNEL_SIZE: 4194304 ---
host::runapp_sync: _IMPORT_EXPORT_GRANULARITY_VECSIZE: 8184 ---
host::runapp_sync: hbm_channel_wwsize * HBM_AXI_PACK_SIZE: 24407856 ---
--- host::runapp_sync: bytes_per_iteration: 97631424, bytesc_per_iteration: 268435456 ---
host:: allocating vertex property buffers...
host: end of iteration 0: 12 active vertices generated, 12 edges processed in (0.00 ms, 0.00 microsecs)
host: end of iteration 1: 469 active vertices generated, 561 edges processed in (0.00 ms, 0.00 microsecs)
host: end of iteration 2: 26611 active vertices generated, 36419 edges processed in (2.00 ms, 2000.00 microsecs)
host: end of iteration 3: 777010 active vertices generated, 2588347 edges processed in (99.00 ms, 99000.00 microsecs)
host: end of iteration 4: 2241220 active vertices generated, 49180934 edges processed in (1348.00 ms, 1348000.00 microsecs)
host: end of iteration 5: 26631 active vertices generated, 65239260 edges processed in (1632.00 ms, 1632000.00 microsecs)
host: end of iteration 6: 487 active vertices generated, 139441 edges processed in (5.00 ms, 5000.00 microsecs)
no more activer vertices to process. breaking out @ iteration 7... 
host: active partitions for iteration: 0:  (0 partitions)
host: active partitions for iteration: 1: 0,  (1 partitions)
host: active partitions for iteration: 2: 0, 21,  (2 partitions)
host: active partitions for iteration: 3: 0, 1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23,  (19 partitions)
host: active partitions for iteration: 4: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23,  (24 partitions)
host: active partitions for iteration: 5: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23,  (24 partitions)
host: active partitions for iteration: 6: 0, 1, 2, 3, 4, 5, 15, 16, 17, 18, 19, 20, 21, 22, 23,  (15 partitions)
host: active partitions for iteration: 7: 17, 18, 19, 20, 22, 23,  (6 partitions)
host: active partitions for iteration: 8:  (0 partitions)
host: active partitions for iteration: 9:  (0 partitions)
host: active partitions for iteration: 10:  (0 partitions)
host: active partitions for iteration: 11:  (0 partitions)
host: active partitions for iteration: 12:  (0 partitions)
host: active partitions for iteration: 13:  (0 partitions)
host: active partitions for iteration: 14:  (0 partitions)
host: active partitions for iteration: 15:  (0 partitions)

[1m[37m#################################################################### ACTS in FPGA mode [2 iterations] ####################################################################[0m

[1m[37m-------------------------------- host: GAS iteration: ~0, launch_idx 0 (of 1), epoch 0, fpgas [0 - 0] started... --------------------------------[0m
host: launching acts [processing stage][GAS iteration: 0]: fpga: 0, start_pu: 0 [id_process: 0], size_pu: 24, start_pv: 0, size_pv: 2, start_gv: 0, size_gv: 24
host: launching acts [applying stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv: 0, size_pv: 2, start_gv: 0, size_gv: 24
host: launching acts [gathering stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv: 0, size_pv: 2, start_gv: 0, size_gv: 24
host: launching acts [importing stage]: --> importing upartition: 0 to 24 (num_import_partitions: 0, import_sz: 16)...
host: launching acts [exporting stage]: <-- exporting vpartition: 0 to 24  [FPGAs 0, ]... (num_export_partitions: 0, export_sz: 16)
acts started [processing stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv_fpga: 666, start_pv: 0, size_pv: 2, start_gv_fpga: 666, start_gv: 0, size_gv: 24
acts started [applying stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv_fpga: 666, start_pv: 0, size_pv: 2, start_gv_fpga: 666, start_gv: 0, size_gv: 24
acts started [gathering stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv_fpga: 666, start_pv: 0, size_pv: 2, start_gv_fpga: 666, start_gv: 0, size_gv: 24
### acts started [importing stage]: --> importing upartition: 0 to 24...
### acts started [exporting stage]: <-- exporting vpartition: 0 to 24  [FPGAs 0, ]...
acts: resetting updates space...
>>> acts : [load] edge_maps_buffer[0][0].offset: 0, edge_maps_buffer[0][0].size: 0, maxsz: 86918
>>> acts : [load] edge_maps_buffer[0][1].offset: 86918, edge_maps_buffer[0][1].size: 0, maxsz: 48806
>>> acts : [load] edge_maps_buffer[0][2].offset: 135724, edge_maps_buffer[0][2].size: 0, maxsz: 48632
>>> acts : [load] edge_maps_buffer[0][3].offset: 184356, edge_maps_buffer[0][3].size: 0, maxsz: 38893
>>> acts : [load] edge_maps_buffer[0][4].offset: 223249, edge_maps_buffer[0][4].size: 0, maxsz: 24448
>>> acts : [load] edge_maps_buffer[0][5].offset: 247697, edge_maps_buffer[0][5].size: 0, maxsz: 23320
>>> acts : [load] edge_maps_buffer[0][6].offset: 271017, edge_maps_buffer[0][6].size: 0, maxsz: 19081
>>> acts : [load] edge_maps_buffer[0][7].offset: 290098, edge_maps_buffer[0][7].size: 0, maxsz: 69646
>>> acts : [load] edge_maps_buffer[0][8].offset: 359744, edge_maps_buffer[0][8].size: 0, maxsz: 67736
>>> acts : [load] edge_maps_buffer[0][9].offset: 427480, edge_maps_buffer[0][9].size: 0, maxsz: 40553
>>> acts : [load] edge_maps_buffer[0][10].offset: 468033, edge_maps_buffer[0][10].size: 0, maxsz: 34163
>>> acts : [load] edge_maps_buffer[0][11].offset: 502196, edge_maps_buffer[0][11].size: 0, maxsz: 25348
>>> acts : [load] edge_maps_buffer[0][12].offset: 527544, edge_maps_buffer[0][12].size: 0, maxsz: 20607
>>> acts : [load] edge_maps_buffer[0][13].offset: 548151, edge_maps_buffer[0][13].size: 0, maxsz: 13980
>>> acts : [load] edge_maps_buffer[0][14].offset: 562131, edge_maps_buffer[0][14].size: 0, maxsz: 12931
>>> acts : [load] edge_maps_buffer[0][15].offset: 575062, edge_maps_buffer[0][15].size: 0, maxsz: 12720
>>> acts : [load] edge_maps_buffer[0][16].offset: 587782, edge_maps_buffer[0][16].size: 0, maxsz: 10532
>>> acts : [load] edge_maps_buffer[0][17].offset: 598314, edge_maps_buffer[0][17].size: 0, maxsz: 8128
>>> acts : [load] edge_maps_buffer[0][18].offset: 606442, edge_maps_buffer[0][18].size: 0, maxsz: 6579
>>> acts : [load] edge_maps_buffer[0][19].offset: 613021, edge_maps_buffer[0][19].size: 0, maxsz: 5526
>>> acts : [load] edge_maps_buffer[0][20].offset: 618547, edge_maps_buffer[0][20].size: 0, maxsz: 6327
>>> acts : [load] edge_maps_buffer[0][21].offset: 624874, edge_maps_buffer[0][21].size: 0, maxsz: 3304
>>> acts : [load] edge_maps_buffer[0][22].offset: 628178, edge_maps_buffer[0][22].size: 0, maxsz: 2627
>>> acts : [load] edge_maps_buffer[0][23].offset: 630805, edge_maps_buffer[0][23].size: 0, maxsz: 920
>>> acts : [load] edge_maps_buffer[0][24].offset: 631725, edge_maps_buffer[0][24].size: 0, maxsz: 4294335571
+++ processing 0 edges in upartition 0: [PEs 0, ]
+++ processing 0 edges in upartition 1: [PEs 0, ]
+++ processing 0 edges in upartition 2: [PEs 0, ]
+++ processing 0 edges in upartition 3: [PEs 0, ]
+++ processing 0 edges in upartition 4: [PEs 0, ]
+++ processing 0 edges in upartition 5: [PEs 0, ]
+++ processing 0 edges in upartition 6: [PEs 0, ]
+++ processing 0 edges in upartition 7: [PEs 0, ]
+++ processing 0 edges in upartition 8: [PEs 0, ]
+++ processing 0 edges in upartition 9: [PEs 0, ]
+++ processing 0 edges in upartition 10: [PEs 0, ]
+++ processing 0 edges in upartition 11: [PEs 0, ]
+++ processing 0 edges in upartition 12: [PEs 0, ]
+++ processing 0 edges in upartition 13: [PEs 0, ]
+++ processing 0 edges in upartition 14: [PEs 0, ]
+++ processing 0 edges in upartition 15: [PEs 0, ]
+++ processing 0 edges in upartition 16: [PEs 0, ]
+++ processing 0 edges in upartition 17: [PEs 0, ]
+++ processing 0 edges in upartition 18: [PEs 0, ]
+++ processing 0 edges in upartition 19: [PEs 0, ]
+++ processing 0 edges in upartition 20: [PEs 0, ]
+++ processing 0 edges in upartition 21: [PEs 0, ]
+++ processing 0 edges in upartition 22: [PEs 0, ]
+++ processing 0 edges in upartition 23: [PEs 0, ]
### applying vertex updates in vpartition 0: [PEs 0, ] [target FPGAs 0, ] [max 2, 0]
### applying edge updates in vpartition 0: [PEs 0, ] [target FPGAs 0, ]
--- applying 0 vertex/edge updates in vpartition 0, upartition 0, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 86918, edge_maps_buffer[0][0].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][0].offset: 0, edge_maps_buffer[0][0].size: 0, maxsz: 86918
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 0][max_num_edges: 86918]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 261 (of 8192), total num misses: 261[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 1, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 48806, edge_maps_buffer[0][1].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][1].offset: 86918, edge_maps_buffer[0][1].size: 0, maxsz: 48806
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 1][max_num_edges: 48806]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 273 (of 8192), total num misses: 534[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 2, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 48632, edge_maps_buffer[0][2].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][2].offset: 135724, edge_maps_buffer[0][2].size: 0, maxsz: 48632
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 2][max_num_edges: 48632]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 239 (of 8192), total num misses: 773[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 3, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 38893, edge_maps_buffer[0][3].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][3].offset: 184356, edge_maps_buffer[0][3].size: 0, maxsz: 38893
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 3][max_num_edges: 38893]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 279 (of 8192), total num misses: 1052[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 4, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 24448, edge_maps_buffer[0][4].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][4].offset: 223249, edge_maps_buffer[0][4].size: 0, maxsz: 24448
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 4][max_num_edges: 24448]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 230 (of 8192), total num misses: 1282[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 5, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 23320, edge_maps_buffer[0][5].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][5].offset: 247697, edge_maps_buffer[0][5].size: 0, maxsz: 23320
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 5][max_num_edges: 23320]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 270 (of 8192), total num misses: 1552[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 6, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 19081, edge_maps_buffer[0][6].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][6].offset: 271017, edge_maps_buffer[0][6].size: 0, maxsz: 19081
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 6][max_num_edges: 19081]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 292 (of 8192), total num misses: 1844[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 7, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 69646, edge_maps_buffer[0][7].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][7].offset: 290098, edge_maps_buffer[0][7].size: 0, maxsz: 69646
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 7][max_num_edges: 69646]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 280 (of 8192), total num misses: 2124[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 8, PE 0: [PEs 0, ] [target FPGAs 0, ]
-------------------------------- apply-edges: saving 139 (2224) missed edge updates for processing (0)... --------------------------------
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 67736, edge_maps_buffer[0][8].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][8].offset: 359744, edge_maps_buffer[0][8].size: 0, maxsz: 67736
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 8][max_num_edges: 67736]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 260 (of 8192), total num misses: 260[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 9, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 40553, edge_maps_buffer[0][9].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][9].offset: 427480, edge_maps_buffer[0][9].size: 0, maxsz: 40553
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 9][max_num_edges: 40553]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 279 (of 8192), total num misses: 539[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 10, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 34163, edge_maps_buffer[0][10].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][10].offset: 468033, edge_maps_buffer[0][10].size: 0, maxsz: 34163
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 10][max_num_edges: 34163]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 279 (of 8192), total num misses: 818[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 11, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 25348, edge_maps_buffer[0][11].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][11].offset: 502196, edge_maps_buffer[0][11].size: 0, maxsz: 25348
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 11][max_num_edges: 25348]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 270 (of 8192), total num misses: 1088[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 12, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 20607, edge_maps_buffer[0][12].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][12].offset: 527544, edge_maps_buffer[0][12].size: 0, maxsz: 20607
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 12][max_num_edges: 20607]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 256 (of 8192), total num misses: 1344[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 13, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 13980, edge_maps_buffer[0][13].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][13].offset: 548151, edge_maps_buffer[0][13].size: 0, maxsz: 13980
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 13][max_num_edges: 13980]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 274 (of 8192), total num misses: 1618[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 14, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 12931, edge_maps_buffer[0][14].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][14].offset: 562131, edge_maps_buffer[0][14].size: 0, maxsz: 12931
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 14][max_num_edges: 12931]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 273 (of 8192), total num misses: 1891[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 15, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 12720, edge_maps_buffer[0][15].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][15].offset: 575062, edge_maps_buffer[0][15].size: 0, maxsz: 12720
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 15][max_num_edges: 12720]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 237 (of 8192), total num misses: 2128[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 16, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 10532, edge_maps_buffer[0][16].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][16].offset: 587782, edge_maps_buffer[0][16].size: 0, maxsz: 10532
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 16][max_num_edges: 10532]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 266 (of 8192), total num misses: 2394[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 17, PE 0: [PEs 0, ] [target FPGAs 0, ]
-------------------------------- apply-edges: saving 144 (2304) missed edge updates for processing (1)... --------------------------------
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 8128, edge_maps_buffer[0][17].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][17].offset: 598314, edge_maps_buffer[0][17].size: 0, maxsz: 8128
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 17][max_num_edges: 8128]: num_edges_updated: 0, num_edges_inserted: 7770, num misses: 246 (of 8192), total num misses: 246[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 18, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 6579, edge_maps_buffer[0][18].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][18].offset: 606442, edge_maps_buffer[0][18].size: 0, maxsz: 6579
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 18][max_num_edges: 6579]: num_edges_updated: 0, num_edges_inserted: 7470, num misses: 211 (of 8192), total num misses: 457[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 19, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 5526, edge_maps_buffer[0][19].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][19].offset: 613021, edge_maps_buffer[0][19].size: 0, maxsz: 5526
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 19][max_num_edges: 5526]: num_edges_updated: 0, num_edges_inserted: 7549, num misses: 241 (of 8192), total num misses: 698[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 20, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 6327, edge_maps_buffer[0][20].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][20].offset: 618547, edge_maps_buffer[0][20].size: 0, maxsz: 6327
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 20][max_num_edges: 6327]: num_edges_updated: 0, num_edges_inserted: 7552, num misses: 263 (of 8192), total num misses: 961[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 21, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 3304, edge_maps_buffer[0][21].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][21].offset: 624874, edge_maps_buffer[0][21].size: 0, maxsz: 3304
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 21][max_num_edges: 3304]: num_edges_updated: 0, num_edges_inserted: 7230, num misses: 236 (of 8192), total num misses: 1197[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 22, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 2627, edge_maps_buffer[0][22].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][22].offset: 628178, edge_maps_buffer[0][22].size: 0, maxsz: 2627
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 22][max_num_edges: 2627]: num_edges_updated: 0, num_edges_inserted: 7404, num misses: 311 (of 8192), total num misses: 1508[0m
--- applying 0 vertex/edge updates in vpartition 0, upartition 23, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 920, edge_maps_buffer[0][23].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][23].offset: 630805, edge_maps_buffer[0][23].size: 0, maxsz: 920
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 23][max_num_edges: 920]: num_edges_updated: 0, num_edges_inserted: 6410, num misses: 377 (of 8192), total num misses: 1885[0m
### applying vertex updates in vpartition 1: [PEs 0, ] [target FPGAs 0, ] [max 2, 0]
### applying edge updates in vpartition 1: [PEs 0, ] [target FPGAs 0, ]
--- applying 0 vertex/edge updates in vpartition 1, upartition 0, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 86918, edge_maps_buffer[0][0].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][0].offset: 0, edge_maps_buffer[0][0].size: 0, maxsz: 86918
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 0][max_num_edges: 86918]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 261 (of 8192), total num misses: 261[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 1, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 48806, edge_maps_buffer[0][1].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][1].offset: 86918, edge_maps_buffer[0][1].size: 0, maxsz: 48806
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 1][max_num_edges: 48806]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 273 (of 8192), total num misses: 534[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 2, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 48632, edge_maps_buffer[0][2].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][2].offset: 135724, edge_maps_buffer[0][2].size: 0, maxsz: 48632
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 2][max_num_edges: 48632]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 239 (of 8192), total num misses: 773[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 3, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 38893, edge_maps_buffer[0][3].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][3].offset: 184356, edge_maps_buffer[0][3].size: 0, maxsz: 38893
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 3][max_num_edges: 38893]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 279 (of 8192), total num misses: 1052[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 4, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 24448, edge_maps_buffer[0][4].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][4].offset: 223249, edge_maps_buffer[0][4].size: 0, maxsz: 24448
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 4][max_num_edges: 24448]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 230 (of 8192), total num misses: 1282[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 5, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 23320, edge_maps_buffer[0][5].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][5].offset: 247697, edge_maps_buffer[0][5].size: 0, maxsz: 23320
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 5][max_num_edges: 23320]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 270 (of 8192), total num misses: 1552[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 6, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 19081, edge_maps_buffer[0][6].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][6].offset: 271017, edge_maps_buffer[0][6].size: 0, maxsz: 19081
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 6][max_num_edges: 19081]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 292 (of 8192), total num misses: 1844[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 7, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 69646, edge_maps_buffer[0][7].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][7].offset: 290098, edge_maps_buffer[0][7].size: 0, maxsz: 69646
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 7][max_num_edges: 69646]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 280 (of 8192), total num misses: 2124[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 8, PE 0: [PEs 0, ] [target FPGAs 0, ]
-------------------------------- apply-edges: saving 139 (2224) missed edge updates for processing (0)... --------------------------------
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 67736, edge_maps_buffer[0][8].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][8].offset: 359744, edge_maps_buffer[0][8].size: 0, maxsz: 67736
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 8][max_num_edges: 67736]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 260 (of 8192), total num misses: 260[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 9, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 40553, edge_maps_buffer[0][9].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][9].offset: 427480, edge_maps_buffer[0][9].size: 0, maxsz: 40553
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 9][max_num_edges: 40553]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 279 (of 8192), total num misses: 539[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 10, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 34163, edge_maps_buffer[0][10].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][10].offset: 468033, edge_maps_buffer[0][10].size: 0, maxsz: 34163
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 10][max_num_edges: 34163]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 279 (of 8192), total num misses: 818[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 11, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 25348, edge_maps_buffer[0][11].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][11].offset: 502196, edge_maps_buffer[0][11].size: 0, maxsz: 25348
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 11][max_num_edges: 25348]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 270 (of 8192), total num misses: 1088[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 12, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 20607, edge_maps_buffer[0][12].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][12].offset: 527544, edge_maps_buffer[0][12].size: 0, maxsz: 20607
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 12][max_num_edges: 20607]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 256 (of 8192), total num misses: 1344[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 13, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 13980, edge_maps_buffer[0][13].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][13].offset: 548151, edge_maps_buffer[0][13].size: 0, maxsz: 13980
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 13][max_num_edges: 13980]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 274 (of 8192), total num misses: 1618[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 14, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 12931, edge_maps_buffer[0][14].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][14].offset: 562131, edge_maps_buffer[0][14].size: 0, maxsz: 12931
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 14][max_num_edges: 12931]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 273 (of 8192), total num misses: 1891[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 15, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 12720, edge_maps_buffer[0][15].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][15].offset: 575062, edge_maps_buffer[0][15].size: 0, maxsz: 12720
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 15][max_num_edges: 12720]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 237 (of 8192), total num misses: 2128[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 16, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 10532, edge_maps_buffer[0][16].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][16].offset: 587782, edge_maps_buffer[0][16].size: 0, maxsz: 10532
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 16][max_num_edges: 10532]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 266 (of 8192), total num misses: 2394[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 17, PE 0: [PEs 0, ] [target FPGAs 0, ]
-------------------------------- apply-edges: saving 144 (2304) missed edge updates for processing (1)... --------------------------------
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 8128, edge_maps_buffer[0][17].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][17].offset: 598314, edge_maps_buffer[0][17].size: 0, maxsz: 8128
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 17][max_num_edges: 8128]: num_edges_updated: 0, num_edges_inserted: 7770, num misses: 246 (of 8192), total num misses: 246[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 18, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 6579, edge_maps_buffer[0][18].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][18].offset: 606442, edge_maps_buffer[0][18].size: 0, maxsz: 6579
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 18][max_num_edges: 6579]: num_edges_updated: 0, num_edges_inserted: 7470, num misses: 211 (of 8192), total num misses: 457[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 19, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 5526, edge_maps_buffer[0][19].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][19].offset: 613021, edge_maps_buffer[0][19].size: 0, maxsz: 5526
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 19][max_num_edges: 5526]: num_edges_updated: 0, num_edges_inserted: 7549, num misses: 241 (of 8192), total num misses: 698[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 20, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 6327, edge_maps_buffer[0][20].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][20].offset: 618547, edge_maps_buffer[0][20].size: 0, maxsz: 6327
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 20][max_num_edges: 6327]: num_edges_updated: 0, num_edges_inserted: 7552, num misses: 263 (of 8192), total num misses: 961[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 21, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 3304, edge_maps_buffer[0][21].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][21].offset: 624874, edge_maps_buffer[0][21].size: 0, maxsz: 3304
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 21][max_num_edges: 3304]: num_edges_updated: 0, num_edges_inserted: 7230, num misses: 236 (of 8192), total num misses: 1197[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 22, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 2627, edge_maps_buffer[0][22].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][22].offset: 628178, edge_maps_buffer[0][22].size: 0, maxsz: 2627
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 22][max_num_edges: 2627]: num_edges_updated: 0, num_edges_inserted: 7404, num misses: 311 (of 8192), total num misses: 1508[0m
--- applying 0 vertex/edge updates in vpartition 1, upartition 23, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 920, edge_maps_buffer[0][23].size: 0 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][23].offset: 630805, edge_maps_buffer[0][23].size: 0, maxsz: 920
[1m[37m--- apply-edge-updates: [p_v: 1, p_u: 23][max_num_edges: 920]: num_edges_updated: 0, num_edges_inserted: 6410, num misses: 377 (of 8192), total num misses: 1885[0m
### gathering frontiers for upartitionID 0: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 1: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 2: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 3: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 4: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 5: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 6: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 7: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 8: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 9: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 10: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 11: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 12: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 13: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 14: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 15: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 16: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 17: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 18: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 19: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 20: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 21: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 22: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
### gathering frontiers for upartitionID 23: [PEs 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, ] [target FPGAs 0, ] [max 24]
[acts: READ_FRONTIERS, PROCESSEDGES, READ_DESTS, APPLYUPDATES, COLLECT_FRONTIERS, SAVE_DEST, GATHER_FRONTIERS] 
>>> [Per FPGA][1571328, 0, 3142656, 0, 0, 3142656, 3142656]
[acts: NUMBER_OF_EDGE_INSERTIONS, NUMBER_OF_EDGE_UPDATINGS, NUMBER_OF_EDGE_DELETIONS]
>>> [Per FPGA][383648, 0, 0]
>>> acts : [save] edge_maps_s[0][0].offset: 0, edge_maps_s[0][0].size: 1024, maxsz: 86918
>>> acts : [save] edge_maps_s[0][1].offset: 86918, edge_maps_s[0][1].size: 1024, maxsz: 48806
>>> acts : [save] edge_maps_s[0][2].offset: 135724, edge_maps_s[0][2].size: 1024, maxsz: 48632
>>> acts : [save] edge_maps_s[0][3].offset: 184356, edge_maps_s[0][3].size: 1024, maxsz: 38893
>>> acts : [save] edge_maps_s[0][4].offset: 223249, edge_maps_s[0][4].size: 1024, maxsz: 24448
>>> acts : [save] edge_maps_s[0][5].offset: 247697, edge_maps_s[0][5].size: 1024, maxsz: 23320
>>> acts : [save] edge_maps_s[0][6].offset: 271017, edge_maps_s[0][6].size: 1024, maxsz: 19081
>>> acts : [save] edge_maps_s[0][7].offset: 290098, edge_maps_s[0][7].size: 1024, maxsz: 69646
>>> acts : [save] edge_maps_s[0][8].offset: 359744, edge_maps_s[0][8].size: 1024, maxsz: 67736
>>> acts : [save] edge_maps_s[0][9].offset: 427480, edge_maps_s[0][9].size: 1024, maxsz: 40553
>>> acts : [save] edge_maps_s[0][10].offset: 468033, edge_maps_s[0][10].size: 1024, maxsz: 34163
>>> acts : [save] edge_maps_s[0][11].offset: 502196, edge_maps_s[0][11].size: 1024, maxsz: 25348
>>> acts : [save] edge_maps_s[0][12].offset: 527544, edge_maps_s[0][12].size: 1024, maxsz: 20607
>>> acts : [save] edge_maps_s[0][13].offset: 548151, edge_maps_s[0][13].size: 1024, maxsz: 13980
>>> acts : [save] edge_maps_s[0][14].offset: 562131, edge_maps_s[0][14].size: 1024, maxsz: 12931
>>> acts : [save] edge_maps_s[0][15].offset: 575062, edge_maps_s[0][15].size: 1024, maxsz: 12720
>>> acts : [save] edge_maps_s[0][16].offset: 587782, edge_maps_s[0][16].size: 1024, maxsz: 10532
>>> acts : [save] edge_maps_s[0][17].offset: 598314, edge_maps_s[0][17].size: 1024, maxsz: 8128
>>> acts : [save] edge_maps_s[0][18].offset: 606442, edge_maps_s[0][18].size: 1024, maxsz: 6579
>>> acts : [save] edge_maps_s[0][19].offset: 613021, edge_maps_s[0][19].size: 1024, maxsz: 5526
>>> acts : [save] edge_maps_s[0][20].offset: 618547, edge_maps_s[0][20].size: 1024, maxsz: 6327
>>> acts : [save] edge_maps_s[0][21].offset: 624874, edge_maps_s[0][21].size: 1024, maxsz: 3304
>>> acts : [save] edge_maps_s[0][22].offset: 628178, edge_maps_s[0][22].size: 1024, maxsz: 2627
>>> acts : [save] edge_maps_s[0][23].offset: 630805, edge_maps_s[0][23].size: 1024, maxsz: 920
>>> acts : [save] edge_maps_s[0][24].offset: 631725, edge_maps_s[0][24].size: 0, maxsz: 4294335571
[1m[37m>>> kernel time elapsed for iteration 0, launch_idx 0 : 206.00 ms, 206000.00 microsecs, [0m

[1m[37m-------------------------------- host: GAS iteration: ~0, launch_idx 0 (of 1), epoch 1, fpgas [0 - 0] started... --------------------------------[0m
host: launching acts [processing stage][GAS iteration: 0]: fpga: 0, start_pu: 0 [id_process: 0], size_pu: 24, start_pv: 0, size_pv: 2, start_gv: 0, size_gv: 24
host: launching acts [applying stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv: 0, size_pv: 2, start_gv: 0, size_gv: 24
host: launching acts [gathering stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv: 0, size_pv: 2, start_gv: 0, size_gv: 24
host: launching acts [importing stage]: --> importing upartition: 0 to 24 (num_import_partitions: 0, import_sz: 16)...
host: launching acts [exporting stage]: <-- exporting vpartition: 0 to 24  [FPGAs 0, ]... (num_export_partitions: 0, export_sz: 16)
acts started [processing stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv_fpga: 666, start_pv: 0, size_pv: 2, start_gv_fpga: 666, start_gv: 0, size_gv: 24
acts started [applying stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv_fpga: 666, start_pv: 0, size_pv: 2, start_gv_fpga: 666, start_gv: 0, size_gv: 24
acts started [gathering stage]: fpga: 0, start_pu: 0, size_pu: 24, start_pv_fpga: 666, start_pv: 0, size_pv: 2, start_gv_fpga: 666, start_gv: 0, size_gv: 24
### acts started [importing stage]: --> importing upartition: 0 to 24...
### acts started [exporting stage]: <-- exporting vpartition: 0 to 24  [FPGAs 0, ]...
acts: resetting updates space...
>>> acts : [load] edge_maps_buffer[0][0].offset: 0, edge_maps_buffer[0][0].size: 1024, maxsz: 86918
>>> acts : [load] edge_maps_buffer[0][1].offset: 86918, edge_maps_buffer[0][1].size: 1024, maxsz: 48806
>>> acts : [load] edge_maps_buffer[0][2].offset: 135724, edge_maps_buffer[0][2].size: 1024, maxsz: 48632
>>> acts : [load] edge_maps_buffer[0][3].offset: 184356, edge_maps_buffer[0][3].size: 1024, maxsz: 38893
>>> acts : [load] edge_maps_buffer[0][4].offset: 223249, edge_maps_buffer[0][4].size: 1024, maxsz: 24448
>>> acts : [load] edge_maps_buffer[0][5].offset: 247697, edge_maps_buffer[0][5].size: 1024, maxsz: 23320
>>> acts : [load] edge_maps_buffer[0][6].offset: 271017, edge_maps_buffer[0][6].size: 1024, maxsz: 19081
>>> acts : [load] edge_maps_buffer[0][7].offset: 290098, edge_maps_buffer[0][7].size: 1024, maxsz: 69646
>>> acts : [load] edge_maps_buffer[0][8].offset: 359744, edge_maps_buffer[0][8].size: 1024, maxsz: 67736
>>> acts : [load] edge_maps_buffer[0][9].offset: 427480, edge_maps_buffer[0][9].size: 1024, maxsz: 40553
>>> acts : [load] edge_maps_buffer[0][10].offset: 468033, edge_maps_buffer[0][10].size: 1024, maxsz: 34163
>>> acts : [load] edge_maps_buffer[0][11].offset: 502196, edge_maps_buffer[0][11].size: 1024, maxsz: 25348
>>> acts : [load] edge_maps_buffer[0][12].offset: 527544, edge_maps_buffer[0][12].size: 1024, maxsz: 20607
>>> acts : [load] edge_maps_buffer[0][13].offset: 548151, edge_maps_buffer[0][13].size: 1024, maxsz: 13980
>>> acts : [load] edge_maps_buffer[0][14].offset: 562131, edge_maps_buffer[0][14].size: 1024, maxsz: 12931
>>> acts : [load] edge_maps_buffer[0][15].offset: 575062, edge_maps_buffer[0][15].size: 1024, maxsz: 12720
>>> acts : [load] edge_maps_buffer[0][16].offset: 587782, edge_maps_buffer[0][16].size: 1024, maxsz: 10532
>>> acts : [load] edge_maps_buffer[0][17].offset: 598314, edge_maps_buffer[0][17].size: 1024, maxsz: 8128
>>> acts : [load] edge_maps_buffer[0][18].offset: 606442, edge_maps_buffer[0][18].size: 1024, maxsz: 6579
>>> acts : [load] edge_maps_buffer[0][19].offset: 613021, edge_maps_buffer[0][19].size: 1024, maxsz: 5526
>>> acts : [load] edge_maps_buffer[0][20].offset: 618547, edge_maps_buffer[0][20].size: 1024, maxsz: 6327
>>> acts : [load] edge_maps_buffer[0][21].offset: 624874, edge_maps_buffer[0][21].size: 1024, maxsz: 3304
>>> acts : [load] edge_maps_buffer[0][22].offset: 628178, edge_maps_buffer[0][22].size: 1024, maxsz: 2627
>>> acts : [load] edge_maps_buffer[0][23].offset: 630805, edge_maps_buffer[0][23].size: 1024, maxsz: 920
>>> acts : [load] edge_maps_buffer[0][24].offset: 631725, edge_maps_buffer[0][24].size: 0, maxsz: 4294335571
+++ processing 1024 edges in upartition 0: [PEs 0, ]
+++ processing 1024 edges in upartition 1: [PEs 0, ]
+++ processing 1024 edges in upartition 2: [PEs 0, ]
+++ processing 1024 edges in upartition 3: [PEs 0, ]
+++ processing 1024 edges in upartition 4: [PEs 0, ]
+++ processing 1024 edges in upartition 5: [PEs 0, ]
+++ processing 1024 edges in upartition 6: [PEs 0, ]
+++ processing 1024 edges in upartition 7: [PEs 0, ]
+++ processing 1024 edges in upartition 8: [PEs 0, ]
+++ processing 1024 edges in upartition 9: [PEs 0, ]
+++ processing 1024 edges in upartition 10: [PEs 0, ]
+++ processing 1024 edges in upartition 11: [PEs 0, ]
+++ processing 1024 edges in upartition 12: [PEs 0, ]
+++ processing 1024 edges in upartition 13: [PEs 0, ]
+++ processing 1024 edges in upartition 14: [PEs 0, ]
+++ processing 1024 edges in upartition 15: [PEs 0, ]
+++ processing 1024 edges in upartition 16: [PEs 0, ]
+++ processing 1024 edges in upartition 17: [PEs 0, ]
+++ processing 1024 edges in upartition 18: [PEs 0, ]
+++ processing 1024 edges in upartition 19: [PEs 0, ]
+++ processing 1024 edges in upartition 20: [PEs 0, ]
+++ processing 1024 edges in upartition 21: [PEs 0, ]
+++ processing 1024 edges in upartition 22: [PEs 0, ]
+++ processing 1024 edges in upartition 23: [PEs 0, ]
### applying vertex updates in vpartition 0: [PEs 0, ] [target FPGAs 0, ] [max 2, 6144]
### applying edge updates in vpartition 0: [PEs 0, ] [target FPGAs 0, ]
--- applying 256 vertex/edge updates in vpartition 0, upartition 0, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 86918, edge_maps_buffer[0][0].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][0].offset: 0, edge_maps_buffer[0][0].size: 1024, maxsz: 86918
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 0][max_num_edges: 86918]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 300 (of 8192), total num misses: 300[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 1, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 48806, edge_maps_buffer[0][1].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][1].offset: 86918, edge_maps_buffer[0][1].size: 1024, maxsz: 48806
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 1][max_num_edges: 48806]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 262 (of 8192), total num misses: 562[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 2, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 48632, edge_maps_buffer[0][2].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][2].offset: 135724, edge_maps_buffer[0][2].size: 1024, maxsz: 48632
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 2][max_num_edges: 48632]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 253 (of 8192), total num misses: 815[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 3, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 38893, edge_maps_buffer[0][3].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][3].offset: 184356, edge_maps_buffer[0][3].size: 1024, maxsz: 38893
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 3][max_num_edges: 38893]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 262 (of 8192), total num misses: 1077[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 4, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 24448, edge_maps_buffer[0][4].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][4].offset: 223249, edge_maps_buffer[0][4].size: 1024, maxsz: 24448
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 4][max_num_edges: 24448]: num_edges_updated: 0, num_edges_inserted: 7101, num misses: 219 (of 8192), total num misses: 1296[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 5, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 23320, edge_maps_buffer[0][5].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][5].offset: 247697, edge_maps_buffer[0][5].size: 1024, maxsz: 23320
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 5][max_num_edges: 23320]: num_edges_updated: 0, num_edges_inserted: 6913, num misses: 208 (of 8192), total num misses: 1504[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 6, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 19081, edge_maps_buffer[0][6].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][6].offset: 271017, edge_maps_buffer[0][6].size: 1024, maxsz: 19081
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 6][max_num_edges: 19081]: num_edges_updated: 0, num_edges_inserted: 7207, num misses: 213 (of 8192), total num misses: 1717[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 7, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 69646, edge_maps_buffer[0][7].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][7].offset: 290098, edge_maps_buffer[0][7].size: 1024, maxsz: 69646
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 7][max_num_edges: 69646]: num_edges_updated: 1, num_edges_inserted: 8192, num misses: 289 (of 8192), total num misses: 2006[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 8, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 67736, edge_maps_buffer[0][8].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][8].offset: 359744, edge_maps_buffer[0][8].size: 1024, maxsz: 67736
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 8][max_num_edges: 67736]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 267 (of 8192), total num misses: 2273[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 9, PE 0: [PEs 0, ] [target FPGAs 0, ]
-------------------------------- apply-edges: saving 142 (2272) missed edge updates for processing (0)... --------------------------------
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 40553, edge_maps_buffer[0][9].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][9].offset: 427480, edge_maps_buffer[0][9].size: 1024, maxsz: 40553
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 9][max_num_edges: 40553]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 229 (of 8192), total num misses: 229[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 10, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 34163, edge_maps_buffer[0][10].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][10].offset: 468033, edge_maps_buffer[0][10].size: 1024, maxsz: 34163
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 10][max_num_edges: 34163]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 255 (of 8192), total num misses: 484[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 11, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 25348, edge_maps_buffer[0][11].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][11].offset: 502196, edge_maps_buffer[0][11].size: 1024, maxsz: 25348
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 11][max_num_edges: 25348]: num_edges_updated: 0, num_edges_inserted: 7798, num misses: 223 (of 8192), total num misses: 707[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 12, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 20607, edge_maps_buffer[0][12].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][12].offset: 527544, edge_maps_buffer[0][12].size: 1024, maxsz: 20607
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 12][max_num_edges: 20607]: num_edges_updated: 0, num_edges_inserted: 7545, num misses: 225 (of 8192), total num misses: 932[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 13, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 13980, edge_maps_buffer[0][13].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][13].offset: 548151, edge_maps_buffer[0][13].size: 1024, maxsz: 13980
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 13][max_num_edges: 13980]: num_edges_updated: 0, num_edges_inserted: 8192, num misses: 232 (of 8192), total num misses: 1164[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 14, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 12931, edge_maps_buffer[0][14].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][14].offset: 562131, edge_maps_buffer[0][14].size: 1024, maxsz: 12931
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 14][max_num_edges: 12931]: num_edges_updated: 0, num_edges_inserted: 8187, num misses: 273 (of 8192), total num misses: 1437[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 15, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 12720, edge_maps_buffer[0][15].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][15].offset: 575062, edge_maps_buffer[0][15].size: 1024, maxsz: 12720
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 15][max_num_edges: 12720]: num_edges_updated: 0, num_edges_inserted: 7874, num misses: 226 (of 8192), total num misses: 1663[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 16, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 10532, edge_maps_buffer[0][16].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][16].offset: 587782, edge_maps_buffer[0][16].size: 1024, maxsz: 10532
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 16][max_num_edges: 10532]: num_edges_updated: 0, num_edges_inserted: 7082, num misses: 213 (of 8192), total num misses: 1876[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 17, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 8128, edge_maps_buffer[0][17].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][17].offset: 598314, edge_maps_buffer[0][17].size: 1024, maxsz: 8128
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 17][max_num_edges: 8128]: num_edges_updated: 0, num_edges_inserted: 7598, num misses: 217 (of 8192), total num misses: 2093[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 18, PE 0: [PEs 0, ] [target FPGAs 0, ]
-------------------------------- apply-edges: saving 136 (2176) missed edge updates for processing (1)... --------------------------------
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 6579, edge_maps_buffer[0][18].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][18].offset: 606442, edge_maps_buffer[0][18].size: 1024, maxsz: 6579
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 18][max_num_edges: 6579]: num_edges_updated: 0, num_edges_inserted: 7649, num misses: 227 (of 8192), total num misses: 227[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 19, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 5526, edge_maps_buffer[0][19].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][19].offset: 613021, edge_maps_buffer[0][19].size: 1024, maxsz: 5526
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 19][max_num_edges: 5526]: num_edges_updated: 0, num_edges_inserted: 7496, num misses: 213 (of 8192), total num misses: 440[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 20, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 6327, edge_maps_buffer[0][20].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][20].offset: 618547, edge_maps_buffer[0][20].size: 1024, maxsz: 6327
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 20][max_num_edges: 6327]: num_edges_updated: 0, num_edges_inserted: 7409, num misses: 258 (of 8192), total num misses: 698[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 21, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 3304, edge_maps_buffer[0][21].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][21].offset: 624874, edge_maps_buffer[0][21].size: 1024, maxsz: 3304
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 21][max_num_edges: 3304]: num_edges_updated: 0, num_edges_inserted: 6899, num misses: 234 (of 8192), total num misses: 932[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 22, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 512, max_num_edges: 2627, edge_maps_buffer[0][22].size: 1024 ~~~~~~~~~~~~~~
^^^^^^ apply_all_updates : [save] edge_maps_buffer[0][22].offset: 628178, edge_maps_buffer[0][22].size: 1024, maxsz: 2627
[1m[37m--- apply-edge-updates: [p_v: 0, p_u: 22][max_num_edges: 2627]: num_edges_updated: 0, num_edges_inserted: 7208, num misses: 281 (of 8192), total num misses: 1213[0m
--- applying 256 vertex/edge updates in vpartition 0, upartition 23, PE 0: [PEs 0, ] [target FPGAs 0, ]
~~~~~~~~~~~~~~ chunksz: 4294967192, max_num_edges: 920, edge_maps_buffer[0][23].size: 1024 ~~~~~~~~~~~~~~
utility::checkoutofbounds: ERROR. out of bounds. message: acts_kernel::ERROR 88223::, data: 4294967192, upper_bound: 4194304, msgdata1: 666, msgdata2: 666, msgdata3: 4294967295
