verilog xil_defaultlib  \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/sim/divider.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/sim/centroid_0.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v" \
"../../../../tor_test.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
