{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1429885884614 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_5 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429885884693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429885884810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429885884810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429885885974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429885886033 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429885886401 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429885886749 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 113 " "No exact pin location assignment(s) for 43 pins of 113 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1429885887410 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "rocket_mem_ck_n\[0\] 3B 2.5 V 2.5V 1.5V " "Pin rocket_mem_ck_n\[0\] is incompatible with I/O bank 3B. It uses I/O standard 2.5 V, which has VCCIO requirement of 2.5V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 1.5V." {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_ck_n[0] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_ck_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 340 9695 10437 0 0 }  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Fitter" 0 -1 1429885887418 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429885887420 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1429885896370 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs_n\[3\] 2.5 V " "Type bi-directional pin rocket_mem_dqs_n\[3\] uses the 2.5 V I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs_n[3] } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 389 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs_n\[2\] 2.5 V " "Type bi-directional pin rocket_mem_dqs_n\[2\] uses the 2.5 V I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs_n[2] } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin rocket_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs_n[1] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dqs_n\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin rocket_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs_n[0] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dqs_n\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[11] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[11\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 361 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[10] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[10\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 360 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[9] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[9\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[8] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[8\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[7] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[6] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 356 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[5] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 355 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[4] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 354 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[3] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 353 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[2] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 352 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[1] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 351 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[0] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 350 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[0] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 313 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[1] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 314 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[2] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 315 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[3] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 316 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[4] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[4\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 317 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[5] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[5\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 318 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[6] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[6\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 319 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[7] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[7\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 399 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_hps_0:hps_0\|Instrument_Unit_hps_0_hps_io:hps_io\|Instrument_Unit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 400 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[12] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[12\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[13] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[13\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[14] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[14\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[15] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[15\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[16] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[16\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 366 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[17] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[17\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 367 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[18] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[18\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 368 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[19] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[19\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 369 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[20] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[20\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 370 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[21] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[21\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[22] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[22\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 372 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[23] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[23\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 373 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[24] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[24\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 374 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[25] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[25\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 375 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[26] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[26\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 376 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[27] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[27\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 377 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[28] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[28\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 378 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[29] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[29\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 379 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[30] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[30\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 380 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin rocket_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dq[31] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dq\[31\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 381 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin rocket_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs[0] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dqs\[0\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 382 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin rocket_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs[1] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dqs\[1\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 383 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin rocket_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs[2] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dqs\[2\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 384 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Instrument_Unit_mem_if_ddr3_emif_fpga:mem_if_ddr3_emif_fpga\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0:p0\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_memphy:umemphy\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_acv_hard_io_pads:uio_pads\|Instrument_Unit_mem_if_ddr3_emif_fpga_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional rocket_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin rocket_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { rocket_mem_dqs[3] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rocket_mem_dqs\[3\]" } } } } { "db/ip/Instrument_Unit/Instrument_Unit.v" "" { Text "/home/vigas/Apollo/Apollo_5/db/ip/Instrument_Unit/Instrument_Unit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_5/" { { 0 { 0 ""} 0 385 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1429885896565 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1429885896565 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 11802 "Can't fit design in device" 0 0 "Fitter" 0 -1 1429885896578 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429885897719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 24 11:31:37 2015 " "Processing ended: Fri Apr 24 11:31:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429885897719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429885897719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429885897719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429885897719 ""}
