{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 10:05:28 2018 " "Info: Processing started: Thu May 24 10:05:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jk_trigger_verilog -c jk_trigger_verilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jk_trigger_verilog -c jk_trigger_verilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "qn\$latch " "Warning: Node \"qn\$latch\" is a latch" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register q~reg0 q~reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"q~reg0\" and destination register \"q~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LCFF_X9_Y7_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns Mux0~0 2 COMB LCCOMB_X9_Y7_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { q~reg0 Mux0~0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns q~reg0 3 REG LCFF_X9_Y7_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~0 q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { q~reg0 Mux0~0 q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { q~reg0 {} Mux0~0 {} q~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.618 ns) 2.689 ns q~reg0 2 REG LCFF_X9_Y7_N17 2 " "Info: 2: + IC(1.214 ns) + CELL(0.618 ns) = 2.689 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 54.85 % ) " "Info: Total cell delay = 1.475 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.214 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.689 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.618 ns) 2.689 ns q~reg0 2 REG LCFF_X9_Y7_N17 2 " "Info: 2: + IC(1.214 ns) + CELL(0.618 ns) = 2.689 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 54.85 % ) " "Info: Total cell delay = 1.475 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.214 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { q~reg0 Mux0~0 q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { q~reg0 {} Mux0~0 {} q~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { q~reg0 {} } {  } {  } "" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q~reg0 k clk 3.100 ns register " "Info: tsu for register \"q~reg0\" (data pin = \"k\", clock pin = \"clk\") is 3.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.699 ns + Longest pin register " "Info: + Longest pin to register delay is 5.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns k 1 PIN PIN_J15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_J15; Fanout = 1; PIN Node = 'k'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.509 ns) + CELL(0.228 ns) 5.544 ns Mux0~0 2 COMB LCCOMB_X9_Y7_N16 1 " "Info: 2: + IC(4.509 ns) + CELL(0.228 ns) = 5.544 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.737 ns" { k Mux0~0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.699 ns q~reg0 3 REG LCFF_X9_Y7_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.699 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~0 q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.190 ns ( 20.88 % ) " "Info: Total cell delay = 1.190 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.509 ns ( 79.12 % ) " "Info: Total interconnect delay = 4.509 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { k Mux0~0 q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { k {} k~combout {} Mux0~0 {} q~reg0 {} } { 0.000ns 0.000ns 4.509ns 0.000ns } { 0.000ns 0.807ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.618 ns) 2.689 ns q~reg0 2 REG LCFF_X9_Y7_N17 2 " "Info: 2: + IC(1.214 ns) + CELL(0.618 ns) = 2.689 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 54.85 % ) " "Info: Total cell delay = 1.475 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.214 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.699 ns" { k Mux0~0 q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.699 ns" { k {} k~combout {} Mux0~0 {} q~reg0 {} } { 0.000ns 0.000ns 4.509ns 0.000ns } { 0.000ns 0.807ns 0.228ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q~reg0 6.854 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q~reg0\" is 6.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.689 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.618 ns) 2.689 ns q~reg0 2 REG LCFF_X9_Y7_N17 2 " "Info: 2: + IC(1.214 ns) + CELL(0.618 ns) = 2.689 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 54.85 % ) " "Info: Total cell delay = 1.475 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.214 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.071 ns + Longest register pin " "Info: + Longest register to pin delay is 4.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LCFF_X9_Y7_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(2.154 ns) 4.071 ns q 2 PIN PIN_T1 0 " "Info: 2: + IC(1.917 ns) + CELL(2.154 ns) = 4.071 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { q~reg0 q } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 52.91 % ) " "Info: Total cell delay = 2.154 ns ( 52.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 47.09 % ) " "Info: Total interconnect delay = 1.917 ns ( 47.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { q~reg0 q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.071 ns" { q~reg0 {} q {} } { 0.000ns 1.917ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { q~reg0 q } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.071 ns" { q~reg0 {} q {} } { 0.000ns 1.917ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "q~reg0 j clk -2.447 ns register " "Info: th for register \"q~reg0\" (data pin = \"j\", clock pin = \"clk\") is -2.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.618 ns) 2.689 ns q~reg0 2 REG LCFF_X9_Y7_N17 2 " "Info: 2: + IC(1.214 ns) + CELL(0.618 ns) = 2.689 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 54.85 % ) " "Info: Total cell delay = 1.475 ns ( 54.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 45.15 % ) " "Info: Total interconnect delay = 1.214 ns ( 45.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.285 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns j 1 PIN PIN_P7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 1; PIN Node = 'j'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.297 ns) + CELL(0.053 ns) 5.130 ns Mux0~0 2 COMB LCCOMB_X9_Y7_N16 1 " "Info: 2: + IC(4.297 ns) + CELL(0.053 ns) = 5.130 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.350 ns" { j Mux0~0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.285 ns q~reg0 3 REG LCFF_X9_Y7_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.285 ns; Loc. = LCFF_X9_Y7_N17; Fanout = 2; REG Node = 'q~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux0~0 q~reg0 } "NODE_NAME" } } { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.988 ns ( 18.69 % ) " "Info: Total cell delay = 0.988 ns ( 18.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.297 ns ( 81.31 % ) " "Info: Total interconnect delay = 4.297 ns ( 81.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { j Mux0~0 q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { j {} j~combout {} Mux0~0 {} q~reg0 {} } { 0.000ns 0.000ns 4.297ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 1.214ns } { 0.000ns 0.857ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { j Mux0~0 q~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.285 ns" { j {} j~combout {} Mux0~0 {} q~reg0 {} } { 0.000ns 0.000ns 4.297ns 0.000ns } { 0.000ns 0.780ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 10:05:28 2018 " "Info: Processing ended: Thu May 24 10:05:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
