
---

# ðŸ“˜ POSIT ( 32 , 3 ) Multiplier â€“ Physical Design AAT

*A work-in-progress*

<p align="center">
  <img src="https://img.shields.io/badge/Status-WIP-yellow" />
  <img src="https://img.shields.io/badge/HDL-Verilog-blue" />
  <img src="https://img.shields.io/github/repo-size/R0h1th-1DD4E2/PD_AAT?color=blueviolet" />
  <img src="https://img.shields.io/github/last-commit/R0h1th-1DD4E2/PD_AAT" />
</p>

---

## ðŸš€ Overview

This repository contains the early hardware bring-up of a **POSIT Multipler**

Everything here is still a **work-in-progress**, serving as both a learning project and a foundation for a complete POSIT multiply unit.

---

## ðŸ“Œ Planned Roadmap

### ðŸ”œ Next Additions

* Full POSIT normalization flow
* Encode/decode full datapath
* Integration of decoder â†’ multiplier â†’ encoder
* Yosys/OpenROAD synthesis scripts
* Better documentation + diagrams

---

## ðŸ“¢ Project Status

> This repo is **actively under development**.
> Interfaces, module behavior, and testbench structure may change frequently.

---
