Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 23 23:10:35 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5a_top_timing_summary_routed.rpt -pb lab5a_top_timing_summary_routed.pb -rpx lab5a_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5a_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    42          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: baudrate_comp/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.002        0.000                      0                  485        0.143        0.000                      0                  485        4.500        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.002        0.000                      0                  485        0.143        0.000                      0                  485        4.500        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.950ns (43.186%)  route 3.881ns (56.814%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 r  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.305    10.906    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I2_O)        0.124    11.030 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.545    11.575    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X85Y133        LUT4 (Prop_lut4_I2_O)        0.124    11.699 r  encoder_com/chars_in_buffer[1]_i_1/O
                         net (fo=1, routed)           0.471    12.170    encoder_com/chars_in_buffer[1]_i_1_n_0
    SLICE_X85Y134        FDRE                                         r  encoder_com/chars_in_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.588    15.010    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/chars_in_buffer_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X85Y134        FDRE (Setup_fdre_C_D)       -0.062    15.172    encoder_com/chars_in_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 2.826ns (44.474%)  route 3.528ns (55.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 r  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.305    10.906    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I2_O)        0.124    11.030 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.663    11.693    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X85Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/chars_in_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 2.826ns (44.474%)  route 3.528ns (55.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 r  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.305    10.906    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I2_O)        0.124    11.030 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.663    11.693    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X85Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/chars_in_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 2.826ns (44.474%)  route 3.528ns (55.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 r  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.305    10.906    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I2_O)        0.124    11.030 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.663    11.693    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X85Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/chars_in_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/chars_in_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 2.826ns (44.474%)  route 3.528ns (55.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 r  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 r  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.305    10.906    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I2_O)        0.124    11.030 r  encoder_com/chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.663    11.693    encoder_com/chars_in_buffer[4]_i_1_n_0
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X85Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/chars_in_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.826ns (44.755%)  route 3.488ns (55.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 f  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.300    10.901    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.025 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.628    11.653    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/FSM_onehot_encoder_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.826ns (44.755%)  route 3.488ns (55.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 f  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.300    10.901    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.025 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.628    11.653    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/FSM_onehot_encoder_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.826ns (44.755%)  route 3.488ns (55.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 f  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.300    10.901    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.025 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.628    11.653    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/FSM_onehot_encoder_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 2.826ns (44.755%)  route 3.488ns (55.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.736     5.339    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.793 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=19, routed)          2.062     9.855    encoder_com/D[2]
    SLICE_X82Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.979 f  encoder_com/FSM_onehot_encoder[4]_i_10/O
                         net (fo=1, routed)           0.497    10.477    encoder_com/FSM_onehot_encoder[4]_i_10_n_0
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124    10.601 f  encoder_com/FSM_onehot_encoder[4]_i_6/O
                         net (fo=2, routed)           0.300    10.901    encoder_com/FSM_onehot_encoder[4]_i_6_n_0
    SLICE_X83Y133        LUT6 (Prop_lut6_I5_O)        0.124    11.025 r  encoder_com/FSM_onehot_encoder[4]_i_1/O
                         net (fo=5, routed)           0.628    11.653    encoder_com/FSM_onehot_encoder[4]_i_1_n_0
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X83Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X83Y133        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder_com/FSM_onehot_encoder_reg[4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.653    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/encoder_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 3.141ns (50.770%)  route 3.046ns (49.230%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.747     5.350    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.804 r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.223     9.027    encoder_com/douta[5]
    SLICE_X82Y135        LUT6 (Prop_lut6_I1_O)        0.124     9.151 r  encoder_com/encoder_data[5]_i_4/O
                         net (fo=1, routed)           0.433     9.585    encoder_com/encoder_data[5]_i_4_n_0
    SLICE_X82Y135        LUT5 (Prop_lut5_I4_O)        0.124     9.709 r  encoder_com/encoder_data[5]_i_2/O
                         net (fo=2, routed)           0.413    10.121    encoder_com/encoder_data[5]_i_2_n_0
    SLICE_X83Y135        LUT2 (Prop_lut2_I1_O)        0.118    10.239 f  encoder_com/encoder_data[6]_i_3/O
                         net (fo=6, routed)           0.634    10.874    encoder_com/encoder_data[6]_i_3_n_0
    SLICE_X83Y133        LUT5 (Prop_lut5_I3_O)        0.321    11.195 r  encoder_com/encoder_data[0]_i_1/O
                         net (fo=1, routed)           0.342    11.536    encoder_com/encoder_data[0]_i_1_n_0
    SLICE_X82Y133        FDRE                                         r  encoder_com/encoder_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.587    15.009    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y133        FDRE                                         r  encoder_com/encoder_data_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X82Y133        FDRE (Setup_fdre_C_D)       -0.275    14.958    encoder_com/encoder_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  3.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.507    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.090     1.739    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X84Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X84Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.856     2.022    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.120     1.640    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 encoder_com/chars_in_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/FSM_onehot_encoder_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.595     1.514    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y133        FDRE                                         r  encoder_com/chars_in_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  encoder_com/chars_in_buffer_reg[0]/Q
                         net (fo=27, routed)          0.101     1.757    encoder_com/chars_in_buffer_reg_n_0_[0]
    SLICE_X84Y133        LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  encoder_com/FSM_onehot_encoder[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    encoder_com/FSM_onehot_encoder[1]_i_1_n_0
    SLICE_X84Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.865     2.030    encoder_com/clk_i_IBUF_BUFG
    SLICE_X84Y133        FDRE                                         r  encoder_com/FSM_onehot_encoder_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X84Y133        FDRE (Hold_fdre_C_D)         0.120     1.647    encoder_com/FSM_onehot_encoder_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 encoder_com/chars_buffer_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.600%)  route 0.116ns (38.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.593     1.512    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y131        FDRE                                         r  encoder_com/chars_buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  encoder_com/chars_buffer_reg[0][0]/Q
                         net (fo=2, routed)           0.116     1.769    encoder_com/in29[4]
    SLICE_X84Y131        LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  encoder_com/rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    encoder_com/rom_addr[4]_i_1_n_0
    SLICE_X84Y131        FDRE                                         r  encoder_com/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.863     2.028    encoder_com/clk_i_IBUF_BUFG
    SLICE_X84Y131        FDRE                                         r  encoder_com/rom_addr_reg[4]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.121     1.647    encoder_com/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.991%)  route 0.136ns (49.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.507    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X85Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.136     1.784    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X84Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.856     2.022    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X84Y126        FDRE (Hold_fdre_C_D)         0.085     1.605    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encoder_com/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.522%)  route 0.293ns (67.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.589     1.508    encoder_com/clk_i_IBUF_BUFG
    SLICE_X81Y131        FDRE                                         r  encoder_com/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y131        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  encoder_com/rom_addr_reg[9]/Q
                         net (fo=1, routed)           0.293     1.942    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y27         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.073    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.572    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.755    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 encoder_com/chars_buffer_reg[17][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/rom_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.711%)  route 0.119ns (36.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.594     1.513    encoder_com/clk_i_IBUF_BUFG
    SLICE_X84Y132        FDRE                                         r  encoder_com/chars_buffer_reg[17][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  encoder_com/chars_buffer_reg[17][7]/Q
                         net (fo=2, routed)           0.119     1.796    encoder_com/chars_buffer_reg[17][7]
    SLICE_X84Y131        LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  encoder_com/rom_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     1.841    encoder_com/rom_addr[11]_i_1_n_0
    SLICE_X84Y131        FDRE                                         r  encoder_com/rom_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.863     2.028    encoder_com/clk_i_IBUF_BUFG
    SLICE_X84Y131        FDRE                                         r  encoder_com/rom_addr_reg[11]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.120     1.646    encoder_com/rom_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fifo_write_enabler/old_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_write_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.587     1.506    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_fdre_C_Q)         0.128     1.634 r  fifo_write_enabler/old_reg[0]/Q
                         net (fo=1, routed)           0.062     1.696    fifo_write_enabler/old[0]
    SLICE_X82Y125        LUT4 (Prop_lut4_I1_O)        0.099     1.795 r  fifo_write_enabler/en_o_l_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    fifo_write_enabler/en_o_l_i_1__0_n_0
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.855     2.021    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/en_o_l_reg/C
                         clock pessimism             -0.514     1.506    
    SLICE_X82Y125        FDRE (Hold_fdre_C_D)         0.091     1.597    fifo_write_enabler/en_o_l_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.627%)  route 0.102ns (44.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.507    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDRE (Prop_fdre_C_Q)         0.128     1.635 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=6, routed)           0.102     1.738    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X82Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.856     2.022    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X82Y126        FDRE (Hold_fdre_C_D)         0.016     1.536    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.459%)  route 0.322ns (69.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.588     1.507    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y126        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.322     1.970    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2[0]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.895     2.060    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.581    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.764    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_com/fifo_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.596     1.515    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X85Y134        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.128     1.643 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=1, routed)           0.085     1.729    encoder_com/empty
    SLICE_X85Y134        LUT3 (Prop_lut3_I0_O)        0.101     1.830 r  encoder_com/fifo_en_i_1/O
                         net (fo=1, routed)           0.000     1.830    encoder_com/fifo_en
    SLICE_X85Y134        FDRE                                         r  encoder_com/fifo_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.866     2.031    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/fifo_en_reg/C
                         clock pessimism             -0.515     1.515    
    SLICE_X85Y134        FDRE (Hold_fdre_C_D)         0.107     1.622    encoder_com/fifo_en_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y50    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y50    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y27    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y27    encoder_com/rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y96    baudrate_comp/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y95    baudrate_comp/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y95    baudrate_comp/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_send/TXD_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TXD_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 4.073ns (68.536%)  route 1.870ns (31.464%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y133        FDRE                         0.000     0.000 r  rs232_send/TXD_o_reg/C
    SLICE_X88Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rs232_send/TXD_o_reg/Q
                         net (fo=1, routed)           1.870     2.388    TXD_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     5.943 r  TXD_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.943    TXD_o
    D4                                                                r  TXD_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 1.886ns (34.370%)  route 3.601ns (65.630%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.273     3.763    rs232_recv/RXD_i_IBUF
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.887 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.658     4.545    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.670     5.339    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X78Y126        LUT5 (Prop_lut5_I3_O)        0.148     5.487 r  rs232_recv/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.487    rs232_recv/FSM_sequential_state[2]_i_1_n_0
    SLICE_X78Y126        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.463ns  (logic 1.862ns (34.082%)  route 3.601ns (65.918%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.273     3.763    rs232_recv/RXD_i_IBUF
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.887 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.658     4.545    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.670     5.339    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X78Y126        LUT4 (Prop_lut4_I2_O)        0.124     5.463 r  rs232_recv/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.463    rs232_recv/FSM_sequential_state[1]_i_1_n_0
    SLICE_X78Y126        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.461ns  (logic 1.862ns (34.094%)  route 3.599ns (65.906%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.273     3.763    rs232_recv/RXD_i_IBUF
    SLICE_X79Y126        LUT6 (Prop_lut6_I1_O)        0.124     3.887 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.658     4.545    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.124     4.669 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.668     5.337    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X78Y126        LUT3 (Prop_lut3_I1_O)        0.124     5.461 r  rs232_recv/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.461    rs232_recv/FSM_sequential_state[0]_i_1_n_0
    SLICE_X78Y126        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/data_o_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 1.614ns (32.256%)  route 3.389ns (67.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.665    rs232_recv/RXD_i_IBUF
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.124     3.789 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          1.214     5.003    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  rs232_recv/data_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/data_o_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 1.614ns (32.256%)  route 3.389ns (67.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.665    rs232_recv/RXD_i_IBUF
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.124     3.789 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          1.214     5.003    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  rs232_recv/data_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/data_o_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 1.614ns (32.256%)  route 3.389ns (67.744%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.665    rs232_recv/RXD_i_IBUF
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.124     3.789 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          1.214     5.003    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  rs232_recv/data_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/bit_nr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.971ns (40.916%)  route 2.846ns (59.084%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.665    rs232_recv/RXD_i_IBUF
    SLICE_X79Y125        LUT5 (Prop_lut5_I0_O)        0.149     3.814 r  rs232_recv/bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.670     4.484    rs232_recv/bit_nr[2]_i_3_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I4_O)        0.332     4.816 r  rs232_recv/bit_nr[2]_i_1/O
                         net (fo=1, routed)           0.000     4.816    rs232_recv/bit_nr[2]_i_1_n_0
    SLICE_X78Y125        FDRE                                         r  rs232_recv/bit_nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_onehot_en_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.713ns  (logic 1.614ns (34.240%)  route 3.099ns (65.760%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.665    rs232_recv/RXD_i_IBUF
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.124     3.789 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          0.924     4.713    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X83Y125        FDRE                                         r  rs232_recv/FSM_onehot_en_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_onehot_en_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.713ns  (logic 1.614ns (34.240%)  route 3.099ns (65.760%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.175     3.665    rs232_recv/RXD_i_IBUF
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.124     3.789 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          0.924     4.713    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X83Y125        FDRE                                         r  rs232_recv/FSM_onehot_en_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_send/FSM_sequential_sender_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_send/byte_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDRE                         0.000     0.000 r  rs232_send/FSM_sequential_sender_state_reg[1]/C
    SLICE_X87Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_send/FSM_sequential_sender_state_reg[1]/Q
                         net (fo=12, routed)          0.120     0.261    rs232_send/sender_state__0[1]
    SLICE_X86Y133        LUT3 (Prop_lut3_I0_O)        0.048     0.309 r  rs232_send/byte_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    rs232_send/byte_pos[0]_i_1_n_0
    SLICE_X86Y133        FDRE                                         r  rs232_send/byte_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[1]/C
    SLICE_X86Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[1]/Q
                         net (fo=1, routed)           0.174     0.315    rs232_recv/bit_buffer_reg_n_0_[1]
    SLICE_X87Y126        FDRE                                         r  rs232_recv/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_send/FSM_onehot_slow_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[2]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_send/FSM_onehot_slow_en_reg[2]/Q
                         net (fo=4, routed)           0.099     0.227    rs232_send/slow_queue_en[1]
    SLICE_X87Y134        LUT6 (Prop_lut6_I0_O)        0.099     0.326 r  rs232_send/FSM_onehot_slow_en[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    rs232_send/FSM_onehot_slow_en[1]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.748%)  route 0.197ns (58.252%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[2]/C
    SLICE_X83Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[2]/Q
                         net (fo=1, routed)           0.197     0.338    rs232_recv/bit_buffer_reg_n_0_[2]
    SLICE_X83Y125        FDRE                                         r  rs232_recv/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[7]/C
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[7]/Q
                         net (fo=1, routed)           0.197     0.338    rs232_recv/bit_buffer_reg_n_0_[7]
    SLICE_X83Y125        FDRE                                         r  rs232_recv/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/clock_16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/clock_16_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE                         0.000     0.000 r  rs232_recv/clock_16_reg[1]/C
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/clock_16_reg[1]/Q
                         net (fo=5, routed)           0.115     0.243    rs232_recv/sel0__0[4]
    SLICE_X79Y126        LUT4 (Prop_lut4_I1_O)        0.098     0.341 r  rs232_recv/clock_16[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.341    rs232_recv/clock_16[3]_i_2__0_n_0
    SLICE_X79Y126        FDRE                                         r  rs232_recv/clock_16_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_send/FSM_onehot_slow_en_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[0]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  rs232_send/FSM_onehot_slow_en_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    rs232_send/FSM_onehot_slow_en_reg_n_0_[0]
    SLICE_X87Y134        LUT5 (Prop_lut5_I0_O)        0.042     0.350 r  rs232_send/FSM_onehot_slow_en[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    rs232_send/FSM_onehot_slow_en[2]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/clock_16_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/clock_16_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE                         0.000     0.000 r  rs232_recv/clock_16_reg[2]/C
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/clock_16_reg[2]/Q
                         net (fo=4, routed)           0.168     0.309    rs232_recv/sel0__0[5]
    SLICE_X79Y126        LUT3 (Prop_lut3_I2_O)        0.042     0.351 r  rs232_recv/clock_16[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    rs232_recv/clock_16[2]_i_1__0_n_0
    SLICE_X79Y126        FDRE                                         r  rs232_recv/clock_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_send/FSM_onehot_slow_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[0]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_send/FSM_onehot_slow_en_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    rs232_send/FSM_onehot_slow_en_reg_n_0_[0]
    SLICE_X87Y134        LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  rs232_send/FSM_onehot_slow_en[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rs232_send/FSM_onehot_slow_en[0]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_nr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/bit_nr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        FDRE                         0.000     0.000 r  rs232_recv/bit_nr_reg[1]/C
    SLICE_X79Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_nr_reg[1]/Q
                         net (fo=10, routed)          0.168     0.309    rs232_recv/sel0__0[1]
    SLICE_X79Y125        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  rs232_recv/bit_nr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    rs232_recv/bit_nr[1]_i_1_n_0
    SLICE_X79Y125        FDRE                                         r  rs232_recv/bit_nr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 3.976ns (47.715%)  route 4.357ns (52.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.697     5.299    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X82Y127        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.456     5.755 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           4.357    10.112    ld0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.633 r  ld0_OBUF_inst/O
                         net (fo=0)                   0.000    13.633    ld0
    H17                                                               r  ld0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.641ns  (logic 0.704ns (26.659%)  route 1.937ns (73.341%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.707     5.309    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y134        FDRE                                         r  encoder_com/encoder_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  encoder_com/encoder_data_reg[4]/Q
                         net (fo=1, routed)           0.856     6.622    encoder_com/encoder_data[4]
    SLICE_X82Y134        LUT5 (Prop_lut5_I4_O)        0.124     6.746 r  encoder_com/TXD_o_i_3/O
                         net (fo=1, routed)           1.080     7.826    rs232_send/TXD_o_reg_0
    SLICE_X88Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.950 r  rs232_send/TXD_o_i_2/O
                         net (fo=1, routed)           0.000     7.950    rs232_send/TXD_o_i_2_n_0
    SLICE_X88Y133        FDRE                                         r  rs232_send/TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.578ns  (logic 0.608ns (38.539%)  route 0.970ns (61.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.707     5.309    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.970     6.735    rs232_send/encoder_empty
    SLICE_X87Y134        LUT5 (Prop_lut5_I1_O)        0.152     6.887 r  rs232_send/FSM_onehot_slow_en[2]_i_1/O
                         net (fo=1, routed)           0.000     6.887    rs232_send/FSM_onehot_slow_en[2]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.552ns  (logic 0.580ns (37.381%)  route 0.972ns (62.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.707     5.309    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.972     6.737    rs232_send/encoder_empty
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.124     6.861 r  rs232_send/FSM_onehot_slow_en[1]_i_1/O
                         net (fo=1, routed)           0.000     6.861    rs232_send/FSM_onehot_slow_en[1]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.550ns  (logic 0.580ns (37.429%)  route 0.970ns (62.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.707     5.309    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.970     6.735    rs232_send/encoder_empty
    SLICE_X87Y134        LUT4 (Prop_lut4_I0_O)        0.124     6.859 r  rs232_send/FSM_onehot_slow_en[0]_i_1/O
                         net (fo=1, routed)           0.000     6.859    rs232_send/FSM_onehot_slow_en[0]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_sequential_sender_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.237ns  (logic 0.580ns (46.874%)  route 0.657ns (53.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.707     5.309    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.456     5.765 f  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.657     6.423    rs232_send/encoder_empty
    SLICE_X86Y133        LUT5 (Prop_lut5_I3_O)        0.124     6.547 r  rs232_send/FSM_sequential_sender_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.547    rs232_send/FSM_sequential_sender_state[0]_i_1_n_0
    SLICE_X86Y133        FDRE                                         r  rs232_send/FSM_sequential_sender_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_sequential_sender_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.887%)  route 0.228ns (55.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.596     1.515    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 f  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.228     1.885    rs232_send/encoder_empty
    SLICE_X86Y133        LUT5 (Prop_lut5_I3_O)        0.045     1.930 r  rs232_send/FSM_sequential_sender_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    rs232_send/FSM_sequential_sender_state[0]_i_1_n_0
    SLICE_X86Y133        FDRE                                         r  rs232_send/FSM_sequential_sender_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.186ns (34.598%)  route 0.352ns (65.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.596     1.515    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.352     2.008    rs232_send/encoder_empty
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.045     2.053 r  rs232_send/FSM_onehot_slow_en[1]_i_1/O
                         net (fo=1, routed)           0.000     2.053    rs232_send/FSM_onehot_slow_en[1]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.185ns (34.412%)  route 0.353ns (65.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.596     1.515    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.353     2.009    rs232_send/encoder_empty
    SLICE_X87Y134        LUT5 (Prop_lut5_I1_O)        0.044     2.053 r  rs232_send/FSM_onehot_slow_en[2]_i_1/O
                         net (fo=1, routed)           0.000     2.053    rs232_send/FSM_onehot_slow_en[2]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/FSM_onehot_slow_en_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.534%)  route 0.353ns (65.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.596     1.515    encoder_com/clk_i_IBUF_BUFG
    SLICE_X85Y134        FDRE                                         r  encoder_com/encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  encoder_com/encoder_empty_reg/Q
                         net (fo=4, routed)           0.353     2.009    rs232_send/encoder_empty
    SLICE_X87Y134        LUT4 (Prop_lut4_I0_O)        0.045     2.054 r  rs232_send/FSM_onehot_slow_en[0]_i_1/O
                         net (fo=1, routed)           0.000     2.054    rs232_send/FSM_onehot_slow_en[0]_i_1_n_0
    SLICE_X87Y134        FDRE                                         r  rs232_send/FSM_onehot_slow_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_com/encoder_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs232_send/TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.271ns (43.638%)  route 0.350ns (56.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.595     1.514    encoder_com/clk_i_IBUF_BUFG
    SLICE_X82Y133        FDRE                                         r  encoder_com/encoder_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        FDRE (Prop_fdre_C_Q)         0.128     1.642 r  encoder_com/encoder_data_reg[1]/Q
                         net (fo=1, routed)           0.103     1.745    encoder_com/encoder_data[1]
    SLICE_X82Y133        LUT6 (Prop_lut6_I3_O)        0.098     1.843 r  encoder_com/TXD_o_i_4/O
                         net (fo=1, routed)           0.247     2.090    rs232_send/TXD_o_reg_1
    SLICE_X88Y133        LUT5 (Prop_lut5_I3_O)        0.045     2.135 r  rs232_send/TXD_o_i_2/O
                         net (fo=1, routed)           0.000     2.135    rs232_send/TXD_o_i_2_n_0
    SLICE_X88Y133        FDRE                                         r  rs232_send/TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.362ns (43.841%)  route 1.745ns (56.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.590     1.509    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X82Y127        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.745     3.396    ld0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.617 r  ld0_OBUF_inst/O
                         net (fo=0)                   0.000     4.617    ld0
    H17                                                               r  ld0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 0.718ns (44.984%)  route 0.878ns (55.016%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[2]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/FSM_onehot_en_reg[2]/Q
                         net (fo=4, routed)           0.878     1.297    fifo_write_enabler/Q[1]
    SLICE_X82Y125        LUT4 (Prop_lut4_I2_O)        0.299     1.596 r  fifo_write_enabler/en_o_l_i_1__0/O
                         net (fo=1, routed)           0.000     1.596    fifo_write_enabler/en_o_l_i_1__0_n_0
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     4.999    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.570ns  (logic 0.718ns (45.744%)  route 0.852ns (54.256%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[2]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_send/FSM_onehot_slow_en_reg[2]/Q
                         net (fo=4, routed)           0.852     1.271    encoder_read_enabler/slow_queue_en[1]
    SLICE_X85Y134        LUT4 (Prop_lut4_I2_O)        0.299     1.570 r  encoder_read_enabler/en_o_l_i_1/O
                         net (fo=1, routed)           0.000     1.570    encoder_read_enabler/en_o_l_i_1_n_0
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.588     5.010    encoder_read_enabler/CLK
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.203ns  (logic 0.419ns (34.832%)  route 0.784ns (65.168%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[2]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/FSM_onehot_en_reg[2]/Q
                         net (fo=4, routed)           0.784     1.203    fifo_write_enabler/Q[1]
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     4.999    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[1]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.456ns (39.353%)  route 0.703ns (60.647%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[0]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[0]/Q
                         net (fo=1, routed)           0.703     1.159    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.849%)  route 0.688ns (60.151%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[3]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[3]/Q
                         net (fo=1, routed)           0.688     1.144    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.154%)  route 0.626ns (57.846%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[2]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[2]/Q
                         net (fo=1, routed)           0.626     1.082    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.931%)  route 0.559ns (55.069%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[4]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[4]/Q
                         net (fo=1, routed)           0.559     1.015    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.008ns  (logic 0.456ns (45.217%)  route 0.552ns (54.783%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[1]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[1]/Q
                         net (fo=1, routed)           0.552     1.008    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.669%)  route 0.587ns (58.331%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[5]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/data_o_reg[5]/Q
                         net (fo=1, routed)           0.587     1.006    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.614     5.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.993ns  (logic 0.456ns (45.911%)  route 0.537ns (54.089%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[1]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/FSM_onehot_en_reg[1]/Q
                         net (fo=2, routed)           0.537     0.993    fifo_write_enabler/Q[0]
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.577     4.999    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[1]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/FSM_onehot_en_reg[1]/Q
                         net (fo=2, routed)           0.109     0.250    fifo_write_enabler/Q[0]
    SLICE_X82Y125        LUT4 (Prop_lut4_I3_O)        0.045     0.295 r  fifo_write_enabler/en_o_l_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    fifo_write_enabler/en_o_l_i_1__0_n_0
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.855     2.021    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_o_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.151%)  route 0.134ns (41.849%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[1]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_send/FSM_onehot_slow_en_reg[1]/Q
                         net (fo=3, routed)           0.134     0.275    encoder_read_enabler/slow_queue_en[0]
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.045     0.320 r  encoder_read_enabler/en_o_l_i_1/O
                         net (fo=1, routed)           0.000     0.320    encoder_read_enabler/en_o_l_i_1_n_0
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/en_o_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.866     2.031    encoder_read_enabler/CLK
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/en_o_l_reg/C

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.193%)  route 0.185ns (56.807%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[1]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_send/FSM_onehot_slow_en_reg[1]/Q
                         net (fo=3, routed)           0.185     0.326    encoder_read_enabler/slow_queue_en[0]
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.866     2.031    encoder_read_enabler/CLK
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/old_reg[0]/C

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[1]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/FSM_onehot_en_reg[1]/Q
                         net (fo=2, routed)           0.187     0.328    fifo_write_enabler/Q[0]
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.855     2.021    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[0]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.960%)  route 0.209ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[6]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/data_o_reg[6]/Q
                         net (fo=1, routed)           0.209     0.337    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.895     2.060    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.960%)  route 0.209ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[7]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/data_o_reg[7]/Q
                         net (fo=1, routed)           0.209     0.337    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.895     2.060    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_send/FSM_onehot_slow_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.640%)  route 0.212ns (62.360%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y134        FDRE                         0.000     0.000 r  rs232_send/FSM_onehot_slow_en_reg[2]/C
    SLICE_X87Y134        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_send/FSM_onehot_slow_en_reg[2]/Q
                         net (fo=4, routed)           0.212     0.340    encoder_read_enabler/slow_queue_en[1]
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.866     2.031    encoder_read_enabler/CLK
    SLICE_X85Y134        FDRE                                         r  encoder_read_enabler/old_reg[1]/C

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.744%)  route 0.263ns (67.256%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[2]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/FSM_onehot_en_reg[2]/Q
                         net (fo=4, routed)           0.263     0.391    fifo_write_enabler/Q[1]
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.855     2.021    fifo_write_enabler/CLK
    SLICE_X82Y125        FDRE                                         r  fifo_write_enabler/old_reg[1]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.361%)  route 0.268ns (67.639%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[5]/C
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/data_o_reg[5]/Q
                         net (fo=1, routed)           0.268     0.396    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.895     2.060    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.948%)  route 0.262ns (65.052%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[1]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/data_o_reg[1]/Q
                         net (fo=1, routed)           0.262     0.403    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.895     2.060    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y50         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK





