// Seed: 1545152583
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    output tri1 id_12,
    input wor id_13,
    output supply1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input supply1 id_19,
    input tri id_20,
    output supply1 id_21,
    input wor id_22,
    output tri id_23,
    output uwire id_24
    , id_40,
    input tri0 id_25,
    input wand id_26,
    input tri0 id_27,
    input wand id_28,
    output wire id_29,
    input wor id_30,
    input tri0 id_31,
    input supply1 id_32,
    output tri1 id_33,
    output uwire id_34,
    input tri id_35,
    input tri0 id_36,
    output tri id_37
    , id_41,
    input wire id_38
);
  wire id_42;
  module_0(
      id_40, id_40, id_42, id_41
  );
endmodule
