strict digraph "" {
	node [label="\N"];
	"566:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f702a73bd10>",
		clk_sens=True,
		fillcolor=gold,
		label="566:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'ebi_rxd_d2', 'ebi_K_d2']"];
	"567:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a73be90>",
		fillcolor=springgreen,
		label="567:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"566:AL" -> "567:IF"	 [cond="[]",
		lineno=None];
	"574:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a73bf10>",
		fillcolor=turquoise,
		label="574:BL
CE_match <= ebi_K_d2 & (ebi_rxd_d2 == 8'hf7);
SPD_match <= ebi_K_d2 & (ebi_rxd_d2 == 8'hfb);
EPD_match <= ebi_K_d2 & (ebi_\
rxd_d2 == 8'hfd);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a73bf50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f702a652210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652450>]",
		style=filled,
		typ=Block];
	"567:IF" -> "574:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=567];
	"568:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a6526d0>",
		fillcolor=turquoise,
		label="568:BL
CE_match <= 0;
SPD_match <= 0;
EPD_match <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652710>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f702a652850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652990>]",
		style=filled,
		typ=Block];
	"567:IF" -> "568:BL"	 [cond="['reset']",
		label=reset,
		lineno=567];
	"Leaf_566:AL"	 [def_var="['SPD_match', 'EPD_match', 'CE_match']",
		label="Leaf_566:AL"];
	"574:BL" -> "Leaf_566:AL"	 [cond="[]",
		lineno=None];
	"568:BL" -> "Leaf_566:AL"	 [cond="[]",
		lineno=None];
}
