{
  "design": {
    "design_info": {
      "boundary_crc": "0x57CC6DD49F8C21AD",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "clk_wiz": "",
      "fifo_generator_0": "",
      "axi_vdma_0": "",
      "rst_clk_wiz_100M": "",
      "axi_vip_0": "",
      "axi_vip_1": "",
      "stream2vga_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "hsync_0": {
        "direction": "O"
      },
      "pix_g_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "pix_b_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "pix_r_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vsync_0": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_2",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "parameters": {
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "FIFO_Implementation_rach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wach": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "FIFO_Implementation_wrch": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "INTERFACE_TYPE": {
            "value": "AXI_STREAM"
          },
          "TDATA_NUM_BYTES": {
            "value": "2"
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "design_1_axi_vdma_0_0",
        "parameters": {
          "c_m_axi_mm2s_data_width": {
            "value": "32"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "32"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "16"
          },
          "c_mm2s_max_burst_length": {
            "value": "16"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_0_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        }
      },
      "axi_vip_1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_1_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        }
      },
      "stream2vga_0": {
        "vlnv": "xilinx.com:user:stream2vga:1.0",
        "xci_name": "design_1_stream2vga_0_0"
      }
    },
    "interface_nets": {
      "fifo_generator_0_M_AXIS": {
        "interface_ports": [
          "fifo_generator_0/M_AXIS",
          "stream2vga_0/S00_SLV"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "fifo_generator_0/S_AXIS"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_vip_0/S_AXI",
          "axi_vdma_0/M_AXI_MM2S"
        ]
      },
      "axi_vip_1_M_AXI": {
        "interface_ports": [
          "axi_vip_1/M_AXI",
          "axi_vdma_0/S_AXI_LITE"
        ]
      }
    },
    "nets": {
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/resetn",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "stream2vga_0_hsync": {
        "ports": [
          "stream2vga_0/hsync",
          "hsync_0"
        ]
      },
      "stream2vga_0_pix_g": {
        "ports": [
          "stream2vga_0/pix_g",
          "pix_g_0"
        ]
      },
      "stream2vga_0_pix_b": {
        "ports": [
          "stream2vga_0/pix_b",
          "pix_b_0"
        ]
      },
      "stream2vga_0_pix_r": {
        "ports": [
          "stream2vga_0/pix_r",
          "pix_r_0"
        ]
      },
      "stream2vga_0_vsync": {
        "ports": [
          "stream2vga_0/vsync",
          "vsync_0"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "fifo_generator_0/s_aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "axi_vdma_0/m_axi_s2mm_aclk",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "axi_vdma_0/s_axi_lite_aclk",
          "axi_vip_1/aclk",
          "axi_vip_0/aclk",
          "axi_vdma_0/s_axis_s2mm_aclk",
          "stream2vga_0/clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "fifo_generator_0/s_aresetn",
          "axi_vdma_0/axi_resetn",
          "axi_vip_1/aresetn",
          "axi_vip_0/aresetn",
          "stream2vga_0/resetn"
        ]
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_vip_0_Reg": {
                "address_block": "/axi_vip_0/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32"
          }
        }
      },
      "/axi_vip_1": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}