#ifndef __MSMHWIOBASE_H__
#define __MSMHWIOBASE_H__
/*
===========================================================================
*/
/**
  @file msmhwiobase.h
  @brief Auto-generated HWIO base include file.
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.xf/2.1/QcomPkg/SDM670Pkg/Include/msmhwiobase.h#1 $
  $DateTime: 2017/09/18 09:26:13 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV0
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV0_BASE                                    0x00000000
#define AOP_SS_MSG_RAM_DRV0_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV0_BASE_PHYS                               0x00000000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV1
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV1_BASE                                    0x00010000
#define AOP_SS_MSG_RAM_DRV1_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV1_BASE_PHYS                               0x00010000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV2
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV2_BASE                                    0x00020000
#define AOP_SS_MSG_RAM_DRV2_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV2_BASE_PHYS                               0x00020000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV3
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV3_BASE                                    0x00030000
#define AOP_SS_MSG_RAM_DRV3_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV3_BASE_PHYS                               0x00030000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV4
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV4_BASE                                    0x00040000
#define AOP_SS_MSG_RAM_DRV4_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV4_BASE_PHYS                               0x00040000

/*----------------------------------------------------------------------------
 * BASE: SSC_MPU_CFG_SSC_MPU_WRAPPER
 *--------------------------------------------------------------------------*/

#define SSC_MPU_CFG_SSC_MPU_WRAPPER_BASE                            0x0004a000
#define SSC_MPU_CFG_SSC_MPU_WRAPPER_BASE_SIZE                       0x00001500
#define SSC_MPU_CFG_SSC_MPU_WRAPPER_BASE_PHYS                       0x0004a000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV5
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV5_BASE                                    0x00050000
#define AOP_SS_MSG_RAM_DRV5_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV5_BASE_PHYS                               0x00050000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV6
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV6_BASE                                    0x00060000
#define AOP_SS_MSG_RAM_DRV6_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV6_BASE_PHYS                               0x00060000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV7
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV7_BASE                                    0x00070000
#define AOP_SS_MSG_RAM_DRV7_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV7_BASE_PHYS                               0x00070000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV8
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV8_BASE                                    0x00080000
#define AOP_SS_MSG_RAM_DRV8_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV8_BASE_PHYS                               0x00080000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV9
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV9_BASE                                    0x00090000
#define AOP_SS_MSG_RAM_DRV9_BASE_SIZE                               0x100000000
#define AOP_SS_MSG_RAM_DRV9_BASE_PHYS                               0x00090000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV10
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV10_BASE                                   0x000a0000
#define AOP_SS_MSG_RAM_DRV10_BASE_SIZE                              0x100000000
#define AOP_SS_MSG_RAM_DRV10_BASE_PHYS                              0x000a0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV11
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV11_BASE                                   0x000b0000
#define AOP_SS_MSG_RAM_DRV11_BASE_SIZE                              0x100000000
#define AOP_SS_MSG_RAM_DRV11_BASE_PHYS                              0x000b0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV12
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV12_BASE                                   0x000c0000
#define AOP_SS_MSG_RAM_DRV12_BASE_SIZE                              0x100000000
#define AOP_SS_MSG_RAM_DRV12_BASE_PHYS                              0x000c0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV13
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV13_BASE                                   0x000d0000
#define AOP_SS_MSG_RAM_DRV13_BASE_SIZE                              0x100000000
#define AOP_SS_MSG_RAM_DRV13_BASE_PHYS                              0x000d0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV14
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV14_BASE                                   0x000e0000
#define AOP_SS_MSG_RAM_DRV14_BASE_SIZE                              0x100000000
#define AOP_SS_MSG_RAM_DRV14_BASE_PHYS                              0x000e0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_DRV15
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_DRV15_BASE                                   0x000f0000
#define AOP_SS_MSG_RAM_DRV15_BASE_SIZE                              0x100000000
#define AOP_SS_MSG_RAM_DRV15_BASE_PHYS                              0x000f0000

/*----------------------------------------------------------------------------
 * BASE: CLK_CTL
 *--------------------------------------------------------------------------*/

#define CLK_CTL_BASE                                                0x00100000
#define CLK_CTL_BASE_SIZE                                           0x00200000
#define CLK_CTL_BASE_PHYS                                           0x00100000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_START_ADDRESS_BASE                                 0x00300000
#define BOOT_ROM_START_ADDRESS_BASE_SIZE                            0x100000000
#define BOOT_ROM_START_ADDRESS_BASE_PHYS                            0x00300000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_BASE                                               0x00300000
#define BOOT_ROM_BASE_SIZE                                          0x00100000
#define BOOT_ROM_BASE_PHYS                                          0x00300000

/*----------------------------------------------------------------------------
 * BASE: RAMBLUR_PIMEM
 *--------------------------------------------------------------------------*/

#define RAMBLUR_PIMEM_BASE                                          0x00610000
#define RAMBLUR_PIMEM_BASE_SIZE                                     0x00008000
#define RAMBLUR_PIMEM_BASE_PHYS                                     0x00610000

/*----------------------------------------------------------------------------
 * BASE: OCIMEM_WRAPPER_CSR
 *--------------------------------------------------------------------------*/

#define OCIMEM_WRAPPER_CSR_BASE                                     0x00618000
#define OCIMEM_WRAPPER_CSR_BASE_SIZE                                0x00006000
#define OCIMEM_WRAPPER_CSR_BASE_PHYS                                0x00618000

#define OCIMEM_MPU_REG_BASE_PHYS                                    (OCIMEM_WRAPPER_CSR_BASE_PHYS + 0x00004000)
#define OCIMEM_MPU_REG_BASE_OFFS                                    0x00004000
#define OCIMEM_MPU_REG_BASE_SIZE                                    0x00001400

/*----------------------------------------------------------------------------
 * BASE: SPDM_WRAPPER_TOP
 *--------------------------------------------------------------------------*/

#define SPDM_WRAPPER_TOP_BASE                                       0x00620000
#define SPDM_WRAPPER_TOP_BASE_SIZE                                  0x00008000
#define SPDM_WRAPPER_TOP_BASE_PHYS                                  0x00620000

/*----------------------------------------------------------------------------
 * BASE: CX_CPR3
 *--------------------------------------------------------------------------*/

#define CX_CPR3_BASE                                                0x00628000
#define CX_CPR3_BASE_SIZE                                           0x00004000
#define CX_CPR3_BASE_PHYS                                           0x00628000

/*----------------------------------------------------------------------------
 * BASE: MX_CPR3
 *--------------------------------------------------------------------------*/

#define MX_CPR3_BASE                                                0x0062c000
#define MX_CPR3_BASE_SIZE                                           0x00004000
#define MX_CPR3_BASE_PHYS                                           0x0062c000

/*----------------------------------------------------------------------------
 * BASE: SECURITY_CONTROL
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_BASE                                       0x00780000
#define SECURITY_CONTROL_BASE_SIZE                                  0x00010000
#define SECURITY_CONTROL_BASE_PHYS                                  0x00780000

/*----------------------------------------------------------------------------
 * BASE: PRNG_CFG_PRNG_TOP
 *--------------------------------------------------------------------------*/

#define PRNG_CFG_PRNG_TOP_BASE                                      0x00790000
#define PRNG_CFG_PRNG_TOP_BASE_SIZE                                 0x00010000
#define PRNG_CFG_PRNG_TOP_BASE_PHYS                                 0x00790000

/*----------------------------------------------------------------------------
 * BASE: GLM_WRAPPER
 *--------------------------------------------------------------------------*/

#define GLM_WRAPPER_BASE                                            0x007a0000
#define GLM_WRAPPER_BASE_SIZE                                       0x00002000
#define GLM_WRAPPER_BASE_PHYS                                       0x007a0000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC1_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC1_SDCC5_TOP_BASE                               0x007c0000
#define PERIPH_SS_SDC1_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC1_SDCC5_TOP_BASE_PHYS                          0x007c0000

/*----------------------------------------------------------------------------
 * BASE: QUPV3_0_QUPV3_ID_1
 *--------------------------------------------------------------------------*/

#define QUPV3_0_QUPV3_ID_1_BASE                                     0x00800000
#define QUPV3_0_QUPV3_ID_1_BASE_SIZE                                0x00100000
#define QUPV3_0_QUPV3_ID_1_BASE_PHYS                                0x00800000

/*----------------------------------------------------------------------------
 * BASE: QUPV3_1_QUPV3_ID_1
 *--------------------------------------------------------------------------*/

#define QUPV3_1_QUPV3_ID_1_BASE                                     0x00a00000
#define QUPV3_1_QUPV3_ID_1_BASE_SIZE                                0x00100000
#define QUPV3_1_QUPV3_ID_1_BASE_PHYS                                0x00a00000

/*----------------------------------------------------------------------------
 * BASE: AHB2PHY_SOUTH
 *--------------------------------------------------------------------------*/

#define AHB2PHY_SOUTH_BASE                                          0x00ff0000
#define AHB2PHY_SOUTH_BASE_SIZE                                     0x00004000
#define AHB2PHY_SOUTH_BASE_PHYS                                     0x00ff0000

/*----------------------------------------------------------------------------
 * BASE: TITAN_THROTTLE_THROTTLE_WRAPPER_3
 *--------------------------------------------------------------------------*/

#define TITAN_THROTTLE_THROTTLE_WRAPPER_3_BASE                      0x01000000
#define TITAN_THROTTLE_THROTTLE_WRAPPER_3_BASE_SIZE                 0x00001000
#define TITAN_THROTTLE_THROTTLE_WRAPPER_3_BASE_PHYS                 0x01000000

/*----------------------------------------------------------------------------
 * BASE: MDSS_THROTTLE_THROTTLE_WRAPPER_3
 *--------------------------------------------------------------------------*/

#define MDSS_THROTTLE_THROTTLE_WRAPPER_3_BASE                       0x01001000
#define MDSS_THROTTLE_THROTTLE_WRAPPER_3_BASE_SIZE                  0x00001000
#define MDSS_THROTTLE_THROTTLE_WRAPPER_3_BASE_PHYS                  0x01001000

/*----------------------------------------------------------------------------
 * BASE: VIDEO_THROTTLE_THROTTLE_BWMON_WRAPPER_2_VENUS
 *--------------------------------------------------------------------------*/

#define VIDEO_THROTTLE_THROTTLE_BWMON_WRAPPER_2_VENUS_BASE          0x01002000
#define VIDEO_THROTTLE_THROTTLE_BWMON_WRAPPER_2_VENUS_BASE_SIZE     0x00001000
#define VIDEO_THROTTLE_THROTTLE_BWMON_WRAPPER_2_VENUS_BASE_PHYS     0x01002000

/*----------------------------------------------------------------------------
 * BASE: DCC_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define DCC_RAM_START_ADDRESS_BASE                                  0x010a0000
#define DCC_RAM_START_ADDRESS_BASE_SIZE                             0x100000000
#define DCC_RAM_START_ADDRESS_BASE_PHYS                             0x010a0000

/*----------------------------------------------------------------------------
 * BASE: QC_DCC_CSAFB9399A
 *--------------------------------------------------------------------------*/

#define QC_DCC_CSAFB9399A_BASE                                      0x010a0000
#define QC_DCC_CSAFB9399A_BASE_SIZE                                 0x00010000
#define QC_DCC_CSAFB9399A_BASE_PHYS                                 0x010a0000

/*----------------------------------------------------------------------------
 * BASE: QM
 *--------------------------------------------------------------------------*/

#define QM_BASE                                                     0x010b8000
#define QM_BASE_SIZE                                                0x00004000
#define QM_BASE_PHYS                                                0x010b8000

/*----------------------------------------------------------------------------
 * BASE: QM_MPU_CFG_QM_MPU_WRAPPER
 *--------------------------------------------------------------------------*/

#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE                              0x010bc000
#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE_SIZE                         0x00001200
#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE_PHYS                         0x010bc000

/*----------------------------------------------------------------------------
 * BASE: DDR_SS
 *--------------------------------------------------------------------------*/

#define DDR_SS_BASE                                                 0x01100000
#define DDR_SS_BASE_SIZE                                            0x00400000
#define DDR_SS_BASE_PHYS                                            0x01100000

/*----------------------------------------------------------------------------
 * BASE: CONFIG_NOC_WRAPPER
 *--------------------------------------------------------------------------*/

#define CONFIG_NOC_WRAPPER_BASE                                     0x01500000
#define CONFIG_NOC_WRAPPER_BASE_SIZE                                0x00028000
#define CONFIG_NOC_WRAPPER_BASE_PHYS                                0x01500000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_NOC
 *--------------------------------------------------------------------------*/

#define SYSTEM_NOC_BASE                                             0x01620000
#define SYSTEM_NOC_BASE_SIZE                                        0x00016080
#define SYSTEM_NOC_BASE_PHYS                                        0x01620000

/*----------------------------------------------------------------------------
 * BASE: AGGRE_NOC_AGGRE_NOC
 *--------------------------------------------------------------------------*/

#define AGGRE_NOC_AGGRE_NOC_BASE                                    0x016e0000
#define AGGRE_NOC_AGGRE_NOC_BASE_SIZE                               0x00040000
#define AGGRE_NOC_AGGRE_NOC_BASE_PHYS                               0x016e0000

/*----------------------------------------------------------------------------
 * BASE: MMSS_NOC
 *--------------------------------------------------------------------------*/

#define MMSS_NOC_BASE                                               0x01740000
#define MMSS_NOC_BASE_SIZE                                          0x0001c100
#define MMSS_NOC_BASE_PHYS                                          0x01740000

/*----------------------------------------------------------------------------
 * BASE: UFS_MEM_UFS_1LANE_REGS
 *--------------------------------------------------------------------------*/

#define UFS_MEM_UFS_1LANE_REGS_BASE                                 0x01d80000
#define UFS_MEM_UFS_1LANE_REGS_BASE_SIZE                            0x00020000
#define UFS_MEM_UFS_1LANE_REGS_BASE_PHYS                            0x01d80000

/*----------------------------------------------------------------------------
 * BASE: CRYPTO0_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_TOP_BASE                                     0x01dc0000
#define CRYPTO0_CRYPTO_TOP_BASE_SIZE                                0x00040000
#define CRYPTO0_CRYPTO_TOP_BASE_PHYS                                0x01dc0000

/*----------------------------------------------------------------------------
 * BASE: IPA_0_IPA_WRAPPER
 *--------------------------------------------------------------------------*/

#define IPA_0_IPA_WRAPPER_BASE                                      0x01e00000
#define IPA_0_IPA_WRAPPER_BASE_SIZE                                 0x00100000
#define IPA_0_IPA_WRAPPER_BASE_PHYS                                 0x01e00000

/*----------------------------------------------------------------------------
 * BASE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define CORE_TOP_CSR_BASE                                           0x01f00000
#define CORE_TOP_CSR_BASE_SIZE                                      0x00100000
#define CORE_TOP_CSR_BASE_PHYS                                      0x01f00000

/*----------------------------------------------------------------------------
 * BASE: TLMM
 *--------------------------------------------------------------------------*/

#define TLMM_BASE                                                   0x03400000
#define TLMM_BASE_SIZE                                              0x00c00000
#define TLMM_BASE_PHYS                                              0x03400000

/*----------------------------------------------------------------------------
 * BASE: MODEM_TOP
 *--------------------------------------------------------------------------*/

#define MODEM_TOP_BASE                                              0x04000000
#define MODEM_TOP_BASE_SIZE                                         0x01000000
#define MODEM_TOP_BASE_PHYS                                         0x04000000

/*----------------------------------------------------------------------------
 * BASE: MSS_QDSP6_TCM
 *--------------------------------------------------------------------------*/

#define MSS_QDSP6_TCM_BASE                                          0x04400000
#define MSS_QDSP6_TCM_BASE_SIZE                                     0x100000000
#define MSS_QDSP6_TCM_BASE_PHYS                                     0x04400000

/*----------------------------------------------------------------------------
 * BASE: GFX
 *--------------------------------------------------------------------------*/

#define GFX_BASE                                                    0x05000000
#define GFX_BASE_SIZE                                               0x000a5001
#define GFX_BASE_PHYS                                               0x05000000

/*----------------------------------------------------------------------------
 * BASE: GDPM_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define GDPM_RAM_START_ADDRESS_BASE                                 0x0506c000
#define GDPM_RAM_START_ADDRESS_BASE_SIZE                            0x100000000
#define GDPM_RAM_START_ADDRESS_BASE_PHYS                            0x0506c000

/*----------------------------------------------------------------------------
 * BASE: GPUCX_ITCM
 *--------------------------------------------------------------------------*/

#define GPUCX_ITCM_BASE                                             0x0506d000
#define GPUCX_ITCM_BASE_SIZE                                        0x100000000
#define GPUCX_ITCM_BASE_PHYS                                        0x0506d000

/*----------------------------------------------------------------------------
 * BASE: GPUCX_DTCM
 *--------------------------------------------------------------------------*/

#define GPUCX_DTCM_BASE                                             0x05071000
#define GPUCX_DTCM_BASE_SIZE                                        0x100000000
#define GPUCX_DTCM_BASE_PHYS                                        0x05071000

/*----------------------------------------------------------------------------
 * BASE: QDSS_SOC_DBG
 *--------------------------------------------------------------------------*/

#define QDSS_SOC_DBG_BASE                                           0x06000000
#define QDSS_SOC_DBG_BASE_SIZE                                      0x02000000
#define QDSS_SOC_DBG_BASE_PHYS                                      0x06000000

/*----------------------------------------------------------------------------
 * BASE: TURING
 *--------------------------------------------------------------------------*/

#define TURING_BASE                                                 0x08000000
#define TURING_BASE_SIZE                                            0x00800000
#define TURING_BASE_PHYS                                            0x08000000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC2_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC2_SDCC5_TOP_BASE                               0x08800000
#define PERIPH_SS_SDC2_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC2_SDCC5_TOP_BASE_PHYS                          0x08800000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC4_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC4_SDCC5_TOP_BASE                               0x08840000
#define PERIPH_SS_SDC4_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC4_SDCC5_TOP_BASE_PHYS                          0x08840000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER_BASE                      0x08880000
#define PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER_BASE_SIZE                 0x00040000
#define PERIPH_SS_TSIF_TSIF_12SEG_WRAPPER_BASE_PHYS                 0x08880000

/*----------------------------------------------------------------------------
 * BASE: VSENSE_CONTROLLER
 *--------------------------------------------------------------------------*/

#define VSENSE_CONTROLLER_BASE                                      0x088c8000
#define VSENSE_CONTROLLER_BASE_SIZE                                 0x00001000
#define VSENSE_CONTROLLER_BASE_PHYS                                 0x088c8000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_PDM_PERPH_WEB
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_PDM_PERPH_WEB_BASE                                0x088d0000
#define PERIPH_SS_PDM_PERPH_WEB_BASE_SIZE                           0x00004000
#define PERIPH_SS_PDM_PERPH_WEB_BASE_PHYS                           0x088d0000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_AHB2PHY_NORTH
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_AHB2PHY_NORTH_BASE                                0x088e0000
#define PERIPH_SS_AHB2PHY_NORTH_BASE_SIZE                           0x00010000
#define PERIPH_SS_AHB2PHY_NORTH_BASE_PHYS                           0x088e0000

/*----------------------------------------------------------------------------
 * BASE: USB3_PRI_USB30_PRIM
 *--------------------------------------------------------------------------*/

#define USB3_PRI_USB30_PRIM_BASE                                    0x0a600000
#define USB3_PRI_USB30_PRIM_BASE_SIZE                               0x00200000
#define USB3_PRI_USB30_PRIM_BASE_PHYS                               0x0a600000

/*----------------------------------------------------------------------------
 * BASE: VIDEO_SS_WRAPPER
 *--------------------------------------------------------------------------*/

#define VIDEO_SS_WRAPPER_BASE                                       0x0aa00000
#define VIDEO_SS_WRAPPER_BASE_SIZE                                  0x00200000
#define VIDEO_SS_WRAPPER_BASE_PHYS                                  0x0aa00000

/*----------------------------------------------------------------------------
 * BASE: TITAN_SS
 *--------------------------------------------------------------------------*/

#define TITAN_SS_BASE                                               0x0ac00000
#define TITAN_SS_BASE_SIZE                                          0x00121000
#define TITAN_SS_BASE_PHYS                                          0x0ac00000

/*----------------------------------------------------------------------------
 * BASE: MDSS
 *--------------------------------------------------------------------------*/

#define MDSS_BASE                                                   0x0ae00000
#define MDSS_BASE_SIZE                                              0x00100000
#define MDSS_BASE_PHYS                                              0x0ae00000

/*----------------------------------------------------------------------------
 * BASE: AOP_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_CODE_RAM_START_ADDRESS_BASE                             0x0b000000
#define AOP_CODE_RAM_START_ADDRESS_BASE_SIZE                        0x100000000
#define AOP_CODE_RAM_START_ADDRESS_BASE_PHYS                        0x0b000000

/*----------------------------------------------------------------------------
 * BASE: AOSS
 *--------------------------------------------------------------------------*/

#define AOSS_BASE                                                   0x0b000000
#define AOSS_BASE_SIZE                                              0x04000000
#define AOSS_BASE_PHYS                                              0x0b000000

#define TSENS0_REG_BASE_PHYS                                        (AOSS_BASE_PHYS + 0x01222000)
#define TSENS0_REG_BASE_OFFS                                        0x01222000
#define TSENS0_REG_BASE_SIZE                                        0x00001000

#define TSENS1_REG_BASE_PHYS                                        (AOSS_BASE_PHYS + 0x01223000)
#define TSENS1_REG_BASE_OFFS                                        0x01223000
#define TSENS1_REG_BASE_SIZE                                        0x00001000

#define TSENS0_TM_REG_BASE_PHYS                                     (AOSS_BASE_PHYS + 0x01263000)
#define TSENS0_TM_REG_BASE_OFFS                                     0x01263000
#define TSENS0_TM_REG_BASE_SIZE                                     0x00001000

#define TSENS1_TM_REG_BASE_PHYS                                     (AOSS_BASE_PHYS + 0x01265000)
#define TSENS1_TM_REG_BASE_OFFS                                     0x01265000
#define TSENS1_TM_REG_BASE_SIZE                                     0x00001000

/*----------------------------------------------------------------------------
 * BASE: AOP_DATA_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_DATA_RAM_START_ADDRESS_BASE                             0x0b0e0000
#define AOP_DATA_RAM_START_ADDRESS_BASE_SIZE                        0x100000000
#define AOP_DATA_RAM_START_ADDRESS_BASE_PHYS                        0x0b0e0000

/*----------------------------------------------------------------------------
 * BASE: AOP_SS_MSG_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define AOP_SS_MSG_RAM_START_ADDRESS_BASE                           0x0c300000
#define AOP_SS_MSG_RAM_START_ADDRESS_BASE_SIZE                      0x100000000
#define AOP_SS_MSG_RAM_START_ADDRESS_BASE_PHYS                      0x0c300000

/*----------------------------------------------------------------------------
 * BASE: MODEM
 *--------------------------------------------------------------------------*/

#define MODEM_BASE                                                  0x10000000
#define MODEM_BASE_SIZE                                             0x02000000
#define MODEM_BASE_PHYS                                             0x10000000

/*----------------------------------------------------------------------------
 * BASE: MSS_NAV_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB
 *--------------------------------------------------------------------------*/

#define MSS_NAV_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE      0x14400000
#define MSS_NAV_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE_SIZE 0x00001400
#define MSS_NAV_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE_PHYS 0x14400000

/*----------------------------------------------------------------------------
 * BASE: A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB
 *--------------------------------------------------------------------------*/

#define A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE       0x14402000
#define A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE_SIZE  0x00001400
#define A1_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_8_CL36M35L12_AHB_BASE_PHYS  0x14402000

/*----------------------------------------------------------------------------
 * BASE: A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB
 *--------------------------------------------------------------------------*/

#define A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB_BASE      0x14404000
#define A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB_BASE_SIZE 0x00001800
#define A2_NOC_MS_MPU_CFG_MPU32Q2N7S1V0_16_CL36M35L12_AHB_BASE_PHYS 0x14404000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_BASE                                            0x14680000
#define SYSTEM_IMEM_BASE_SIZE                                       0x100000000
#define SYSTEM_IMEM_BASE_PHYS                                       0x14680000

/*----------------------------------------------------------------------------
 * BASE: BOOT_IMEM
 *--------------------------------------------------------------------------*/

#define BOOT_IMEM_BASE                                              0x14800000
#define BOOT_IMEM_BASE_SIZE                                         0x100000000
#define BOOT_IMEM_BASE_PHYS                                         0x14800000

/*----------------------------------------------------------------------------
 * BASE: SMMU_500_APPS_REG_WRAPPER
 *--------------------------------------------------------------------------*/

#define SMMU_500_APPS_REG_WRAPPER_BASE                              0x15000000
#define SMMU_500_APPS_REG_WRAPPER_BASE_SIZE                         0x00110000
#define SMMU_500_APPS_REG_WRAPPER_BASE_PHYS                         0x15000000

/*----------------------------------------------------------------------------
 * BASE: SC_TCM
 *--------------------------------------------------------------------------*/

#define SC_TCM_BASE                                                 0x15800000
#define SC_TCM_BASE_SIZE                                            0x100000000
#define SC_TCM_BASE_PHYS                                            0x15800000

/*----------------------------------------------------------------------------
 * BASE: QDSS_STM
 *--------------------------------------------------------------------------*/

#define QDSS_STM_BASE                                               0x16000000
#define QDSS_STM_BASE_SIZE                                          0x100000000
#define QDSS_STM_BASE_PHYS                                          0x16000000

/*----------------------------------------------------------------------------
 * BASE: APSS_HM
 *--------------------------------------------------------------------------*/

#define APSS_HM_BASE                                                0x17800000
#define APSS_HM_BASE_SIZE                                           0x00800000
#define APSS_HM_BASE_PHYS                                           0x17800000

/*----------------------------------------------------------------------------
 * BASE: WCSS_WRAPPER
 *--------------------------------------------------------------------------*/

#define WCSS_WRAPPER_BASE                                           0x18800000
#define WCSS_WRAPPER_BASE_SIZE                                      0x00800000
#define WCSS_WRAPPER_BASE_PHYS                                      0x18800000

/*----------------------------------------------------------------------------
 * BASE: PIMEM
 *--------------------------------------------------------------------------*/

#define PIMEM_BASE                                                  0x1c000000
#define PIMEM_BASE_SIZE                                             0x100000000
#define PIMEM_BASE_PHYS                                             0x1c000000

/*----------------------------------------------------------------------------
 * BASE: SSC_QDSP6_TCM
 *--------------------------------------------------------------------------*/

#define SSC_QDSP6_TCM_BASE                                          0x62000000
#define SSC_QDSP6_TCM_BASE_SIZE                                     0x100000000
#define SSC_QDSP6_TCM_BASE_PHYS                                     0x62000000

/*----------------------------------------------------------------------------
 * BASE: LPASS
 *--------------------------------------------------------------------------*/

#define LPASS_BASE                                                  0x62000000
#define LPASS_BASE_SIZE                                             0x01000000
#define LPASS_BASE_PHYS                                             0x62000000

/*----------------------------------------------------------------------------
 * BASE: SDC_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SDC_CODE_RAM_START_ADDRESS_BASE                             0x62800000
#define SDC_CODE_RAM_START_ADDRESS_BASE_SIZE                        0x100000000
#define SDC_CODE_RAM_START_ADDRESS_BASE_PHYS                        0x62800000

/*----------------------------------------------------------------------------
 * BASE: SDC_DATA_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SDC_DATA_RAM_START_ADDRESS_BASE                             0x628e0000
#define SDC_DATA_RAM_START_ADDRESS_BASE_SIZE                        0x100000000
#define SDC_DATA_RAM_START_ADDRESS_BASE_PHYS                        0x628e0000

/*----------------------------------------------------------------------------
 * BASE: SSC_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SSC_RAM_START_ADDRESS_BASE                                  0x62ba0000
#define SSC_RAM_START_ADDRESS_BASE_SIZE                             0x100000000
#define SSC_RAM_START_ADDRESS_BASE_PHYS                             0x62ba0000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_BASE                                              0x62d20000
#define LPASS_LPM_BASE_SIZE                                         0x100000000
#define LPASS_LPM_BASE_PHYS                                         0x62d20000

/*----------------------------------------------------------------------------
 * BASE: DDR_SPACE
 *--------------------------------------------------------------------------*/

#define DDR_SPACE_BASE                                              0x80000000
#define DDR_SPACE_BASE_SIZE                                         0x100000000
#define DDR_SPACE_BASE_PHYS                                         0x80000000


#endif /* __MSMHWIOBASE_H__ */
