// Seed: 1930002149
module module_0;
  always @(1 or posedge id_9) begin
    id_8 <= 1;
    if (1) begin
      id_10 <= 1;
      id_11 = id_14;
      {1 == id_16} += id_16;
      if (id_12) begin
        id_13 <= id_9 < id_11;
      end else id_5 <= #1 1 - 1;
    end else begin
      id_6 = id_3;
    end
  end
  initial begin
    id_17((id_11));
    if (id_7) begin
      id_10 <= "" > 1 / id_12;
      assume #1  ((1) > "") $display(1, id_12);
      else $display(id_2, (1));
    end
  end
endmodule : id_18
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  module_0();
  wire id_6;
  wire id_7;
endmodule
