Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,502
design__inferred_latch__count,0
design__instance__count,8622
design__instance__area,48102.4
design__instance_unmapped__count,0
synthesis__check_error__count,1
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014073671773076057
power__switching__total,0.0008509017643518746
power__leakage__total,1.505432294379716E-7
power__total,0.0022584195248782635
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.35400661182238785
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.10195865273988063
timing__hold__ws__corner:nom_tt_025C_1v80,0.4466956930783921
timing__setup__ws__corner:nom_tt_025C_1v80,6.401594990851207
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.446696
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5357785478038178
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.10196864474738485
timing__hold__ws__corner:nom_ss_100C_1v60,0.7830196712651736
timing__setup__ws__corner:nom_ss_100C_1v60,1.8373312280543597
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.990752
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2776227104563805
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.10194904931044602
timing__hold__ws__corner:nom_ff_n40C_1v95,0.25150948702254716
timing__setup__ws__corner:nom_ff_n40C_1v95,8.58710105105927
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.251509
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3
design__max_fanout_violation__count,0
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2653823902414058
clock__skew__worst_setup,0.1011983164799623
timing__hold__ws,0.2481164788298782
timing__setup__ws,1.694716415169688
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.248116
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1605.0 105.0
design__core__bbox,5.06 5.44 1599.88 97.92
design__io,616
design__die__area,168525
design__core__area,147489
design__instance__count__stdcell,8622
design__instance__area__stdcell,48102.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.326142
design__instance__utilization__stdcell,0.326142
design__instance__count__class:buffer,1
design__instance__count__class:inverter,13
design__instance__count__class:sequential_cell,500
design__instance__count__class:multi_input_combinational_cell,1178
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,28108
design__instance__count__class:tap_cell,2214
design__power_grid_violation__count__net:vccd0,0
design__power_grid_violation__count__net:vssd0,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,311438
design__violations,0
design__instance__count__class:timing_repair_buffer,695
design__instance__count__class:clock_buffer,41
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
design__instance__count__class:antenna_cell,3979
antenna_diodes_count,23
route__net,2490
route__net__special,2
route__drc_errors__iter:1,6897
route__wirelength__iter:1,348542
route__drc_errors__iter:2,4290
route__wirelength__iter:2,348285
route__drc_errors__iter:3,3811
route__wirelength__iter:3,347524
route__drc_errors__iter:4,2140
route__wirelength__iter:4,348236
route__drc_errors__iter:5,1702
route__wirelength__iter:5,348633
route__drc_errors__iter:6,1240
route__wirelength__iter:6,348623
route__drc_errors__iter:7,1072
route__wirelength__iter:7,348655
route__drc_errors__iter:8,940
route__wirelength__iter:8,348658
route__drc_errors__iter:9,865
route__wirelength__iter:9,348748
route__drc_errors__iter:10,729
route__wirelength__iter:10,348705
route__drc_errors__iter:11,320
route__wirelength__iter:11,348910
route__drc_errors__iter:12,242
route__wirelength__iter:12,348928
route__drc_errors__iter:13,199
route__wirelength__iter:13,348940
route__drc_errors__iter:14,189
route__wirelength__iter:14,348941
route__drc_errors__iter:15,138
route__wirelength__iter:15,348971
route__drc_errors__iter:16,122
route__wirelength__iter:16,349030
route__drc_errors__iter:17,90
route__wirelength__iter:17,349113
route__drc_errors__iter:18,133
route__wirelength__iter:18,348923
route__drc_errors__iter:19,24
route__wirelength__iter:19,349017
route__drc_errors__iter:20,17
route__wirelength__iter:20,349024
route__drc_errors__iter:21,16
route__wirelength__iter:21,349024
route__drc_errors__iter:22,6
route__wirelength__iter:22,349033
route__drc_errors__iter:23,3
route__wirelength__iter:23,349022
route__drc_errors__iter:24,3
route__wirelength__iter:24,349022
route__drc_errors__iter:25,1
route__wirelength__iter:25,349036
route__drc_errors__iter:26,1
route__wirelength__iter:26,349036
route__drc_errors__iter:27,1
route__wirelength__iter:27,349036
route__drc_errors__iter:28,1
route__wirelength__iter:28,349039
route__drc_errors__iter:29,0
route__wirelength__iter:29,349029
route__drc_errors,0
route__wirelength,349029
route__vias,33906
route__vias__singlecut,33906
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,1371.88
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.33675529984404695
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.1012024798164224
timing__hold__ws__corner:min_tt_025C_1v80,0.4413295409594037
timing__setup__ws__corner:min_tt_025C_1v80,6.534748038763216
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.441330
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.5061540219106961
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.1012068096863409
timing__hold__ws__corner:min_ss_100C_1v60,0.9163308149403605
timing__setup__ws__corner:min_ss_100C_1v60,2.0711806189693376
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.980709
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2653823902414058
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.1011983164799623
timing__hold__ws__corner:min_ff_n40C_1v95,0.2481164788298782
timing__setup__ws__corner:min_ff_n40C_1v95,8.677487418674774
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.248116
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3641306248479688
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.10401223232660897
timing__hold__ws__corner:max_tt_025C_1v80,0.451986016962654
timing__setup__ws__corner:max_tt_025C_1v80,6.315355528394566
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.451986
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5519242996629696
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.10405542000348832
timing__hold__ws__corner:max_ss_100C_1v60,0.7030001224576031
timing__setup__ws__corner:max_ss_100C_1v60,1.694716415169688
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.000197
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.28486769305307896
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.10396699073707598
timing__hold__ws__corner:max_ff_n40C_1v95,0.25471592223065126
timing__setup__ws__corner:max_ff_n40C_1v95,8.525317582080733
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.254716
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd0__corner:nom_tt_025C_1v80,1.79936
design_powergrid__drop__average__net:vccd0__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:vccd0__corner:nom_tt_025C_1v80,0.00063961
design_powergrid__voltage__worst__net:vssd0__corner:nom_tt_025C_1v80,0.000717868
design_powergrid__drop__average__net:vssd0__corner:nom_tt_025C_1v80,0.000054806
design_powergrid__drop__worst__net:vssd0__corner:nom_tt_025C_1v80,0.000717868
design_powergrid__voltage__worst,0.000717868
design_powergrid__voltage__worst__net:vccd0,1.79936
design_powergrid__drop__worst,0.000717868
design_powergrid__drop__worst__net:vccd0,0.00063961
design_powergrid__voltage__worst__net:vssd0,0.000717868
design_powergrid__drop__worst__net:vssd0,0.000717868
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000053000000000000000778023478975597981843748129904270172119140625
ir__drop__worst,0.000640000000000000052353954504980038109351880848407745361328125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
