// Seed: 2442931532
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_3;
  logic id_4;
  always @(id_3) begin
    id_1 = id_4;
  end
endmodule
