
*** Running vivado
    with args -log calc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calc.tcl



****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Tue May  6 01:20:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source calc.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 624.859 ; gain = 196.355
Command: read_checkpoint -auto_incremental -incremental C:/Users/taifun/Desktop/task_calc/vivado_prj/yadro_task.srcs/utils_1/imports/synth_1/calc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/taifun/Desktop/task_calc/vivado_prj/yadro_task.srcs/utils_1/imports/synth_1/calc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top calc -part xczu3eg-sfvc784-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.098 ; gain = 177.938
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'A_DWIDTH' declared inside package 'calc_pkg' shall be treated as localparam [C:/Users/taifun/Desktop/task_calc/rtl/calc_pkg.svh:2]
WARNING: [Synth 8-11067] parameter 'B_DWIDTH' declared inside package 'calc_pkg' shall be treated as localparam [C:/Users/taifun/Desktop/task_calc/rtl/calc_pkg.svh:3]
WARNING: [Synth 8-11067] parameter 'C_DWIDTH' declared inside package 'calc_pkg' shall be treated as localparam [C:/Users/taifun/Desktop/task_calc/rtl/calc_pkg.svh:4]
WARNING: [Synth 8-11067] parameter 'D_DWIDTH' declared inside package 'calc_pkg' shall be treated as localparam [C:/Users/taifun/Desktop/task_calc/rtl/calc_pkg.svh:5]
WARNING: [Synth 8-11067] parameter 'Q_DWIDTH' declared inside package 'calc_pkg' shall be treated as localparam [C:/Users/taifun/Desktop/task_calc/rtl/calc_pkg.svh:17]
INFO: [Synth 8-6157] synthesizing module 'calc' [C:/Users/taifun/Desktop/task_calc/rtl/calc.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'calc' (0#1) [C:/Users/taifun/Desktop/task_calc/rtl/calc.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.539 ; gain = 282.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.539 ; gain = 282.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.539 ; gain = 282.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1870.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/taifun/Desktop/task_calc/vivado_prj/constraints.xdc]
Finished Parsing XDC File [C:/Users/taifun/Desktop/task_calc/vivado_prj/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/taifun/Desktop/task_calc/vivado_prj/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1957.840 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.840 ; gain = 369.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.840 ; gain = 369.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.840 ; gain = 369.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.840 ; gain = 369.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   68 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
+---Registers : 
	               68 Bit    Registers := 1     
	               67 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Multipliers : 
	              33x35  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult_sub_add0, operation Mode is: A2*B2.
DSP Report: register sub_ab_reg is absorbed into DSP mult_sub_add0.
DSP Report: register mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: Generating DSP mult_sub_add_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sub_ab_reg is absorbed into DSP mult_sub_add_reg.
DSP Report: register mult_c_reg is absorbed into DSP mult_sub_add_reg.
DSP Report: register mult_sub_add_reg is absorbed into DSP mult_sub_add_reg.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add_reg.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add_reg.
DSP Report: Generating DSP mult_sub_add0, operation Mode is: A2*B2.
DSP Report: register mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: register mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add0.
DSP Report: Generating DSP mult_sub_add_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mult_c_reg is absorbed into DSP mult_sub_add_reg.
DSP Report: register mult_sub_add_reg is absorbed into DSP mult_sub_add_reg.
DSP Report: register mult_sub_add_reg is absorbed into DSP mult_sub_add_reg.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add_reg.
DSP Report: operator mult_sub_add0 is absorbed into DSP mult_sub_add_reg.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[47]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[46]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[45]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[44]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[43]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[42]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[41]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[40]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[39]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[38]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[37]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[36]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[35]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[34]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[33]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[32]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[31]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[30]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[29]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[28]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[27]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[26]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[25]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[24]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[23]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[22]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[21]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[20]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[19]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[18]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[17]) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[47]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[46]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[45]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[44]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[43]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[42]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[41]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[40]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[39]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[38]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[37]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[36]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[35]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[34]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[33]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[32]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[31]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[30]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[29]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[28]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[27]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[26]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[25]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[24]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[23]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[22]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[21]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[20]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[19]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[18]__0) is unused and will be removed from module calc.
WARNING: [Synth 8-3332] Sequential element (mult_sub_add_reg[17]__0) is unused and will be removed from module calc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1957.840 ; gain = 369.680
---------------------------------------------------------------------------------
 Sort Area is  mult_sub_add0_0 : 0 0 : 3137 6341 : Used 1 time 0
 Sort Area is  mult_sub_add0_0 : 0 1 : 3204 6341 : Used 1 time 0
 Sort Area is  mult_sub_add0_3 : 0 0 : 2793 5653 : Used 1 time 0
 Sort Area is  mult_sub_add0_3 : 0 1 : 2860 5653 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc        | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2633.113 ; gain = 1044.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2633.113 ; gain = 1044.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2635.645 ; gain = 1047.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calc        | A'*B'             | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17+A*B')'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    26|
|3     |DSP_ALU         |     4|
|4     |DSP_A_B_DATA    |     4|
|5     |DSP_C_DATA      |     4|
|6     |DSP_MULTIPLIER  |     4|
|7     |DSP_M_DATA      |     4|
|8     |DSP_OUTPUT      |     4|
|10    |DSP_PREADD      |     4|
|11    |DSP_PREADD_DATA |     4|
|12    |LUT1            |     4|
|13    |LUT2            |   179|
|14    |FDRE            |   297|
|15    |IBUF            |   131|
|16    |OBUF            |    69|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2850.992 ; gain = 1175.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2850.992 ; gain = 1262.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2850.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2850.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 131 instances

Synth Design complete | Checksum: fb50af4c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 2850.992 ; gain = 2221.586
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2850.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/taifun/Desktop/task_calc/vivado_prj/yadro_task.runs/synth_1/calc.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file calc_utilization_synth.rpt -pb calc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 01:21:35 2025...
