// Seed: 3841959589
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wand  id_2,
    output wand  id_3
);
  parameter id_5 = -1;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd57
) (
    output uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input tri id_3,
    output supply0 id_4,
    input wor _id_5,
    output logic id_6,
    output tri id_7,
    output tri id_8,
    input wor id_9
);
  initial begin : LABEL_0
    id_11;
    id_6 <= -1;
  end
  wire id_12;
  assign id_4 = 1 ? 1'b0 ==? id_3 : -1 == 1;
  wire [id_5 : -1] id_13;
  wire [id_5 : -1] id_14;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_8,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
