$date
	Sun Oct 23 02:38:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#853819
b101 !
1"
#853822
b101 &
b101 %
1$
#853823
0"
#853826
b10000 &
b10000 %
#853830
b1000 &
b1000 %
#853834
b100 &
b100 %
#853838
b10 &
b10 %
#853842
b1 &
b1 %
1#
#853846
b0 &
0#
b0 %
0$
#1850784
b11 !
1"
#1850786
b11 &
b11 %
1$
#1850787
0"
#1850790
b1010 &
b1010 %
#1850794
b101 &
b101 %
#1850798
b10000 &
b10000 %
#1850802
b1000 &
b1000 %
#1850806
b100 &
b100 %
#1850810
b10 &
b10 %
#1850814
b1 &
1#
b1 %
#1850818
b0 &
b0 %
0#
0$
#2853406
b10001 &
b10001 %
1$
b10001 !
1"
#2853407
0"
#2853410
b110100 &
b110100 %
#2853414
b11010 &
b11010 %
#2853418
b1101 &
b1101 %
#2853422
b101000 &
b101000 %
#2853426
b10100 &
b10100 %
#2853430
b1010 &
b1010 %
#2853434
b101 &
b101 %
#2853438
b10000 &
b10000 %
#2853442
b1000 &
b1000 %
#2853446
b100 &
b100 %
#2853450
b10 &
b10 %
#2853454
b1 &
1#
b1 %
#2853458
b0 &
b0 %
0#
0$
#4500012
