module top_module (
    input clk,
    input slowena,
    input reset,
    output [3:0] q);
    always @(posedge clk)
        begin
            if(reset)
                begin
                    q=4'b0;
                end
            else
                if(slowena)
                    begin
                        if(q<9)
                            begin
                                q=q+1;
                            end
                        else
                            begin
                                q=4'b0;
                            end
                    end
        end
                
                                
                                
endmodule
