
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ccc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  08009e60  08009e60  00019e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a35c  0800a35c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a35c  0800a35c  0001a35c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a364  0800a364  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a364  0800a364  0001a364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a368  0800a368  0001a368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a36c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000001a0  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000380  20000380  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011fd9  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029fa  00000000  00000000  000321e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f50  00000000  00000000  00034be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e18  00000000  00000000  00035b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024357  00000000  00000000  00036950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000137fe  00000000  00000000  0005aca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da5c0  00000000  00000000  0006e4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00148a65  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005510  00000000  00000000  00148ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e44 	.word	0x08009e44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009e44 	.word	0x08009e44

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800100a:	4b28      	ldr	r3, [pc, #160]	; (80010ac <MX_ADC1_Init+0xb4>)
 800100c:	4a28      	ldr	r2, [pc, #160]	; (80010b0 <MX_ADC1_Init+0xb8>)
 800100e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001010:	4b26      	ldr	r3, [pc, #152]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001016:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001018:	4b24      	ldr	r3, [pc, #144]	; (80010ac <MX_ADC1_Init+0xb4>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800101e:	4b23      	ldr	r3, [pc, #140]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001024:	4b21      	ldr	r3, [pc, #132]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001026:	2201      	movs	r2, #1
 8001028:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b20      	ldr	r3, [pc, #128]	; (80010ac <MX_ADC1_Init+0xb4>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001032:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001038:	4b1c      	ldr	r3, [pc, #112]	; (80010ac <MX_ADC1_Init+0xb4>)
 800103a:	4a1e      	ldr	r2, [pc, #120]	; (80010b4 <MX_ADC1_Init+0xbc>)
 800103c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001044:	4b19      	ldr	r3, [pc, #100]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001046:	2202      	movs	r2, #2
 8001048:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <MX_ADC1_Init+0xb4>)
 800104c:	2201      	movs	r2, #1
 800104e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001054:	2201      	movs	r2, #1
 8001056:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001058:	4814      	ldr	r0, [pc, #80]	; (80010ac <MX_ADC1_Init+0xb4>)
 800105a:	f000 fd2b 	bl	8001ab4 <HAL_ADC_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001064:	f000 fa1e 	bl	80014a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001068:	2302      	movs	r3, #2
 800106a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800106c:	2301      	movs	r3, #1
 800106e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001070:	2306      	movs	r3, #6
 8001072:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	480c      	ldr	r0, [pc, #48]	; (80010ac <MX_ADC1_Init+0xb4>)
 800107a:	f000 fe8d 	bl	8001d98 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001084:	f000 fa0e 	bl	80014a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001088:	2301      	movs	r3, #1
 800108a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800108c:	2302      	movs	r3, #2
 800108e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_ADC1_Init+0xb4>)
 8001096:	f000 fe7f 	bl	8001d98 <HAL_ADC_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 fa00 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200001fc 	.word	0x200001fc
 80010b0:	40012000 	.word	0x40012000
 80010b4:	0f000001 	.word	0x0f000001

080010b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a2f      	ldr	r2, [pc, #188]	; (8001194 <HAL_ADC_MspInit+0xdc>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d157      	bne.n	800118a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	4a2d      	ldr	r2, [pc, #180]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 80010e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010e8:	6453      	str	r3, [r2, #68]	; 0x44
 80010ea:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b27      	ldr	r3, [pc, #156]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a26      	ldr	r2, [pc, #152]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 8001100:	f043 0301 	orr.w	r3, r3, #1
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b24      	ldr	r3, [pc, #144]	; (8001198 <HAL_ADC_MspInit+0xe0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001112:	2306      	movs	r3, #6
 8001114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001116:	2303      	movs	r3, #3
 8001118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	4619      	mov	r1, r3
 8001124:	481d      	ldr	r0, [pc, #116]	; (800119c <HAL_ADC_MspInit+0xe4>)
 8001126:	f001 fed3 	bl	8002ed0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800112a:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800112c:	4a1d      	ldr	r2, [pc, #116]	; (80011a4 <HAL_ADC_MspInit+0xec>)
 800112e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001132:	2200      	movs	r2, #0
 8001134:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001136:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800113c:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001142:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001144:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001148:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800114c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001150:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001152:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001154:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001158:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800115c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001160:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001164:	2200      	movs	r2, #0
 8001166:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001168:	4b0d      	ldr	r3, [pc, #52]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 800116a:	2200      	movs	r2, #0
 800116c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800116e:	480c      	ldr	r0, [pc, #48]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001170:	f001 faac 	bl	80026cc <HAL_DMA_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800117a:	f000 f993 	bl	80014a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001182:	639a      	str	r2, [r3, #56]	; 0x38
 8001184:	4a06      	ldr	r2, [pc, #24]	; (80011a0 <HAL_ADC_MspInit+0xe8>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	; 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40012000 	.word	0x40012000
 8001198:	40023800 	.word	0x40023800
 800119c:	40020000 	.word	0x40020000
 80011a0:	20000244 	.word	0x20000244
 80011a4:	40026410 	.word	0x40026410

080011a8 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011ae:	463b      	mov	r3, r7
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011b6:	4b14      	ldr	r3, [pc, #80]	; (8001208 <MX_DAC_Init+0x60>)
 80011b8:	4a14      	ldr	r2, [pc, #80]	; (800120c <MX_DAC_Init+0x64>)
 80011ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011bc:	4812      	ldr	r0, [pc, #72]	; (8001208 <MX_DAC_Init+0x60>)
 80011be:	f001 f99c 	bl	80024fa <HAL_DAC_Init>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011c8:	f000 f96c 	bl	80014a4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011d4:	463b      	mov	r3, r7
 80011d6:	2200      	movs	r2, #0
 80011d8:	4619      	mov	r1, r3
 80011da:	480b      	ldr	r0, [pc, #44]	; (8001208 <MX_DAC_Init+0x60>)
 80011dc:	f001 fa26 	bl	800262c <HAL_DAC_ConfigChannel>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011e6:	f000 f95d 	bl	80014a4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80011ea:	463b      	mov	r3, r7
 80011ec:	2210      	movs	r2, #16
 80011ee:	4619      	mov	r1, r3
 80011f0:	4805      	ldr	r0, [pc, #20]	; (8001208 <MX_DAC_Init+0x60>)
 80011f2:	f001 fa1b 	bl	800262c <HAL_DAC_ConfigChannel>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80011fc:	f000 f952 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200002a4 	.word	0x200002a4
 800120c:	40007400 	.word	0x40007400

08001210 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08a      	sub	sp, #40	; 0x28
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a17      	ldr	r2, [pc, #92]	; (800128c <HAL_DAC_MspInit+0x7c>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d127      	bne.n	8001282 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4b16      	ldr	r3, [pc, #88]	; (8001290 <HAL_DAC_MspInit+0x80>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	4a15      	ldr	r2, [pc, #84]	; (8001290 <HAL_DAC_MspInit+0x80>)
 800123c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001240:	6413      	str	r3, [r2, #64]	; 0x40
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <HAL_DAC_MspInit+0x80>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001246:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <HAL_DAC_MspInit+0x80>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <HAL_DAC_MspInit+0x80>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <HAL_DAC_MspInit+0x80>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800126a:	2330      	movs	r3, #48	; 0x30
 800126c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800126e:	2303      	movs	r3, #3
 8001270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	4805      	ldr	r0, [pc, #20]	; (8001294 <HAL_DAC_MspInit+0x84>)
 800127e:	f001 fe27 	bl	8002ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001282:	bf00      	nop
 8001284:	3728      	adds	r7, #40	; 0x28
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40007400 	.word	0x40007400
 8001290:	40023800 	.word	0x40023800
 8001294:	40020000 	.word	0x40020000

08001298 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <MX_DMA_Init+0x3c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a0b      	ldr	r2, [pc, #44]	; (80012d4 <MX_DMA_Init+0x3c>)
 80012a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_DMA_Init+0x3c>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	2038      	movs	r0, #56	; 0x38
 80012c0:	f001 f8e5 	bl	800248e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012c4:	2038      	movs	r0, #56	; 0x38
 80012c6:	f001 f8fe 	bl	80024c6 <HAL_NVIC_EnableIRQ>

}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40023800 	.word	0x40023800

080012d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <MX_GPIO_Init+0x4c>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	4a0f      	ldr	r2, [pc, #60]	; (8001324 <MX_GPIO_Init+0x4c>)
 80012e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012ec:	6313      	str	r3, [r2, #48]	; 0x30
 80012ee:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <MX_GPIO_Init+0x4c>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	603b      	str	r3, [r7, #0]
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <MX_GPIO_Init+0x4c>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	4a08      	ldr	r2, [pc, #32]	; (8001324 <MX_GPIO_Init+0x4c>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6313      	str	r3, [r2, #48]	; 0x30
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <MX_GPIO_Init+0x4c>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	683b      	ldr	r3, [r7, #0]

}
 8001316:	bf00      	nop
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40023800 	.word	0x40023800

08001328 <_write>:

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int fd, char *ptr, int len)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 0xFFFF);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	b29a      	uxth	r2, r3
 8001338:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	4804      	ldr	r0, [pc, #16]	; (8001350 <_write+0x28>)
 8001340:	f003 f889 	bl	8004456 <HAL_UART_Transmit>
  return len;
 8001344:	687b      	ldr	r3, [r7, #4]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000328 	.word	0x20000328

08001354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001358:	f000 fb3a 	bl	80019d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800135c:	f000 f838 	bl	80013d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001360:	f7ff ffba 	bl	80012d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001364:	f7ff ff98 	bl	8001298 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001368:	f000 fa8e 	bl	8001888 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800136c:	f000 f9cc 	bl	8001708 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001370:	f7ff fe42 	bl	8000ff8 <MX_ADC1_Init>
  MX_DAC_Init();
 8001374:	f7ff ff18 	bl	80011a8 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */


  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1024);
 8001378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800137c:	2200      	movs	r2, #0
 800137e:	2100      	movs	r1, #0
 8001380:	480f      	ldr	r0, [pc, #60]	; (80013c0 <main+0x6c>)
 8001382:	f001 f92e 	bl	80025e2 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 8001386:	2100      	movs	r1, #0
 8001388:	480d      	ldr	r0, [pc, #52]	; (80013c0 <main+0x6c>)
 800138a:	f001 f8d8 	bl	800253e <HAL_DAC_Start>

  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 2048);
 800138e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001392:	2200      	movs	r2, #0
 8001394:	2110      	movs	r1, #16
 8001396:	480a      	ldr	r0, [pc, #40]	; (80013c0 <main+0x6c>)
 8001398:	f001 f923 	bl	80025e2 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac,DAC_CHANNEL_2);
 800139c:	2110      	movs	r1, #16
 800139e:	4808      	ldr	r0, [pc, #32]	; (80013c0 <main+0x6c>)
 80013a0:	f001 f8cd 	bl	800253e <HAL_DAC_Start>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&AD_Value,16);
 80013a4:	2210      	movs	r2, #16
 80013a6:	4907      	ldr	r1, [pc, #28]	; (80013c4 <main+0x70>)
 80013a8:	4807      	ldr	r0, [pc, #28]	; (80013c8 <main+0x74>)
 80013aa:	f000 fbc7 	bl	8001b3c <HAL_ADC_Start_DMA>

  // ????????????
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 80013ae:	4b07      	ldr	r3, [pc, #28]	; (80013cc <main+0x78>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f06f 0201 	mvn.w	r2, #1
 80013b6:	611a      	str	r2, [r3, #16]
  // ??????3
  HAL_TIM_Base_Start_IT(&htim2);
 80013b8:	4804      	ldr	r0, [pc, #16]	; (80013cc <main+0x78>)
 80013ba:	f002 fbcd 	bl	8003b58 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013be:	e7fe      	b.n	80013be <main+0x6a>
 80013c0:	200002a4 	.word	0x200002a4
 80013c4:	200002b8 	.word	0x200002b8
 80013c8:	200001fc 	.word	0x200001fc
 80013cc:	200002dc 	.word	0x200002dc

080013d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b094      	sub	sp, #80	; 0x50
 80013d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d6:	f107 0320 	add.w	r3, r7, #32
 80013da:	2230      	movs	r2, #48	; 0x30
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f004 f82a 	bl	8005438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e4:	f107 030c 	add.w	r3, r7, #12
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f4:	2300      	movs	r3, #0
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	4b28      	ldr	r3, [pc, #160]	; (800149c <SystemClock_Config+0xcc>)
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	4a27      	ldr	r2, [pc, #156]	; (800149c <SystemClock_Config+0xcc>)
 80013fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001402:	6413      	str	r3, [r2, #64]	; 0x40
 8001404:	4b25      	ldr	r3, [pc, #148]	; (800149c <SystemClock_Config+0xcc>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001410:	2300      	movs	r3, #0
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <SystemClock_Config+0xd0>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a21      	ldr	r2, [pc, #132]	; (80014a0 <SystemClock_Config+0xd0>)
 800141a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <SystemClock_Config+0xd0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001428:	607b      	str	r3, [r7, #4]
 800142a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800142c:	2302      	movs	r3, #2
 800142e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001430:	2301      	movs	r3, #1
 8001432:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001434:	2310      	movs	r3, #16
 8001436:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001438:	2302      	movs	r3, #2
 800143a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800143c:	2300      	movs	r3, #0
 800143e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001440:	2308      	movs	r3, #8
 8001442:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001444:	23a8      	movs	r3, #168	; 0xa8
 8001446:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001448:	2302      	movs	r3, #2
 800144a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800144c:	2304      	movs	r3, #4
 800144e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001450:	f107 0320 	add.w	r3, r7, #32
 8001454:	4618      	mov	r0, r3
 8001456:	f001 fed7 	bl	8003208 <HAL_RCC_OscConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001460:	f000 f820 	bl	80014a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001464:	230f      	movs	r3, #15
 8001466:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001468:	2302      	movs	r3, #2
 800146a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001470:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001474:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001476:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800147a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	2105      	movs	r1, #5
 8001482:	4618      	mov	r0, r3
 8001484:	f002 f938 	bl	80036f8 <HAL_RCC_ClockConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800148e:	f000 f809 	bl	80014a4 <Error_Handler>
  }
}
 8001492:	bf00      	nop
 8001494:	3750      	adds	r7, #80	; 0x50
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800
 80014a0:	40007000 	.word	0x40007000

080014a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a8:	b672      	cpsid	i
}
 80014aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014ac:	e7fe      	b.n	80014ac <Error_Handler+0x8>
	...

080014b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
 80014ba:	4b10      	ldr	r3, [pc, #64]	; (80014fc <HAL_MspInit+0x4c>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014be:	4a0f      	ldr	r2, [pc, #60]	; (80014fc <HAL_MspInit+0x4c>)
 80014c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014c4:	6453      	str	r3, [r2, #68]	; 0x44
 80014c6:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <HAL_MspInit+0x4c>)
 80014c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014ce:	607b      	str	r3, [r7, #4]
 80014d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	603b      	str	r3, [r7, #0]
 80014d6:	4b09      	ldr	r3, [pc, #36]	; (80014fc <HAL_MspInit+0x4c>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	4a08      	ldr	r2, [pc, #32]	; (80014fc <HAL_MspInit+0x4c>)
 80014dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e0:	6413      	str	r3, [r2, #64]	; 0x40
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_MspInit+0x4c>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ea:	603b      	str	r3, [r7, #0]
 80014ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ee:	bf00      	nop
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800

08001500 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001504:	e7fe      	b.n	8001504 <NMI_Handler+0x4>

08001506 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800150a:	e7fe      	b.n	800150a <HardFault_Handler+0x4>

0800150c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001510:	e7fe      	b.n	8001510 <MemManage_Handler+0x4>

08001512 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001516:	e7fe      	b.n	8001516 <BusFault_Handler+0x4>

08001518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800151c:	e7fe      	b.n	800151c <UsageFault_Handler+0x4>

0800151e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800154c:	f000 fa92 	bl	8001a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}

08001554 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001558:	4802      	ldr	r0, [pc, #8]	; (8001564 <TIM2_IRQHandler+0x10>)
 800155a:	f002 fb6d 	bl	8003c38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200002dc 	.word	0x200002dc

08001568 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800156c:	4802      	ldr	r0, [pc, #8]	; (8001578 <USART1_IRQHandler+0x10>)
 800156e:	f003 f805 	bl	800457c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000328 	.word	0x20000328

0800157c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001580:	4802      	ldr	r0, [pc, #8]	; (800158c <DMA2_Stream0_IRQHandler+0x10>)
 8001582:	f001 fa3b 	bl	80029fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000244 	.word	0x20000244

08001590 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return 1;
 8001594:	2301      	movs	r3, #1
}
 8001596:	4618      	mov	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <_kill>:

int _kill(int pid, int sig)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015aa:	f003 ff1b 	bl	80053e4 <__errno>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2216      	movs	r2, #22
 80015b2:	601a      	str	r2, [r3, #0]
  return -1;
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <_exit>:

void _exit (int status)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015c8:	f04f 31ff 	mov.w	r1, #4294967295
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff ffe7 	bl	80015a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015d2:	e7fe      	b.n	80015d2 <_exit+0x12>

080015d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
 80015e4:	e00a      	b.n	80015fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015e6:	f3af 8000 	nop.w
 80015ea:	4601      	mov	r1, r0
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	1c5a      	adds	r2, r3, #1
 80015f0:	60ba      	str	r2, [r7, #8]
 80015f2:	b2ca      	uxtb	r2, r1
 80015f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	3301      	adds	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	429a      	cmp	r2, r3
 8001602:	dbf0      	blt.n	80015e6 <_read+0x12>
  }

  return len;
 8001604:	687b      	ldr	r3, [r7, #4]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <_close>:
  }
  return len;
}

int _close(int file)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001636:	605a      	str	r2, [r3, #4]
  return 0;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <_isatty>:

int _isatty(int file)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001680:	4a14      	ldr	r2, [pc, #80]	; (80016d4 <_sbrk+0x5c>)
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <_sbrk+0x60>)
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800168c:	4b13      	ldr	r3, [pc, #76]	; (80016dc <_sbrk+0x64>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d102      	bne.n	800169a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <_sbrk+0x64>)
 8001696:	4a12      	ldr	r2, [pc, #72]	; (80016e0 <_sbrk+0x68>)
 8001698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <_sbrk+0x64>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d207      	bcs.n	80016b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a8:	f003 fe9c 	bl	80053e4 <__errno>
 80016ac:	4603      	mov	r3, r0
 80016ae:	220c      	movs	r2, #12
 80016b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	e009      	b.n	80016cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <_sbrk+0x64>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <_sbrk+0x64>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	4a05      	ldr	r2, [pc, #20]	; (80016dc <_sbrk+0x64>)
 80016c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20020000 	.word	0x20020000
 80016d8:	00000400 	.word	0x00000400
 80016dc:	200002d8 	.word	0x200002d8
 80016e0:	20000380 	.word	0x20000380

080016e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e8:	4b06      	ldr	r3, [pc, #24]	; (8001704 <SystemInit+0x20>)
 80016ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ee:	4a05      	ldr	r2, [pc, #20]	; (8001704 <SystemInit+0x20>)
 80016f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170e:	f107 0308 	add.w	r3, r7, #8
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171c:	463b      	mov	r3, r7
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001724:	4b1e      	ldr	r3, [pc, #120]	; (80017a0 <MX_TIM2_Init+0x98>)
 8001726:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800172a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800172c:	4b1c      	ldr	r3, [pc, #112]	; (80017a0 <MX_TIM2_Init+0x98>)
 800172e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001732:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001734:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <MX_TIM2_Init+0x98>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 800173a:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <MX_TIM2_Init+0x98>)
 800173c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001740:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <MX_TIM2_Init+0x98>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <MX_TIM2_Init+0x98>)
 800174a:	2280      	movs	r2, #128	; 0x80
 800174c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800174e:	4814      	ldr	r0, [pc, #80]	; (80017a0 <MX_TIM2_Init+0x98>)
 8001750:	f002 f9b2 	bl	8003ab8 <HAL_TIM_Base_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800175a:	f7ff fea3 	bl	80014a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800175e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001762:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001764:	f107 0308 	add.w	r3, r7, #8
 8001768:	4619      	mov	r1, r3
 800176a:	480d      	ldr	r0, [pc, #52]	; (80017a0 <MX_TIM2_Init+0x98>)
 800176c:	f002 fb6c 	bl	8003e48 <HAL_TIM_ConfigClockSource>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001776:	f7ff fe95 	bl	80014a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177a:	2300      	movs	r3, #0
 800177c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001782:	463b      	mov	r3, r7
 8001784:	4619      	mov	r1, r3
 8001786:	4806      	ldr	r0, [pc, #24]	; (80017a0 <MX_TIM2_Init+0x98>)
 8001788:	f002 fd88 	bl	800429c <HAL_TIMEx_MasterConfigSynchronization>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001792:	f7ff fe87 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200002dc 	.word	0x200002dc

080017a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b4:	d115      	bne.n	80017e2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <HAL_TIM_Base_MspInit+0x48>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017be:	4a0b      	ldr	r2, [pc, #44]	; (80017ec <HAL_TIM_Base_MspInit+0x48>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6413      	str	r3, [r2, #64]	; 0x40
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <HAL_TIM_Base_MspInit+0x48>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2100      	movs	r1, #0
 80017d6:	201c      	movs	r0, #28
 80017d8:	f000 fe59 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017dc:	201c      	movs	r0, #28
 80017de:	f000 fe72 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800

080017f0 <HAL_TIM_PeriodElapsedCallback>:
HAL_TIM_IRQHandler(&htim2);
}

// ?????
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	// 2?????
	static uint16_t i=0;
	if(htim->Instance == TIM2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001800:	d130      	bne.n	8001864 <HAL_TIM_PeriodElapsedCallback+0x74>
	{
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, i);
 8001802:	4b1a      	ldr	r3, [pc, #104]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	2200      	movs	r2, #0
 8001808:	2110      	movs	r1, #16
 800180a:	4819      	ldr	r0, [pc, #100]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800180c:	f000 fee9 	bl	80025e2 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, i);
 8001810:	4b16      	ldr	r3, [pc, #88]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	2200      	movs	r2, #0
 8001816:	2100      	movs	r1, #0
 8001818:	4815      	ldr	r0, [pc, #84]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800181a:	f000 fee2 	bl	80025e2 <HAL_DAC_SetValue>
//		HAL_DAC_Start(&hdac,DAC_CHANNEL_1);

//		HAL_DAC_Start(&hdac,DAC_CHANNEL_2);
		printf("%d\r\n",i);
 800181e:	4b13      	ldr	r3, [pc, #76]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	4619      	mov	r1, r3
 8001824:	4813      	ldr	r0, [pc, #76]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001826:	f004 fc89 	bl	800613c <iprintf>
		printf("ADC0:%d\r\n",AD_Value[0]);
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	4619      	mov	r1, r3
 8001830:	4812      	ldr	r0, [pc, #72]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001832:	f004 fc83 	bl	800613c <iprintf>
		printf("ADC1:%d\r\n",AD_Value[1]);
 8001836:	4b10      	ldr	r3, [pc, #64]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001838:	885b      	ldrh	r3, [r3, #2]
 800183a:	4619      	mov	r1, r3
 800183c:	4810      	ldr	r0, [pc, #64]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800183e:	f004 fc7d 	bl	800613c <iprintf>
		printf("\r\n");
 8001842:	4810      	ldr	r0, [pc, #64]	; (8001884 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001844:	f004 fd00 	bl	8006248 <puts>
		i+=100;
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	3364      	adds	r3, #100	; 0x64
 800184e:	b29a      	uxth	r2, r3
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001852:	801a      	strh	r2, [r3, #0]
		if (i>4096) i=0;
 8001854:	4b05      	ldr	r3, [pc, #20]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001856:	881b      	ldrh	r3, [r3, #0]
 8001858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800185c:	d902      	bls.n	8001864 <HAL_TIM_PeriodElapsedCallback+0x74>
 800185e:	4b03      	ldr	r3, [pc, #12]	; (800186c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001860:	2200      	movs	r2, #0
 8001862:	801a      	strh	r2, [r3, #0]
		}

}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000324 	.word	0x20000324
 8001870:	200002a4 	.word	0x200002a4
 8001874:	08009e60 	.word	0x08009e60
 8001878:	200002b8 	.word	0x200002b8
 800187c:	08009e74 	.word	0x08009e74
 8001880:	08009e80 	.word	0x08009e80
 8001884:	08009e8c 	.word	0x08009e8c

08001888 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 800188e:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <MX_USART1_UART_Init+0x50>)
 8001890:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 8001894:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001898:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800189a:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018ac:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 80018ae:	220c      	movs	r2, #12
 80018b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018b2:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b8:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018be:	4805      	ldr	r0, [pc, #20]	; (80018d4 <MX_USART1_UART_Init+0x4c>)
 80018c0:	f002 fd7c 	bl	80043bc <HAL_UART_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018ca:	f7ff fdeb 	bl	80014a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000328 	.word	0x20000328
 80018d8:	40011000 	.word	0x40011000

080018dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	; 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a1d      	ldr	r2, [pc, #116]	; (8001970 <HAL_UART_MspInit+0x94>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d134      	bne.n	8001968 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b1c      	ldr	r3, [pc, #112]	; (8001974 <HAL_UART_MspInit+0x98>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	4a1b      	ldr	r2, [pc, #108]	; (8001974 <HAL_UART_MspInit+0x98>)
 8001908:	f043 0310 	orr.w	r3, r3, #16
 800190c:	6453      	str	r3, [r2, #68]	; 0x44
 800190e:	4b19      	ldr	r3, [pc, #100]	; (8001974 <HAL_UART_MspInit+0x98>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	f003 0310 	and.w	r3, r3, #16
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b15      	ldr	r3, [pc, #84]	; (8001974 <HAL_UART_MspInit+0x98>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a14      	ldr	r2, [pc, #80]	; (8001974 <HAL_UART_MspInit+0x98>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b12      	ldr	r3, [pc, #72]	; (8001974 <HAL_UART_MspInit+0x98>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001936:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800193a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001948:	2307      	movs	r3, #7
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	4619      	mov	r1, r3
 8001952:	4809      	ldr	r0, [pc, #36]	; (8001978 <HAL_UART_MspInit+0x9c>)
 8001954:	f001 fabc 	bl	8002ed0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001958:	2200      	movs	r2, #0
 800195a:	2100      	movs	r1, #0
 800195c:	2025      	movs	r0, #37	; 0x25
 800195e:	f000 fd96 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001962:	2025      	movs	r0, #37	; 0x25
 8001964:	f000 fdaf 	bl	80024c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001968:	bf00      	nop
 800196a:	3728      	adds	r7, #40	; 0x28
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40011000 	.word	0x40011000
 8001974:	40023800 	.word	0x40023800
 8001978:	40020000 	.word	0x40020000

0800197c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800197c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001980:	480d      	ldr	r0, [pc, #52]	; (80019b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001982:	490e      	ldr	r1, [pc, #56]	; (80019bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001984:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001988:	e002      	b.n	8001990 <LoopCopyDataInit>

0800198a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800198c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198e:	3304      	adds	r3, #4

08001990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001994:	d3f9      	bcc.n	800198a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001996:	4a0b      	ldr	r2, [pc, #44]	; (80019c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001998:	4c0b      	ldr	r4, [pc, #44]	; (80019c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800199a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800199c:	e001      	b.n	80019a2 <LoopFillZerobss>

0800199e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a0:	3204      	adds	r2, #4

080019a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a4:	d3fb      	bcc.n	800199e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019a6:	f7ff fe9d 	bl	80016e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019aa:	f003 fd21 	bl	80053f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ae:	f7ff fcd1 	bl	8001354 <main>
  bx  lr    
 80019b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80019b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019bc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80019c0:	0800a36c 	.word	0x0800a36c
  ldr r2, =_sbss
 80019c4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80019c8:	20000380 	.word	0x20000380

080019cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019cc:	e7fe      	b.n	80019cc <ADC_IRQHandler>
	...

080019d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019d4:	4b0e      	ldr	r3, [pc, #56]	; (8001a10 <HAL_Init+0x40>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a0d      	ldr	r2, [pc, #52]	; (8001a10 <HAL_Init+0x40>)
 80019da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019e0:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <HAL_Init+0x40>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <HAL_Init+0x40>)
 80019e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ec:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <HAL_Init+0x40>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_Init+0x40>)
 80019f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019f8:	2003      	movs	r0, #3
 80019fa:	f000 fd3d 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019fe:	200f      	movs	r0, #15
 8001a00:	f000 f808 	bl	8001a14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a04:	f7ff fd54 	bl	80014b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023c00 	.word	0x40023c00

08001a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a1c:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <HAL_InitTick+0x54>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_InitTick+0x58>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 fd55 	bl	80024e2 <HAL_SYSTICK_Config>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e00e      	b.n	8001a60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b0f      	cmp	r3, #15
 8001a46:	d80a      	bhi.n	8001a5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a50:	f000 fd1d 	bl	800248e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a54:	4a06      	ldr	r2, [pc, #24]	; (8001a70 <HAL_InitTick+0x5c>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e000      	b.n	8001a60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	20000008 	.word	0x20000008
 8001a70:	20000004 	.word	0x20000004

08001a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_IncTick+0x20>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <HAL_IncTick+0x24>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4413      	add	r3, r2
 8001a84:	4a04      	ldr	r2, [pc, #16]	; (8001a98 <HAL_IncTick+0x24>)
 8001a86:	6013      	str	r3, [r2, #0]
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000008 	.word	0x20000008
 8001a98:	2000036c 	.word	0x2000036c

08001a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	; (8001ab0 <HAL_GetTick+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	2000036c 	.word	0x2000036c

08001ab4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e033      	b.n	8001b32 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff faf0 	bl	80010b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d118      	bne.n	8001b24 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001afa:	f023 0302 	bic.w	r3, r3, #2
 8001afe:	f043 0202 	orr.w	r2, r3, #2
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f000 fa68 	bl	8001fdc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b16:	f023 0303 	bic.w	r3, r3, #3
 8001b1a:	f043 0201 	orr.w	r2, r3, #1
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	641a      	str	r2, [r3, #64]	; 0x40
 8001b22:	e001      	b.n	8001b28 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d101      	bne.n	8001b5a <HAL_ADC_Start_DMA+0x1e>
 8001b56:	2302      	movs	r3, #2
 8001b58:	e0e9      	b.n	8001d2e <HAL_ADC_Start_DMA+0x1f2>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d018      	beq.n	8001ba2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0201 	orr.w	r2, r2, #1
 8001b7e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b80:	4b6d      	ldr	r3, [pc, #436]	; (8001d38 <HAL_ADC_Start_DMA+0x1fc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a6d      	ldr	r2, [pc, #436]	; (8001d3c <HAL_ADC_Start_DMA+0x200>)
 8001b86:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8a:	0c9a      	lsrs	r2, r3, #18
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4413      	add	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001b94:	e002      	b.n	8001b9c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f9      	bne.n	8001b96 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001bb0:	d107      	bne.n	8001bc2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001bc0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	f040 80a1 	bne.w	8001d14 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001bda:	f023 0301 	bic.w	r3, r3, #1
 8001bde:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d007      	beq.n	8001c04 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bfc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c10:	d106      	bne.n	8001c20 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f023 0206 	bic.w	r2, r3, #6
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	645a      	str	r2, [r3, #68]	; 0x44
 8001c1e:	e002      	b.n	8001c26 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2200      	movs	r2, #0
 8001c24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c2e:	4b44      	ldr	r3, [pc, #272]	; (8001d40 <HAL_ADC_Start_DMA+0x204>)
 8001c30:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c36:	4a43      	ldr	r2, [pc, #268]	; (8001d44 <HAL_ADC_Start_DMA+0x208>)
 8001c38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c3e:	4a42      	ldr	r2, [pc, #264]	; (8001d48 <HAL_ADC_Start_DMA+0x20c>)
 8001c40:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c46:	4a41      	ldr	r2, [pc, #260]	; (8001d4c <HAL_ADC_Start_DMA+0x210>)
 8001c48:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001c52:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001c62:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689a      	ldr	r2, [r3, #8]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c72:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	334c      	adds	r3, #76	; 0x4c
 8001c7e:	4619      	mov	r1, r3
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f000 fdd0 	bl	8002828 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 031f 	and.w	r3, r3, #31
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d12a      	bne.n	8001cea <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a2d      	ldr	r2, [pc, #180]	; (8001d50 <HAL_ADC_Start_DMA+0x214>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d015      	beq.n	8001cca <HAL_ADC_Start_DMA+0x18e>
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a2c      	ldr	r2, [pc, #176]	; (8001d54 <HAL_ADC_Start_DMA+0x218>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d105      	bne.n	8001cb4 <HAL_ADC_Start_DMA+0x178>
 8001ca8:	4b25      	ldr	r3, [pc, #148]	; (8001d40 <HAL_ADC_Start_DMA+0x204>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 031f 	and.w	r3, r3, #31
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d00a      	beq.n	8001cca <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a27      	ldr	r2, [pc, #156]	; (8001d58 <HAL_ADC_Start_DMA+0x21c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d136      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
 8001cbe:	4b20      	ldr	r3, [pc, #128]	; (8001d40 <HAL_ADC_Start_DMA+0x204>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 0310 	and.w	r3, r3, #16
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d130      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d129      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	e020      	b.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a18      	ldr	r2, [pc, #96]	; (8001d50 <HAL_ADC_Start_DMA+0x214>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d11b      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d114      	bne.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d10:	609a      	str	r2, [r3, #8]
 8001d12:	e00b      	b.n	8001d2c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d18:	f043 0210 	orr.w	r2, r3, #16
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d24:	f043 0201 	orr.w	r2, r3, #1
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	431bde83 	.word	0x431bde83
 8001d40:	40012300 	.word	0x40012300
 8001d44:	080021d5 	.word	0x080021d5
 8001d48:	0800228f 	.word	0x0800228f
 8001d4c:	080022ab 	.word	0x080022ab
 8001d50:	40012000 	.word	0x40012000
 8001d54:	40012100 	.word	0x40012100
 8001d58:	40012200 	.word	0x40012200

08001d5c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d101      	bne.n	8001db4 <HAL_ADC_ConfigChannel+0x1c>
 8001db0:	2302      	movs	r3, #2
 8001db2:	e105      	b.n	8001fc0 <HAL_ADC_ConfigChannel+0x228>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b09      	cmp	r3, #9
 8001dc2:	d925      	bls.n	8001e10 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68d9      	ldr	r1, [r3, #12]
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	4413      	add	r3, r2
 8001dd8:	3b1e      	subs	r3, #30
 8001dda:	2207      	movs	r2, #7
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43da      	mvns	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	400a      	ands	r2, r1
 8001de8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68d9      	ldr	r1, [r3, #12]
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4403      	add	r3, r0
 8001e02:	3b1e      	subs	r3, #30
 8001e04:	409a      	lsls	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	e022      	b.n	8001e56 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6919      	ldr	r1, [r3, #16]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4613      	mov	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	2207      	movs	r2, #7
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	400a      	ands	r2, r1
 8001e32:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6919      	ldr	r1, [r3, #16]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	4618      	mov	r0, r3
 8001e46:	4603      	mov	r3, r0
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4403      	add	r3, r0
 8001e4c:	409a      	lsls	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b06      	cmp	r3, #6
 8001e5c:	d824      	bhi.n	8001ea8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685a      	ldr	r2, [r3, #4]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	3b05      	subs	r3, #5
 8001e70:	221f      	movs	r2, #31
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	43da      	mvns	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	4613      	mov	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	3b05      	subs	r3, #5
 8001e9a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	635a      	str	r2, [r3, #52]	; 0x34
 8001ea6:	e04c      	b.n	8001f42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	2b0c      	cmp	r3, #12
 8001eae:	d824      	bhi.n	8001efa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	3b23      	subs	r3, #35	; 0x23
 8001ec2:	221f      	movs	r2, #31
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	43da      	mvns	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	400a      	ands	r2, r1
 8001ed0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	4618      	mov	r0, r3
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685a      	ldr	r2, [r3, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	3b23      	subs	r3, #35	; 0x23
 8001eec:	fa00 f203 	lsl.w	r2, r0, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
 8001ef8:	e023      	b.n	8001f42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	3b41      	subs	r3, #65	; 0x41
 8001f0c:	221f      	movs	r2, #31
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43da      	mvns	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	400a      	ands	r2, r1
 8001f1a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	3b41      	subs	r3, #65	; 0x41
 8001f36:	fa00 f203 	lsl.w	r2, r0, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f42:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <HAL_ADC_ConfigChannel+0x234>)
 8001f44:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <HAL_ADC_ConfigChannel+0x238>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d109      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1cc>
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b12      	cmp	r3, #18
 8001f56:	d105      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a19      	ldr	r2, [pc, #100]	; (8001fd0 <HAL_ADC_ConfigChannel+0x238>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d123      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x21e>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b10      	cmp	r3, #16
 8001f74:	d003      	beq.n	8001f7e <HAL_ADC_ConfigChannel+0x1e6>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b11      	cmp	r3, #17
 8001f7c:	d11b      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2b10      	cmp	r3, #16
 8001f90:	d111      	bne.n	8001fb6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f92:	4b10      	ldr	r3, [pc, #64]	; (8001fd4 <HAL_ADC_ConfigChannel+0x23c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a10      	ldr	r2, [pc, #64]	; (8001fd8 <HAL_ADC_ConfigChannel+0x240>)
 8001f98:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9c:	0c9a      	lsrs	r2, r3, #18
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	4413      	add	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fa8:	e002      	b.n	8001fb0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	3b01      	subs	r3, #1
 8001fae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1f9      	bne.n	8001faa <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3714      	adds	r7, #20
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	40012300 	.word	0x40012300
 8001fd0:	40012000 	.word	0x40012000
 8001fd4:	20000000 	.word	0x20000000
 8001fd8:	431bde83 	.word	0x431bde83

08001fdc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fe4:	4b79      	ldr	r3, [pc, #484]	; (80021cc <ADC_Init+0x1f0>)
 8001fe6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	431a      	orrs	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002010:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6859      	ldr	r1, [r3, #4]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	021a      	lsls	r2, r3, #8
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	430a      	orrs	r2, r1
 8002024:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002034:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002056:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6899      	ldr	r1, [r3, #8]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	430a      	orrs	r2, r1
 8002068:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	4a58      	ldr	r2, [pc, #352]	; (80021d0 <ADC_Init+0x1f4>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d022      	beq.n	80020ba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689a      	ldr	r2, [r3, #8]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002082:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6899      	ldr	r1, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6899      	ldr	r1, [r3, #8]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	e00f      	b.n	80020da <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	689a      	ldr	r2, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0202 	bic.w	r2, r2, #2
 80020e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6899      	ldr	r1, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	7e1b      	ldrb	r3, [r3, #24]
 80020f4:	005a      	lsls	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01b      	beq.n	8002140 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002116:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002126:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6859      	ldr	r1, [r3, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002132:	3b01      	subs	r3, #1
 8002134:	035a      	lsls	r2, r3, #13
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	430a      	orrs	r2, r1
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	e007      	b.n	8002150 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800214e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800215e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	3b01      	subs	r3, #1
 800216c:	051a      	lsls	r2, r3, #20
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002184:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6899      	ldr	r1, [r3, #8]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002192:	025a      	lsls	r2, r3, #9
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6899      	ldr	r1, [r3, #8]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	029a      	lsls	r2, r3, #10
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	609a      	str	r2, [r3, #8]
}
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	40012300 	.word	0x40012300
 80021d0:	0f000001 	.word	0x0f000001

080021d4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d13c      	bne.n	8002268 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d12b      	bne.n	8002260 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800220c:	2b00      	cmp	r3, #0
 800220e:	d127      	bne.n	8002260 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002216:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800221a:	2b00      	cmp	r3, #0
 800221c:	d006      	beq.n	800222c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002228:	2b00      	cmp	r3, #0
 800222a:	d119      	bne.n	8002260 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0220 	bic.w	r2, r2, #32
 800223a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002240:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d105      	bne.n	8002260 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	f043 0201 	orr.w	r2, r3, #1
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f7ff fd7b 	bl	8001d5c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002266:	e00e      	b.n	8002286 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226c:	f003 0310 	and.w	r3, r3, #16
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f7ff fd85 	bl	8001d84 <HAL_ADC_ErrorCallback>
}
 800227a:	e004      	b.n	8002286 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4798      	blx	r3
}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800228e:	b580      	push	{r7, lr}
 8002290:	b084      	sub	sp, #16
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800229a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800229c:	68f8      	ldr	r0, [r7, #12]
 800229e:	f7ff fd67 	bl	8001d70 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2240      	movs	r2, #64	; 0x40
 80022bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c2:	f043 0204 	orr.w	r2, r3, #4
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80022ca:	68f8      	ldr	r0, [r7, #12]
 80022cc:	f7ff fd5a 	bl	8001d84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80022d0:	bf00      	nop
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <__NVIC_SetPriorityGrouping+0x44>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022f4:	4013      	ands	r3, r2
 80022f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800230a:	4a04      	ldr	r2, [pc, #16]	; (800231c <__NVIC_SetPriorityGrouping+0x44>)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	60d3      	str	r3, [r2, #12]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002324:	4b04      	ldr	r3, [pc, #16]	; (8002338 <__NVIC_GetPriorityGrouping+0x18>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	f003 0307 	and.w	r3, r3, #7
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	2b00      	cmp	r3, #0
 800234c:	db0b      	blt.n	8002366 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	f003 021f 	and.w	r2, r3, #31
 8002354:	4907      	ldr	r1, [pc, #28]	; (8002374 <__NVIC_EnableIRQ+0x38>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	2001      	movs	r0, #1
 800235e:	fa00 f202 	lsl.w	r2, r0, r2
 8002362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000e100 	.word	0xe000e100

08002378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	6039      	str	r1, [r7, #0]
 8002382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	2b00      	cmp	r3, #0
 800238a:	db0a      	blt.n	80023a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	b2da      	uxtb	r2, r3
 8002390:	490c      	ldr	r1, [pc, #48]	; (80023c4 <__NVIC_SetPriority+0x4c>)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	0112      	lsls	r2, r2, #4
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	440b      	add	r3, r1
 800239c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a0:	e00a      	b.n	80023b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4908      	ldr	r1, [pc, #32]	; (80023c8 <__NVIC_SetPriority+0x50>)
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	3b04      	subs	r3, #4
 80023b0:	0112      	lsls	r2, r2, #4
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	440b      	add	r3, r1
 80023b6:	761a      	strb	r2, [r3, #24]
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	e000e100 	.word	0xe000e100
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b089      	sub	sp, #36	; 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f1c3 0307 	rsb	r3, r3, #7
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	bf28      	it	cs
 80023ea:	2304      	movcs	r3, #4
 80023ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3304      	adds	r3, #4
 80023f2:	2b06      	cmp	r3, #6
 80023f4:	d902      	bls.n	80023fc <NVIC_EncodePriority+0x30>
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	3b03      	subs	r3, #3
 80023fa:	e000      	b.n	80023fe <NVIC_EncodePriority+0x32>
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	f04f 32ff 	mov.w	r2, #4294967295
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43da      	mvns	r2, r3
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	401a      	ands	r2, r3
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002414:	f04f 31ff 	mov.w	r1, #4294967295
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	fa01 f303 	lsl.w	r3, r1, r3
 800241e:	43d9      	mvns	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002424:	4313      	orrs	r3, r2
         );
}
 8002426:	4618      	mov	r0, r3
 8002428:	3724      	adds	r7, #36	; 0x24
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
	...

08002434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002444:	d301      	bcc.n	800244a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002446:	2301      	movs	r3, #1
 8002448:	e00f      	b.n	800246a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244a:	4a0a      	ldr	r2, [pc, #40]	; (8002474 <SysTick_Config+0x40>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002452:	210f      	movs	r1, #15
 8002454:	f04f 30ff 	mov.w	r0, #4294967295
 8002458:	f7ff ff8e 	bl	8002378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <SysTick_Config+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002462:	4b04      	ldr	r3, [pc, #16]	; (8002474 <SysTick_Config+0x40>)
 8002464:	2207      	movs	r2, #7
 8002466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	e000e010 	.word	0xe000e010

08002478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff29 	bl	80022d8 <__NVIC_SetPriorityGrouping>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff3e 	bl	8002320 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff8e 	bl	80023cc <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5d 	bl	8002378 <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff31 	bl	800233c <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa2 	bl	8002434 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b082      	sub	sp, #8
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e014      	b.n	8002536 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	791b      	ldrb	r3, [r3, #4]
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d105      	bne.n	8002522 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fe fe77 	bl	8001210 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2202      	movs	r2, #2
 8002526:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800253e:	b480      	push	{r7}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	795b      	ldrb	r3, [r3, #5]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_DAC_Start+0x16>
 8002550:	2302      	movs	r3, #2
 8002552:	e040      	b.n	80025d6 <HAL_DAC_Start+0x98>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2202      	movs	r2, #2
 800255e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	6819      	ldr	r1, [r3, #0]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	f003 0310 	and.w	r3, r3, #16
 800256c:	2201      	movs	r2, #1
 800256e:	409a      	lsls	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d10f      	bne.n	800259e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002588:	2b3c      	cmp	r3, #60	; 0x3c
 800258a:	d11d      	bne.n	80025c8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	605a      	str	r2, [r3, #4]
 800259c:	e014      	b.n	80025c8 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	f003 0310 	and.w	r3, r3, #16
 80025ae:	213c      	movs	r1, #60	; 0x3c
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d107      	bne.n	80025c8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0202 	orr.w	r2, r2, #2
 80025c6:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b087      	sub	sp, #28
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	60f8      	str	r0, [r7, #12]
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	607a      	str	r2, [r7, #4]
 80025ee:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d105      	bne.n	800260c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	3308      	adds	r3, #8
 8002608:	617b      	str	r3, [r7, #20]
 800260a:	e004      	b.n	8002616 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4413      	add	r3, r2
 8002612:	3314      	adds	r3, #20
 8002614:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	461a      	mov	r2, r3
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	371c      	adds	r7, #28
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800262c:	b480      	push	{r7}
 800262e:	b087      	sub	sp, #28
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	795b      	ldrb	r3, [r3, #5]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <HAL_DAC_ConfigChannel+0x18>
 8002640:	2302      	movs	r3, #2
 8002642:	e03c      	b.n	80026be <HAL_DAC_ConfigChannel+0x92>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2201      	movs	r2, #1
 8002648:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2202      	movs	r2, #2
 800264e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f003 0310 	and.w	r3, r3, #16
 800265e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43db      	mvns	r3, r3
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	4013      	ands	r3, r2
 800266c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	4313      	orrs	r3, r2
 800268a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	697a      	ldr	r2, [r7, #20]
 8002692:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6819      	ldr	r1, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f003 0310 	and.w	r3, r3, #16
 80026a0:	22c0      	movs	r2, #192	; 0xc0
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	400a      	ands	r2, r1
 80026ae:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2201      	movs	r2, #1
 80026b4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	371c      	adds	r7, #28
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
	...

080026cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026d8:	f7ff f9e0 	bl	8001a9c <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e099      	b.n	800281c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2202      	movs	r2, #2
 80026ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0201 	bic.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002708:	e00f      	b.n	800272a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800270a:	f7ff f9c7 	bl	8001a9c <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b05      	cmp	r3, #5
 8002716:	d908      	bls.n	800272a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2220      	movs	r2, #32
 800271c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2203      	movs	r2, #3
 8002722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e078      	b.n	800281c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e8      	bne.n	800270a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	4b38      	ldr	r3, [pc, #224]	; (8002824 <HAL_DMA_Init+0x158>)
 8002744:	4013      	ands	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002756:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	4313      	orrs	r3, r2
 800277a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002780:	2b04      	cmp	r3, #4
 8002782:	d107      	bne.n	8002794 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	4313      	orrs	r3, r2
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	4313      	orrs	r3, r2
 8002792:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f023 0307 	bic.w	r3, r3, #7
 80027aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d117      	bne.n	80027ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00e      	beq.n	80027ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 fb01 	bl	8002dd8 <DMA_CheckFifoParam>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2240      	movs	r2, #64	; 0x40
 80027e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80027ea:	2301      	movs	r3, #1
 80027ec:	e016      	b.n	800281c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 fab8 	bl	8002d6c <DMA_CalcBaseAndBitshift>
 80027fc:	4603      	mov	r3, r0
 80027fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002804:	223f      	movs	r2, #63	; 0x3f
 8002806:	409a      	lsls	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	f010803f 	.word	0xf010803f

08002828 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002846:	2b01      	cmp	r3, #1
 8002848:	d101      	bne.n	800284e <HAL_DMA_Start_IT+0x26>
 800284a:	2302      	movs	r3, #2
 800284c:	e040      	b.n	80028d0 <HAL_DMA_Start_IT+0xa8>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b01      	cmp	r3, #1
 8002860:	d12f      	bne.n	80028c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2202      	movs	r2, #2
 8002866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	68b9      	ldr	r1, [r7, #8]
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 fa4a 	bl	8002d10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002880:	223f      	movs	r2, #63	; 0x3f
 8002882:	409a      	lsls	r2, r3
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0216 	orr.w	r2, r2, #22
 8002896:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	2b00      	cmp	r3, #0
 800289e:	d007      	beq.n	80028b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0208 	orr.w	r2, r2, #8
 80028ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	e005      	b.n	80028ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028ca:	2302      	movs	r3, #2
 80028cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028e6:	f7ff f8d9 	bl	8001a9c <HAL_GetTick>
 80028ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d008      	beq.n	800290a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2280      	movs	r2, #128	; 0x80
 80028fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e052      	b.n	80029b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0216 	bic.w	r2, r2, #22
 8002918:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	695a      	ldr	r2, [r3, #20]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002928:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	2b00      	cmp	r3, #0
 8002930:	d103      	bne.n	800293a <HAL_DMA_Abort+0x62>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002936:	2b00      	cmp	r3, #0
 8002938:	d007      	beq.n	800294a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0208 	bic.w	r2, r2, #8
 8002948:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0201 	bic.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800295a:	e013      	b.n	8002984 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800295c:	f7ff f89e 	bl	8001a9c <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b05      	cmp	r3, #5
 8002968:	d90c      	bls.n	8002984 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2220      	movs	r2, #32
 800296e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2203      	movs	r2, #3
 8002974:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e015      	b.n	80029b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1e4      	bne.n	800295c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002996:	223f      	movs	r2, #63	; 0x3f
 8002998:	409a      	lsls	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d004      	beq.n	80029d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2280      	movs	r2, #128	; 0x80
 80029d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e00c      	b.n	80029f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2205      	movs	r2, #5
 80029da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 0201 	bic.w	r2, r2, #1
 80029ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a08:	4b8e      	ldr	r3, [pc, #568]	; (8002c44 <HAL_DMA_IRQHandler+0x248>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a8e      	ldr	r2, [pc, #568]	; (8002c48 <HAL_DMA_IRQHandler+0x24c>)
 8002a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a12:	0a9b      	lsrs	r3, r3, #10
 8002a14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a26:	2208      	movs	r2, #8
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d01a      	beq.n	8002a68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d013      	beq.n	8002a68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 0204 	bic.w	r2, r2, #4
 8002a4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a54:	2208      	movs	r2, #8
 8002a56:	409a      	lsls	r2, r3
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a60:	f043 0201 	orr.w	r2, r3, #1
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	409a      	lsls	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d012      	beq.n	8002a9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00b      	beq.n	8002a9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	409a      	lsls	r2, r3
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a96:	f043 0202 	orr.w	r2, r3, #2
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa2:	2204      	movs	r2, #4
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d012      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00b      	beq.n	8002ad4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002acc:	f043 0204 	orr.w	r2, r3, #4
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad8:	2210      	movs	r2, #16
 8002ada:	409a      	lsls	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d043      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0308 	and.w	r3, r3, #8
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d03c      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af6:	2210      	movs	r2, #16
 8002af8:	409a      	lsls	r2, r3
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d018      	beq.n	8002b3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d108      	bne.n	8002b2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d024      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	4798      	blx	r3
 8002b2a:	e01f      	b.n	8002b6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d01b      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	4798      	blx	r3
 8002b3c:	e016      	b.n	8002b6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d107      	bne.n	8002b5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 0208 	bic.w	r2, r2, #8
 8002b5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b70:	2220      	movs	r2, #32
 8002b72:	409a      	lsls	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 808f 	beq.w	8002c9c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0310 	and.w	r3, r3, #16
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 8087 	beq.w	8002c9c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b92:	2220      	movs	r2, #32
 8002b94:	409a      	lsls	r2, r3
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b05      	cmp	r3, #5
 8002ba4:	d136      	bne.n	8002c14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0216 	bic.w	r2, r2, #22
 8002bb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	695a      	ldr	r2, [r3, #20]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d103      	bne.n	8002bd6 <HAL_DMA_IRQHandler+0x1da>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d007      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f022 0208 	bic.w	r2, r2, #8
 8002be4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bea:	223f      	movs	r2, #63	; 0x3f
 8002bec:	409a      	lsls	r2, r3
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d07e      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	4798      	blx	r3
        }
        return;
 8002c12:	e079      	b.n	8002d08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d01d      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d10d      	bne.n	8002c4c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d031      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	4798      	blx	r3
 8002c40:	e02c      	b.n	8002c9c <HAL_DMA_IRQHandler+0x2a0>
 8002c42:	bf00      	nop
 8002c44:	20000000 	.word	0x20000000
 8002c48:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d023      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	4798      	blx	r3
 8002c5c:	e01e      	b.n	8002c9c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d10f      	bne.n	8002c8c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0210 	bic.w	r2, r2, #16
 8002c7a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d032      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d022      	beq.n	8002cf6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2205      	movs	r2, #5
 8002cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0201 	bic.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d307      	bcc.n	8002ce4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f2      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0x2cc>
 8002ce2:	e000      	b.n	8002ce6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ce4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d005      	beq.n	8002d0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	4798      	blx	r3
 8002d06:	e000      	b.n	8002d0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d08:	bf00      	nop
    }
  }
}
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	2b40      	cmp	r3, #64	; 0x40
 8002d3c:	d108      	bne.n	8002d50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d4e:	e007      	b.n	8002d60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	60da      	str	r2, [r3, #12]
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	3b10      	subs	r3, #16
 8002d7c:	4a14      	ldr	r2, [pc, #80]	; (8002dd0 <DMA_CalcBaseAndBitshift+0x64>)
 8002d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d82:	091b      	lsrs	r3, r3, #4
 8002d84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d86:	4a13      	ldr	r2, [pc, #76]	; (8002dd4 <DMA_CalcBaseAndBitshift+0x68>)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d909      	bls.n	8002dae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002da2:	f023 0303 	bic.w	r3, r3, #3
 8002da6:	1d1a      	adds	r2, r3, #4
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	659a      	str	r2, [r3, #88]	; 0x58
 8002dac:	e007      	b.n	8002dbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002db6:	f023 0303 	bic.w	r3, r3, #3
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	aaaaaaab 	.word	0xaaaaaaab
 8002dd4:	08009ea8 	.word	0x08009ea8

08002dd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d11f      	bne.n	8002e32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2b03      	cmp	r3, #3
 8002df6:	d856      	bhi.n	8002ea6 <DMA_CheckFifoParam+0xce>
 8002df8:	a201      	add	r2, pc, #4	; (adr r2, 8002e00 <DMA_CheckFifoParam+0x28>)
 8002dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfe:	bf00      	nop
 8002e00:	08002e11 	.word	0x08002e11
 8002e04:	08002e23 	.word	0x08002e23
 8002e08:	08002e11 	.word	0x08002e11
 8002e0c:	08002ea7 	.word	0x08002ea7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d046      	beq.n	8002eaa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e20:	e043      	b.n	8002eaa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e2a:	d140      	bne.n	8002eae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e30:	e03d      	b.n	8002eae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e3a:	d121      	bne.n	8002e80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b03      	cmp	r3, #3
 8002e40:	d837      	bhi.n	8002eb2 <DMA_CheckFifoParam+0xda>
 8002e42:	a201      	add	r2, pc, #4	; (adr r2, 8002e48 <DMA_CheckFifoParam+0x70>)
 8002e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e48:	08002e59 	.word	0x08002e59
 8002e4c:	08002e5f 	.word	0x08002e5f
 8002e50:	08002e59 	.word	0x08002e59
 8002e54:	08002e71 	.word	0x08002e71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e5c:	e030      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d025      	beq.n	8002eb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e6e:	e022      	b.n	8002eb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e78:	d11f      	bne.n	8002eba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e7e:	e01c      	b.n	8002eba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d903      	bls.n	8002e8e <DMA_CheckFifoParam+0xb6>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d003      	beq.n	8002e94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e8c:	e018      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
      break;
 8002e92:	e015      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00e      	beq.n	8002ebe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ea4:	e00b      	b.n	8002ebe <DMA_CheckFifoParam+0xe6>
      break;
 8002ea6:	bf00      	nop
 8002ea8:	e00a      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eaa:	bf00      	nop
 8002eac:	e008      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eae:	bf00      	nop
 8002eb0:	e006      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb2:	bf00      	nop
 8002eb4:	e004      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e002      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eba:	bf00      	nop
 8002ebc:	e000      	b.n	8002ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ebe:	bf00      	nop
    }
  } 
  
  return status; 
 8002ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop

08002ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	; 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61fb      	str	r3, [r7, #28]
 8002eea:	e16b      	b.n	80031c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002eec:	2201      	movs	r2, #1
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	4013      	ands	r3, r2
 8002efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	f040 815a 	bne.w	80031be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d005      	beq.n	8002f22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d130      	bne.n	8002f84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	4013      	ands	r3, r2
 8002f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f58:	2201      	movs	r2, #1
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4013      	ands	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	091b      	lsrs	r3, r3, #4
 8002f6e:	f003 0201 	and.w	r2, r3, #1
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	d017      	beq.n	8002fc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa0:	43db      	mvns	r3, r3
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d123      	bne.n	8003014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	08da      	lsrs	r2, r3, #3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3208      	adds	r2, #8
 8002fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	220f      	movs	r2, #15
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4013      	ands	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	08da      	lsrs	r2, r3, #3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	3208      	adds	r2, #8
 800300e:	69b9      	ldr	r1, [r7, #24]
 8003010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	2203      	movs	r2, #3
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f003 0203 	and.w	r2, r3, #3
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003050:	2b00      	cmp	r3, #0
 8003052:	f000 80b4 	beq.w	80031be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	4b60      	ldr	r3, [pc, #384]	; (80031dc <HAL_GPIO_Init+0x30c>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305e:	4a5f      	ldr	r2, [pc, #380]	; (80031dc <HAL_GPIO_Init+0x30c>)
 8003060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003064:	6453      	str	r3, [r2, #68]	; 0x44
 8003066:	4b5d      	ldr	r3, [pc, #372]	; (80031dc <HAL_GPIO_Init+0x30c>)
 8003068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003072:	4a5b      	ldr	r2, [pc, #364]	; (80031e0 <HAL_GPIO_Init+0x310>)
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	089b      	lsrs	r3, r3, #2
 8003078:	3302      	adds	r3, #2
 800307a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	220f      	movs	r2, #15
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43db      	mvns	r3, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4013      	ands	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a52      	ldr	r2, [pc, #328]	; (80031e4 <HAL_GPIO_Init+0x314>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d02b      	beq.n	80030f6 <HAL_GPIO_Init+0x226>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a51      	ldr	r2, [pc, #324]	; (80031e8 <HAL_GPIO_Init+0x318>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d025      	beq.n	80030f2 <HAL_GPIO_Init+0x222>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a50      	ldr	r2, [pc, #320]	; (80031ec <HAL_GPIO_Init+0x31c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d01f      	beq.n	80030ee <HAL_GPIO_Init+0x21e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a4f      	ldr	r2, [pc, #316]	; (80031f0 <HAL_GPIO_Init+0x320>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d019      	beq.n	80030ea <HAL_GPIO_Init+0x21a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a4e      	ldr	r2, [pc, #312]	; (80031f4 <HAL_GPIO_Init+0x324>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d013      	beq.n	80030e6 <HAL_GPIO_Init+0x216>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a4d      	ldr	r2, [pc, #308]	; (80031f8 <HAL_GPIO_Init+0x328>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00d      	beq.n	80030e2 <HAL_GPIO_Init+0x212>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a4c      	ldr	r2, [pc, #304]	; (80031fc <HAL_GPIO_Init+0x32c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d007      	beq.n	80030de <HAL_GPIO_Init+0x20e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a4b      	ldr	r2, [pc, #300]	; (8003200 <HAL_GPIO_Init+0x330>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d101      	bne.n	80030da <HAL_GPIO_Init+0x20a>
 80030d6:	2307      	movs	r3, #7
 80030d8:	e00e      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030da:	2308      	movs	r3, #8
 80030dc:	e00c      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030de:	2306      	movs	r3, #6
 80030e0:	e00a      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030e2:	2305      	movs	r3, #5
 80030e4:	e008      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030e6:	2304      	movs	r3, #4
 80030e8:	e006      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030ea:	2303      	movs	r3, #3
 80030ec:	e004      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e002      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <HAL_GPIO_Init+0x228>
 80030f6:	2300      	movs	r3, #0
 80030f8:	69fa      	ldr	r2, [r7, #28]
 80030fa:	f002 0203 	and.w	r2, r2, #3
 80030fe:	0092      	lsls	r2, r2, #2
 8003100:	4093      	lsls	r3, r2
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4313      	orrs	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003108:	4935      	ldr	r1, [pc, #212]	; (80031e0 <HAL_GPIO_Init+0x310>)
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	089b      	lsrs	r3, r3, #2
 800310e:	3302      	adds	r3, #2
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003116:	4b3b      	ldr	r3, [pc, #236]	; (8003204 <HAL_GPIO_Init+0x334>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	43db      	mvns	r3, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4013      	ands	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800313a:	4a32      	ldr	r2, [pc, #200]	; (8003204 <HAL_GPIO_Init+0x334>)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003140:	4b30      	ldr	r3, [pc, #192]	; (8003204 <HAL_GPIO_Init+0x334>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	43db      	mvns	r3, r3
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4013      	ands	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003164:	4a27      	ldr	r2, [pc, #156]	; (8003204 <HAL_GPIO_Init+0x334>)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800316a:	4b26      	ldr	r3, [pc, #152]	; (8003204 <HAL_GPIO_Init+0x334>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	43db      	mvns	r3, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4013      	ands	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800318e:	4a1d      	ldr	r2, [pc, #116]	; (8003204 <HAL_GPIO_Init+0x334>)
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003194:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <HAL_GPIO_Init+0x334>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	43db      	mvns	r3, r3
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4013      	ands	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031b8:	4a12      	ldr	r2, [pc, #72]	; (8003204 <HAL_GPIO_Init+0x334>)
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	3301      	adds	r3, #1
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	2b0f      	cmp	r3, #15
 80031c8:	f67f ae90 	bls.w	8002eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031cc:	bf00      	nop
 80031ce:	bf00      	nop
 80031d0:	3724      	adds	r7, #36	; 0x24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	40023800 	.word	0x40023800
 80031e0:	40013800 	.word	0x40013800
 80031e4:	40020000 	.word	0x40020000
 80031e8:	40020400 	.word	0x40020400
 80031ec:	40020800 	.word	0x40020800
 80031f0:	40020c00 	.word	0x40020c00
 80031f4:	40021000 	.word	0x40021000
 80031f8:	40021400 	.word	0x40021400
 80031fc:	40021800 	.word	0x40021800
 8003200:	40021c00 	.word	0x40021c00
 8003204:	40013c00 	.word	0x40013c00

08003208 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e267      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d075      	beq.n	8003312 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003226:	4b88      	ldr	r3, [pc, #544]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b04      	cmp	r3, #4
 8003230:	d00c      	beq.n	800324c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003232:	4b85      	ldr	r3, [pc, #532]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800323a:	2b08      	cmp	r3, #8
 800323c:	d112      	bne.n	8003264 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800323e:	4b82      	ldr	r3, [pc, #520]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003246:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800324a:	d10b      	bne.n	8003264 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324c:	4b7e      	ldr	r3, [pc, #504]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d05b      	beq.n	8003310 <HAL_RCC_OscConfig+0x108>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d157      	bne.n	8003310 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e242      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800326c:	d106      	bne.n	800327c <HAL_RCC_OscConfig+0x74>
 800326e:	4b76      	ldr	r3, [pc, #472]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a75      	ldr	r2, [pc, #468]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003278:	6013      	str	r3, [r2, #0]
 800327a:	e01d      	b.n	80032b8 <HAL_RCC_OscConfig+0xb0>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003284:	d10c      	bne.n	80032a0 <HAL_RCC_OscConfig+0x98>
 8003286:	4b70      	ldr	r3, [pc, #448]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a6f      	ldr	r2, [pc, #444]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800328c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	4b6d      	ldr	r3, [pc, #436]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a6c      	ldr	r2, [pc, #432]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800329c:	6013      	str	r3, [r2, #0]
 800329e:	e00b      	b.n	80032b8 <HAL_RCC_OscConfig+0xb0>
 80032a0:	4b69      	ldr	r3, [pc, #420]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a68      	ldr	r2, [pc, #416]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032aa:	6013      	str	r3, [r2, #0]
 80032ac:	4b66      	ldr	r3, [pc, #408]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a65      	ldr	r2, [pc, #404]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d013      	beq.n	80032e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7fe fbec 	bl	8001a9c <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032c8:	f7fe fbe8 	bl	8001a9c <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b64      	cmp	r3, #100	; 0x64
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e207      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032da:	4b5b      	ldr	r3, [pc, #364]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0f0      	beq.n	80032c8 <HAL_RCC_OscConfig+0xc0>
 80032e6:	e014      	b.n	8003312 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e8:	f7fe fbd8 	bl	8001a9c <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032f0:	f7fe fbd4 	bl	8001a9c <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b64      	cmp	r3, #100	; 0x64
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e1f3      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003302:	4b51      	ldr	r3, [pc, #324]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1f0      	bne.n	80032f0 <HAL_RCC_OscConfig+0xe8>
 800330e:	e000      	b.n	8003312 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003310:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d063      	beq.n	80033e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800331e:	4b4a      	ldr	r3, [pc, #296]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800332a:	4b47      	ldr	r3, [pc, #284]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003332:	2b08      	cmp	r3, #8
 8003334:	d11c      	bne.n	8003370 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003336:	4b44      	ldr	r3, [pc, #272]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d116      	bne.n	8003370 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003342:	4b41      	ldr	r3, [pc, #260]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_RCC_OscConfig+0x152>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d001      	beq.n	800335a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e1c7      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335a:	4b3b      	ldr	r3, [pc, #236]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	4937      	ldr	r1, [pc, #220]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800336a:	4313      	orrs	r3, r2
 800336c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800336e:	e03a      	b.n	80033e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d020      	beq.n	80033ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003378:	4b34      	ldr	r3, [pc, #208]	; (800344c <HAL_RCC_OscConfig+0x244>)
 800337a:	2201      	movs	r2, #1
 800337c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337e:	f7fe fb8d 	bl	8001a9c <HAL_GetTick>
 8003382:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003384:	e008      	b.n	8003398 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003386:	f7fe fb89 	bl	8001a9c <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e1a8      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003398:	4b2b      	ldr	r3, [pc, #172]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0f0      	beq.n	8003386 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a4:	4b28      	ldr	r3, [pc, #160]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	4925      	ldr	r1, [pc, #148]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	600b      	str	r3, [r1, #0]
 80033b8:	e015      	b.n	80033e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ba:	4b24      	ldr	r3, [pc, #144]	; (800344c <HAL_RCC_OscConfig+0x244>)
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7fe fb6c 	bl	8001a9c <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033c8:	f7fe fb68 	bl	8001a9c <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e187      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033da:	4b1b      	ldr	r3, [pc, #108]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f0      	bne.n	80033c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d036      	beq.n	8003460 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d016      	beq.n	8003428 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033fa:	4b15      	ldr	r3, [pc, #84]	; (8003450 <HAL_RCC_OscConfig+0x248>)
 80033fc:	2201      	movs	r2, #1
 80033fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003400:	f7fe fb4c 	bl	8001a9c <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003408:	f7fe fb48 	bl	8001a9c <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e167      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800341a:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800341c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f0      	beq.n	8003408 <HAL_RCC_OscConfig+0x200>
 8003426:	e01b      	b.n	8003460 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <HAL_RCC_OscConfig+0x248>)
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7fe fb35 	bl	8001a9c <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003434:	e00e      	b.n	8003454 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003436:	f7fe fb31 	bl	8001a9c <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d907      	bls.n	8003454 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e150      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
 8003448:	40023800 	.word	0x40023800
 800344c:	42470000 	.word	0x42470000
 8003450:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003454:	4b88      	ldr	r3, [pc, #544]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003456:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1ea      	bne.n	8003436 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 8097 	beq.w	800359c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800346e:	2300      	movs	r3, #0
 8003470:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003472:	4b81      	ldr	r3, [pc, #516]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10f      	bne.n	800349e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	4b7d      	ldr	r3, [pc, #500]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	4a7c      	ldr	r2, [pc, #496]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348c:	6413      	str	r3, [r2, #64]	; 0x40
 800348e:	4b7a      	ldr	r3, [pc, #488]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800349a:	2301      	movs	r3, #1
 800349c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349e:	4b77      	ldr	r3, [pc, #476]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d118      	bne.n	80034dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034aa:	4b74      	ldr	r3, [pc, #464]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a73      	ldr	r2, [pc, #460]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034b6:	f7fe faf1 	bl	8001a9c <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034be:	f7fe faed 	bl	8001a9c <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e10c      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d0:	4b6a      	ldr	r3, [pc, #424]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0f0      	beq.n	80034be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d106      	bne.n	80034f2 <HAL_RCC_OscConfig+0x2ea>
 80034e4:	4b64      	ldr	r3, [pc, #400]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80034e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e8:	4a63      	ldr	r2, [pc, #396]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	6713      	str	r3, [r2, #112]	; 0x70
 80034f0:	e01c      	b.n	800352c <HAL_RCC_OscConfig+0x324>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2b05      	cmp	r3, #5
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0x30c>
 80034fa:	4b5f      	ldr	r3, [pc, #380]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fe:	4a5e      	ldr	r2, [pc, #376]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003500:	f043 0304 	orr.w	r3, r3, #4
 8003504:	6713      	str	r3, [r2, #112]	; 0x70
 8003506:	4b5c      	ldr	r3, [pc, #368]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350a:	4a5b      	ldr	r2, [pc, #364]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	6713      	str	r3, [r2, #112]	; 0x70
 8003512:	e00b      	b.n	800352c <HAL_RCC_OscConfig+0x324>
 8003514:	4b58      	ldr	r3, [pc, #352]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003518:	4a57      	ldr	r2, [pc, #348]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 800351a:	f023 0301 	bic.w	r3, r3, #1
 800351e:	6713      	str	r3, [r2, #112]	; 0x70
 8003520:	4b55      	ldr	r3, [pc, #340]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003524:	4a54      	ldr	r2, [pc, #336]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003526:	f023 0304 	bic.w	r3, r3, #4
 800352a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d015      	beq.n	8003560 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003534:	f7fe fab2 	bl	8001a9c <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353a:	e00a      	b.n	8003552 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800353c:	f7fe faae 	bl	8001a9c <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	f241 3288 	movw	r2, #5000	; 0x1388
 800354a:	4293      	cmp	r3, r2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e0cb      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003552:	4b49      	ldr	r3, [pc, #292]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0ee      	beq.n	800353c <HAL_RCC_OscConfig+0x334>
 800355e:	e014      	b.n	800358a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003560:	f7fe fa9c 	bl	8001a9c <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003566:	e00a      	b.n	800357e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003568:	f7fe fa98 	bl	8001a9c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	; 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e0b5      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800357e:	4b3e      	ldr	r3, [pc, #248]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1ee      	bne.n	8003568 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800358a:	7dfb      	ldrb	r3, [r7, #23]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d105      	bne.n	800359c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003590:	4b39      	ldr	r3, [pc, #228]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003594:	4a38      	ldr	r2, [pc, #224]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800359a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 80a1 	beq.w	80036e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035a6:	4b34      	ldr	r3, [pc, #208]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 030c 	and.w	r3, r3, #12
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d05c      	beq.n	800366c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d141      	bne.n	800363e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ba:	4b31      	ldr	r3, [pc, #196]	; (8003680 <HAL_RCC_OscConfig+0x478>)
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c0:	f7fe fa6c 	bl	8001a9c <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c8:	f7fe fa68 	bl	8001a9c <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e087      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035da:	4b27      	ldr	r3, [pc, #156]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69da      	ldr	r2, [r3, #28]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	019b      	lsls	r3, r3, #6
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	085b      	lsrs	r3, r3, #1
 80035fe:	3b01      	subs	r3, #1
 8003600:	041b      	lsls	r3, r3, #16
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	061b      	lsls	r3, r3, #24
 800360a:	491b      	ldr	r1, [pc, #108]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 800360c:	4313      	orrs	r3, r2
 800360e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003610:	4b1b      	ldr	r3, [pc, #108]	; (8003680 <HAL_RCC_OscConfig+0x478>)
 8003612:	2201      	movs	r2, #1
 8003614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003616:	f7fe fa41 	bl	8001a9c <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800361c:	e008      	b.n	8003630 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361e:	f7fe fa3d 	bl	8001a9c <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e05c      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003630:	4b11      	ldr	r3, [pc, #68]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0f0      	beq.n	800361e <HAL_RCC_OscConfig+0x416>
 800363c:	e054      	b.n	80036e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363e:	4b10      	ldr	r3, [pc, #64]	; (8003680 <HAL_RCC_OscConfig+0x478>)
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003644:	f7fe fa2a 	bl	8001a9c <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800364c:	f7fe fa26 	bl	8001a9c <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e045      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800365e:	4b06      	ldr	r3, [pc, #24]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x444>
 800366a:	e03d      	b.n	80036e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d107      	bne.n	8003684 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e038      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
 8003678:	40023800 	.word	0x40023800
 800367c:	40007000 	.word	0x40007000
 8003680:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003684:	4b1b      	ldr	r3, [pc, #108]	; (80036f4 <HAL_RCC_OscConfig+0x4ec>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d028      	beq.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800369c:	429a      	cmp	r2, r3
 800369e:	d121      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d11a      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036b4:	4013      	ands	r3, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036bc:	4293      	cmp	r3, r2
 80036be:	d111      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ca:	085b      	lsrs	r3, r3, #1
 80036cc:	3b01      	subs	r3, #1
 80036ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d107      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e000      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40023800 	.word	0x40023800

080036f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0cc      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800370c:	4b68      	ldr	r3, [pc, #416]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d90c      	bls.n	8003734 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800371a:	4b65      	ldr	r3, [pc, #404]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	b2d2      	uxtb	r2, r2
 8003720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b63      	ldr	r3, [pc, #396]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0b8      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d020      	beq.n	8003782 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800374c:	4b59      	ldr	r3, [pc, #356]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	4a58      	ldr	r2, [pc, #352]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003756:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003764:	4b53      	ldr	r3, [pc, #332]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	4a52      	ldr	r2, [pc, #328]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800376e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003770:	4b50      	ldr	r3, [pc, #320]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	494d      	ldr	r1, [pc, #308]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d044      	beq.n	8003818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d107      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	4b47      	ldr	r3, [pc, #284]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d119      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e07f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d003      	beq.n	80037b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	d107      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b6:	4b3f      	ldr	r3, [pc, #252]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d109      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e06f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c6:	4b3b      	ldr	r3, [pc, #236]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e067      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037d6:	4b37      	ldr	r3, [pc, #220]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f023 0203 	bic.w	r2, r3, #3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	4934      	ldr	r1, [pc, #208]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e8:	f7fe f958 	bl	8001a9c <HAL_GetTick>
 80037ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ee:	e00a      	b.n	8003806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037f0:	f7fe f954 	bl	8001a9c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fe:	4293      	cmp	r3, r2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e04f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003806:	4b2b      	ldr	r3, [pc, #172]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 020c 	and.w	r2, r3, #12
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	429a      	cmp	r2, r3
 8003816:	d1eb      	bne.n	80037f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003818:	4b25      	ldr	r3, [pc, #148]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	429a      	cmp	r2, r3
 8003824:	d20c      	bcs.n	8003840 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003826:	4b22      	ldr	r3, [pc, #136]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e032      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800384c:	4b19      	ldr	r3, [pc, #100]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4916      	ldr	r1, [pc, #88]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	4313      	orrs	r3, r2
 800385c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800386a:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	490e      	ldr	r1, [pc, #56]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800387e:	f000 f821 	bl	80038c4 <HAL_RCC_GetSysClockFreq>
 8003882:	4602      	mov	r2, r0
 8003884:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	490a      	ldr	r1, [pc, #40]	; (80038b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003890:	5ccb      	ldrb	r3, [r1, r3]
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	4a09      	ldr	r2, [pc, #36]	; (80038bc <HAL_RCC_ClockConfig+0x1c4>)
 8003898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x1c8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe f8b8 	bl	8001a14 <HAL_InitTick>

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40023c00 	.word	0x40023c00
 80038b4:	40023800 	.word	0x40023800
 80038b8:	08009e90 	.word	0x08009e90
 80038bc:	20000000 	.word	0x20000000
 80038c0:	20000004 	.word	0x20000004

080038c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c8:	b090      	sub	sp, #64	; 0x40
 80038ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	637b      	str	r3, [r7, #52]	; 0x34
 80038d0:	2300      	movs	r3, #0
 80038d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038d4:	2300      	movs	r3, #0
 80038d6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038dc:	4b59      	ldr	r3, [pc, #356]	; (8003a44 <HAL_RCC_GetSysClockFreq+0x180>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 030c 	and.w	r3, r3, #12
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d00d      	beq.n	8003904 <HAL_RCC_GetSysClockFreq+0x40>
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	f200 80a1 	bhi.w	8003a30 <HAL_RCC_GetSysClockFreq+0x16c>
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <HAL_RCC_GetSysClockFreq+0x34>
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d003      	beq.n	80038fe <HAL_RCC_GetSysClockFreq+0x3a>
 80038f6:	e09b      	b.n	8003a30 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038f8:	4b53      	ldr	r3, [pc, #332]	; (8003a48 <HAL_RCC_GetSysClockFreq+0x184>)
 80038fa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80038fc:	e09b      	b.n	8003a36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038fe:	4b53      	ldr	r3, [pc, #332]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x188>)
 8003900:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003902:	e098      	b.n	8003a36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003904:	4b4f      	ldr	r3, [pc, #316]	; (8003a44 <HAL_RCC_GetSysClockFreq+0x180>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800390c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800390e:	4b4d      	ldr	r3, [pc, #308]	; (8003a44 <HAL_RCC_GetSysClockFreq+0x180>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d028      	beq.n	800396c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800391a:	4b4a      	ldr	r3, [pc, #296]	; (8003a44 <HAL_RCC_GetSysClockFreq+0x180>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	099b      	lsrs	r3, r3, #6
 8003920:	2200      	movs	r2, #0
 8003922:	623b      	str	r3, [r7, #32]
 8003924:	627a      	str	r2, [r7, #36]	; 0x24
 8003926:	6a3b      	ldr	r3, [r7, #32]
 8003928:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800392c:	2100      	movs	r1, #0
 800392e:	4b47      	ldr	r3, [pc, #284]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x188>)
 8003930:	fb03 f201 	mul.w	r2, r3, r1
 8003934:	2300      	movs	r3, #0
 8003936:	fb00 f303 	mul.w	r3, r0, r3
 800393a:	4413      	add	r3, r2
 800393c:	4a43      	ldr	r2, [pc, #268]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x188>)
 800393e:	fba0 1202 	umull	r1, r2, r0, r2
 8003942:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003944:	460a      	mov	r2, r1
 8003946:	62ba      	str	r2, [r7, #40]	; 0x28
 8003948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800394a:	4413      	add	r3, r2
 800394c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800394e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003950:	2200      	movs	r2, #0
 8003952:	61bb      	str	r3, [r7, #24]
 8003954:	61fa      	str	r2, [r7, #28]
 8003956:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800395a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800395e:	f7fd f993 	bl	8000c88 <__aeabi_uldivmod>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4613      	mov	r3, r2
 8003968:	63fb      	str	r3, [r7, #60]	; 0x3c
 800396a:	e053      	b.n	8003a14 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800396c:	4b35      	ldr	r3, [pc, #212]	; (8003a44 <HAL_RCC_GetSysClockFreq+0x180>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	099b      	lsrs	r3, r3, #6
 8003972:	2200      	movs	r2, #0
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	617a      	str	r2, [r7, #20]
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800397e:	f04f 0b00 	mov.w	fp, #0
 8003982:	4652      	mov	r2, sl
 8003984:	465b      	mov	r3, fp
 8003986:	f04f 0000 	mov.w	r0, #0
 800398a:	f04f 0100 	mov.w	r1, #0
 800398e:	0159      	lsls	r1, r3, #5
 8003990:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003994:	0150      	lsls	r0, r2, #5
 8003996:	4602      	mov	r2, r0
 8003998:	460b      	mov	r3, r1
 800399a:	ebb2 080a 	subs.w	r8, r2, sl
 800399e:	eb63 090b 	sbc.w	r9, r3, fp
 80039a2:	f04f 0200 	mov.w	r2, #0
 80039a6:	f04f 0300 	mov.w	r3, #0
 80039aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80039ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80039b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80039b6:	ebb2 0408 	subs.w	r4, r2, r8
 80039ba:	eb63 0509 	sbc.w	r5, r3, r9
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	f04f 0300 	mov.w	r3, #0
 80039c6:	00eb      	lsls	r3, r5, #3
 80039c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039cc:	00e2      	lsls	r2, r4, #3
 80039ce:	4614      	mov	r4, r2
 80039d0:	461d      	mov	r5, r3
 80039d2:	eb14 030a 	adds.w	r3, r4, sl
 80039d6:	603b      	str	r3, [r7, #0]
 80039d8:	eb45 030b 	adc.w	r3, r5, fp
 80039dc:	607b      	str	r3, [r7, #4]
 80039de:	f04f 0200 	mov.w	r2, #0
 80039e2:	f04f 0300 	mov.w	r3, #0
 80039e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039ea:	4629      	mov	r1, r5
 80039ec:	028b      	lsls	r3, r1, #10
 80039ee:	4621      	mov	r1, r4
 80039f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039f4:	4621      	mov	r1, r4
 80039f6:	028a      	lsls	r2, r1, #10
 80039f8:	4610      	mov	r0, r2
 80039fa:	4619      	mov	r1, r3
 80039fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039fe:	2200      	movs	r2, #0
 8003a00:	60bb      	str	r3, [r7, #8]
 8003a02:	60fa      	str	r2, [r7, #12]
 8003a04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a08:	f7fd f93e 	bl	8000c88 <__aeabi_uldivmod>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	460b      	mov	r3, r1
 8003a10:	4613      	mov	r3, r2
 8003a12:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a14:	4b0b      	ldr	r3, [pc, #44]	; (8003a44 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	0c1b      	lsrs	r3, r3, #16
 8003a1a:	f003 0303 	and.w	r3, r3, #3
 8003a1e:	3301      	adds	r3, #1
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003a24:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a2e:	e002      	b.n	8003a36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a30:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a32:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3740      	adds	r7, #64	; 0x40
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	00f42400 	.word	0x00f42400
 8003a4c:	017d7840 	.word	0x017d7840

08003a50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a54:	4b03      	ldr	r3, [pc, #12]	; (8003a64 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a56:	681b      	ldr	r3, [r3, #0]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	20000000 	.word	0x20000000

08003a68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a6c:	f7ff fff0 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8003a70:	4602      	mov	r2, r0
 8003a72:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	0a9b      	lsrs	r3, r3, #10
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	4903      	ldr	r1, [pc, #12]	; (8003a8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a7e:	5ccb      	ldrb	r3, [r1, r3]
 8003a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	08009ea0 	.word	0x08009ea0

08003a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a94:	f7ff ffdc 	bl	8003a50 <HAL_RCC_GetHCLKFreq>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	4b05      	ldr	r3, [pc, #20]	; (8003ab0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	0b5b      	lsrs	r3, r3, #13
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	4903      	ldr	r1, [pc, #12]	; (8003ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aa6:	5ccb      	ldrb	r3, [r1, r3]
 8003aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	08009ea0 	.word	0x08009ea0

08003ab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e041      	b.n	8003b4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fd fe60 	bl	80017a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3304      	adds	r3, #4
 8003af4:	4619      	mov	r1, r3
 8003af6:	4610      	mov	r0, r2
 8003af8:	f000 fa96 	bl	8004028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d001      	beq.n	8003b70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e04e      	b.n	8003c0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a23      	ldr	r2, [pc, #140]	; (8003c1c <HAL_TIM_Base_Start_IT+0xc4>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d022      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9a:	d01d      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a1f      	ldr	r2, [pc, #124]	; (8003c20 <HAL_TIM_Base_Start_IT+0xc8>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d018      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1e      	ldr	r2, [pc, #120]	; (8003c24 <HAL_TIM_Base_Start_IT+0xcc>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d013      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a1c      	ldr	r2, [pc, #112]	; (8003c28 <HAL_TIM_Base_Start_IT+0xd0>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00e      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a1b      	ldr	r2, [pc, #108]	; (8003c2c <HAL_TIM_Base_Start_IT+0xd4>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d009      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a19      	ldr	r2, [pc, #100]	; (8003c30 <HAL_TIM_Base_Start_IT+0xd8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d004      	beq.n	8003bd8 <HAL_TIM_Base_Start_IT+0x80>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a18      	ldr	r2, [pc, #96]	; (8003c34 <HAL_TIM_Base_Start_IT+0xdc>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d111      	bne.n	8003bfc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b06      	cmp	r3, #6
 8003be8:	d010      	beq.n	8003c0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 0201 	orr.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bfa:	e007      	b.n	8003c0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	40010000 	.word	0x40010000
 8003c20:	40000400 	.word	0x40000400
 8003c24:	40000800 	.word	0x40000800
 8003c28:	40000c00 	.word	0x40000c00
 8003c2c:	40010400 	.word	0x40010400
 8003c30:	40014000 	.word	0x40014000
 8003c34:	40001800 	.word	0x40001800

08003c38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d122      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d11b      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0202 	mvn.w	r2, #2
 8003c64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f9b5 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 f9a7 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f9b8 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d122      	bne.n	8003ce8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b04      	cmp	r3, #4
 8003cae:	d11b      	bne.n	8003ce8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f06f 0204 	mvn.w	r2, #4
 8003cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f98b 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003cd4:	e005      	b.n	8003ce2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f97d 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 f98e 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b08      	cmp	r3, #8
 8003cf4:	d122      	bne.n	8003d3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d11b      	bne.n	8003d3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f06f 0208 	mvn.w	r2, #8
 8003d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2204      	movs	r2, #4
 8003d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f003 0303 	and.w	r3, r3, #3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 f961 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003d28:	e005      	b.n	8003d36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f953 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 f964 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	f003 0310 	and.w	r3, r3, #16
 8003d46:	2b10      	cmp	r3, #16
 8003d48:	d122      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b10      	cmp	r3, #16
 8003d56:	d11b      	bne.n	8003d90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0210 	mvn.w	r2, #16
 8003d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2208      	movs	r2, #8
 8003d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 f937 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003d7c:	e005      	b.n	8003d8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f929 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f93a 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d10e      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d107      	bne.n	8003dbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f06f 0201 	mvn.w	r2, #1
 8003db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f7fd fd1a 	bl	80017f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc6:	2b80      	cmp	r3, #128	; 0x80
 8003dc8:	d10e      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd4:	2b80      	cmp	r3, #128	; 0x80
 8003dd6:	d107      	bne.n	8003de8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003de0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 fae0 	bl	80043a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df2:	2b40      	cmp	r3, #64	; 0x40
 8003df4:	d10e      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e00:	2b40      	cmp	r3, #64	; 0x40
 8003e02:	d107      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f8ff 	bl	8004012 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0320 	and.w	r3, r3, #32
 8003e1e:	2b20      	cmp	r3, #32
 8003e20:	d10e      	bne.n	8003e40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0320 	and.w	r3, r3, #32
 8003e2c:	2b20      	cmp	r3, #32
 8003e2e:	d107      	bne.n	8003e40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0220 	mvn.w	r2, #32
 8003e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 faaa 	bl	8004394 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e40:	bf00      	nop
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e52:	2300      	movs	r3, #0
 8003e54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_TIM_ConfigClockSource+0x1c>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e0b4      	b.n	8003fce <HAL_TIM_ConfigClockSource+0x186>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e9c:	d03e      	beq.n	8003f1c <HAL_TIM_ConfigClockSource+0xd4>
 8003e9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ea2:	f200 8087 	bhi.w	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eaa:	f000 8086 	beq.w	8003fba <HAL_TIM_ConfigClockSource+0x172>
 8003eae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb2:	d87f      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb4:	2b70      	cmp	r3, #112	; 0x70
 8003eb6:	d01a      	beq.n	8003eee <HAL_TIM_ConfigClockSource+0xa6>
 8003eb8:	2b70      	cmp	r3, #112	; 0x70
 8003eba:	d87b      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b60      	cmp	r3, #96	; 0x60
 8003ebe:	d050      	beq.n	8003f62 <HAL_TIM_ConfigClockSource+0x11a>
 8003ec0:	2b60      	cmp	r3, #96	; 0x60
 8003ec2:	d877      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec4:	2b50      	cmp	r3, #80	; 0x50
 8003ec6:	d03c      	beq.n	8003f42 <HAL_TIM_ConfigClockSource+0xfa>
 8003ec8:	2b50      	cmp	r3, #80	; 0x50
 8003eca:	d873      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ecc:	2b40      	cmp	r3, #64	; 0x40
 8003ece:	d058      	beq.n	8003f82 <HAL_TIM_ConfigClockSource+0x13a>
 8003ed0:	2b40      	cmp	r3, #64	; 0x40
 8003ed2:	d86f      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed4:	2b30      	cmp	r3, #48	; 0x30
 8003ed6:	d064      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ed8:	2b30      	cmp	r3, #48	; 0x30
 8003eda:	d86b      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003edc:	2b20      	cmp	r3, #32
 8003ede:	d060      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	d867      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d05c      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ee8:	2b10      	cmp	r3, #16
 8003eea:	d05a      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003eec:	e062      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6818      	ldr	r0, [r3, #0]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	6899      	ldr	r1, [r3, #8]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685a      	ldr	r2, [r3, #4]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f000 f9ad 	bl	800425c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	609a      	str	r2, [r3, #8]
      break;
 8003f1a:	e04f      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6818      	ldr	r0, [r3, #0]
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6899      	ldr	r1, [r3, #8]
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f000 f996 	bl	800425c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f3e:	609a      	str	r2, [r3, #8]
      break;
 8003f40:	e03c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6818      	ldr	r0, [r3, #0]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	6859      	ldr	r1, [r3, #4]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	f000 f90a 	bl	8004168 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2150      	movs	r1, #80	; 0x50
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 f963 	bl	8004226 <TIM_ITRx_SetConfig>
      break;
 8003f60:	e02c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6818      	ldr	r0, [r3, #0]
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	6859      	ldr	r1, [r3, #4]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f000 f929 	bl	80041c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2160      	movs	r1, #96	; 0x60
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 f953 	bl	8004226 <TIM_ITRx_SetConfig>
      break;
 8003f80:	e01c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6818      	ldr	r0, [r3, #0]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	6859      	ldr	r1, [r3, #4]
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	f000 f8ea 	bl	8004168 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2140      	movs	r1, #64	; 0x40
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 f943 	bl	8004226 <TIM_ITRx_SetConfig>
      break;
 8003fa0:	e00c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4619      	mov	r1, r3
 8003fac:	4610      	mov	r0, r2
 8003fae:	f000 f93a 	bl	8004226 <TIM_ITRx_SetConfig>
      break;
 8003fb2:	e003      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb8:	e000      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
	...

08004028 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a40      	ldr	r2, [pc, #256]	; (800413c <TIM_Base_SetConfig+0x114>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d013      	beq.n	8004068 <TIM_Base_SetConfig+0x40>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004046:	d00f      	beq.n	8004068 <TIM_Base_SetConfig+0x40>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a3d      	ldr	r2, [pc, #244]	; (8004140 <TIM_Base_SetConfig+0x118>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d00b      	beq.n	8004068 <TIM_Base_SetConfig+0x40>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a3c      	ldr	r2, [pc, #240]	; (8004144 <TIM_Base_SetConfig+0x11c>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d007      	beq.n	8004068 <TIM_Base_SetConfig+0x40>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a3b      	ldr	r2, [pc, #236]	; (8004148 <TIM_Base_SetConfig+0x120>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d003      	beq.n	8004068 <TIM_Base_SetConfig+0x40>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a3a      	ldr	r2, [pc, #232]	; (800414c <TIM_Base_SetConfig+0x124>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d108      	bne.n	800407a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800406e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	4313      	orrs	r3, r2
 8004078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a2f      	ldr	r2, [pc, #188]	; (800413c <TIM_Base_SetConfig+0x114>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d02b      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004088:	d027      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a2c      	ldr	r2, [pc, #176]	; (8004140 <TIM_Base_SetConfig+0x118>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d023      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a2b      	ldr	r2, [pc, #172]	; (8004144 <TIM_Base_SetConfig+0x11c>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d01f      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a2a      	ldr	r2, [pc, #168]	; (8004148 <TIM_Base_SetConfig+0x120>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d01b      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a29      	ldr	r2, [pc, #164]	; (800414c <TIM_Base_SetConfig+0x124>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d017      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a28      	ldr	r2, [pc, #160]	; (8004150 <TIM_Base_SetConfig+0x128>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d013      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a27      	ldr	r2, [pc, #156]	; (8004154 <TIM_Base_SetConfig+0x12c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d00f      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a26      	ldr	r2, [pc, #152]	; (8004158 <TIM_Base_SetConfig+0x130>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d00b      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a25      	ldr	r2, [pc, #148]	; (800415c <TIM_Base_SetConfig+0x134>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d007      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a24      	ldr	r2, [pc, #144]	; (8004160 <TIM_Base_SetConfig+0x138>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d003      	beq.n	80040da <TIM_Base_SetConfig+0xb2>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a23      	ldr	r2, [pc, #140]	; (8004164 <TIM_Base_SetConfig+0x13c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d108      	bne.n	80040ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	4a0a      	ldr	r2, [pc, #40]	; (800413c <TIM_Base_SetConfig+0x114>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d003      	beq.n	8004120 <TIM_Base_SetConfig+0xf8>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4a0c      	ldr	r2, [pc, #48]	; (800414c <TIM_Base_SetConfig+0x124>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d103      	bne.n	8004128 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	691a      	ldr	r2, [r3, #16]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	615a      	str	r2, [r3, #20]
}
 800412e:	bf00      	nop
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40010000 	.word	0x40010000
 8004140:	40000400 	.word	0x40000400
 8004144:	40000800 	.word	0x40000800
 8004148:	40000c00 	.word	0x40000c00
 800414c:	40010400 	.word	0x40010400
 8004150:	40014000 	.word	0x40014000
 8004154:	40014400 	.word	0x40014400
 8004158:	40014800 	.word	0x40014800
 800415c:	40001800 	.word	0x40001800
 8004160:	40001c00 	.word	0x40001c00
 8004164:	40002000 	.word	0x40002000

08004168 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004168:	b480      	push	{r7}
 800416a:	b087      	sub	sp, #28
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6a1b      	ldr	r3, [r3, #32]
 8004178:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	f023 0201 	bic.w	r2, r3, #1
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004192:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	4313      	orrs	r3, r2
 800419c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f023 030a 	bic.w	r3, r3, #10
 80041a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	621a      	str	r2, [r3, #32]
}
 80041ba:	bf00      	nop
 80041bc:	371c      	adds	r7, #28
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b087      	sub	sp, #28
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	f023 0210 	bic.w	r2, r3, #16
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	031b      	lsls	r3, r3, #12
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004202:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	4313      	orrs	r3, r2
 800420c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	621a      	str	r2, [r3, #32]
}
 800421a:	bf00      	nop
 800421c:	371c      	adds	r7, #28
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004226:	b480      	push	{r7}
 8004228:	b085      	sub	sp, #20
 800422a:	af00      	add	r7, sp, #0
 800422c:	6078      	str	r0, [r7, #4]
 800422e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800423c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4313      	orrs	r3, r2
 8004244:	f043 0307 	orr.w	r3, r3, #7
 8004248:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	609a      	str	r2, [r3, #8]
}
 8004250:	bf00      	nop
 8004252:	3714      	adds	r7, #20
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
 8004268:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004276:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	021a      	lsls	r2, r3, #8
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	431a      	orrs	r2, r3
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	4313      	orrs	r3, r2
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	609a      	str	r2, [r3, #8]
}
 8004290:	bf00      	nop
 8004292:	371c      	adds	r7, #28
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d101      	bne.n	80042b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042b0:	2302      	movs	r3, #2
 80042b2:	e05a      	b.n	800436a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a21      	ldr	r2, [pc, #132]	; (8004378 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d022      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004300:	d01d      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a1d      	ldr	r2, [pc, #116]	; (800437c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d018      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a1b      	ldr	r2, [pc, #108]	; (8004380 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d013      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a1a      	ldr	r2, [pc, #104]	; (8004384 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d00e      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a18      	ldr	r2, [pc, #96]	; (8004388 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d009      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a17      	ldr	r2, [pc, #92]	; (800438c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d004      	beq.n	800433e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a15      	ldr	r2, [pc, #84]	; (8004390 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d10c      	bne.n	8004358 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004344:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	4313      	orrs	r3, r2
 800434e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40010000 	.word	0x40010000
 800437c:	40000400 	.word	0x40000400
 8004380:	40000800 	.word	0x40000800
 8004384:	40000c00 	.word	0x40000c00
 8004388:	40010400 	.word	0x40010400
 800438c:	40014000 	.word	0x40014000
 8004390:	40001800 	.word	0x40001800

08004394 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e03f      	b.n	800444e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d106      	bne.n	80043e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f7fd fa7a 	bl	80018dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2224      	movs	r2, #36	; 0x24
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68da      	ldr	r2, [r3, #12]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 fd7b 	bl	8004efc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004414:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	695a      	ldr	r2, [r3, #20]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004424:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004434:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2220      	movs	r2, #32
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2220      	movs	r2, #32
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b08a      	sub	sp, #40	; 0x28
 800445a:	af02      	add	r7, sp, #8
 800445c:	60f8      	str	r0, [r7, #12]
 800445e:	60b9      	str	r1, [r7, #8]
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b20      	cmp	r3, #32
 8004474:	d17c      	bne.n	8004570 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <HAL_UART_Transmit+0x2c>
 800447c:	88fb      	ldrh	r3, [r7, #6]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e075      	b.n	8004572 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800448c:	2b01      	cmp	r3, #1
 800448e:	d101      	bne.n	8004494 <HAL_UART_Transmit+0x3e>
 8004490:	2302      	movs	r3, #2
 8004492:	e06e      	b.n	8004572 <HAL_UART_Transmit+0x11c>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2221      	movs	r2, #33	; 0x21
 80044a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044aa:	f7fd faf7 	bl	8001a9c <HAL_GetTick>
 80044ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	88fa      	ldrh	r2, [r7, #6]
 80044b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	88fa      	ldrh	r2, [r7, #6]
 80044ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c4:	d108      	bne.n	80044d8 <HAL_UART_Transmit+0x82>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d104      	bne.n	80044d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	61bb      	str	r3, [r7, #24]
 80044d6:	e003      	b.n	80044e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044dc:	2300      	movs	r3, #0
 80044de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80044e8:	e02a      	b.n	8004540 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	2200      	movs	r2, #0
 80044f2:	2180      	movs	r1, #128	; 0x80
 80044f4:	68f8      	ldr	r0, [r7, #12]
 80044f6:	f000 faf9 	bl	8004aec <UART_WaitOnFlagUntilTimeout>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e036      	b.n	8004572 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10b      	bne.n	8004522 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	881b      	ldrh	r3, [r3, #0]
 800450e:	461a      	mov	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004518:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	3302      	adds	r3, #2
 800451e:	61bb      	str	r3, [r7, #24]
 8004520:	e007      	b.n	8004532 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	781a      	ldrb	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	3301      	adds	r3, #1
 8004530:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1cf      	bne.n	80044ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2200      	movs	r2, #0
 8004552:	2140      	movs	r1, #64	; 0x40
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 fac9 	bl	8004aec <UART_WaitOnFlagUntilTimeout>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e006      	b.n	8004572 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800456c:	2300      	movs	r3, #0
 800456e:	e000      	b.n	8004572 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004570:	2302      	movs	r3, #2
  }
}
 8004572:	4618      	mov	r0, r3
 8004574:	3720      	adds	r7, #32
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b0ba      	sub	sp, #232	; 0xe8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80045ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80045ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10f      	bne.n	80045e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045c6:	f003 0320 	and.w	r3, r3, #32
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d009      	beq.n	80045e2 <HAL_UART_IRQHandler+0x66>
 80045ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045d2:	f003 0320 	and.w	r3, r3, #32
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 fbd3 	bl	8004d86 <UART_Receive_IT>
      return;
 80045e0:	e256      	b.n	8004a90 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80045e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f000 80de 	beq.w	80047a8 <HAL_UART_IRQHandler+0x22c>
 80045ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d106      	bne.n	8004606 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004600:	2b00      	cmp	r3, #0
 8004602:	f000 80d1 	beq.w	80047a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00b      	beq.n	800462a <HAL_UART_IRQHandler+0xae>
 8004612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800461a:	2b00      	cmp	r3, #0
 800461c:	d005      	beq.n	800462a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004622:	f043 0201 	orr.w	r2, r3, #1
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800462a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800462e:	f003 0304 	and.w	r3, r3, #4
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00b      	beq.n	800464e <HAL_UART_IRQHandler+0xd2>
 8004636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d005      	beq.n	800464e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f043 0202 	orr.w	r2, r3, #2
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800464e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00b      	beq.n	8004672 <HAL_UART_IRQHandler+0xf6>
 800465a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d005      	beq.n	8004672 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	f043 0204 	orr.w	r2, r3, #4
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d011      	beq.n	80046a2 <HAL_UART_IRQHandler+0x126>
 800467e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004682:	f003 0320 	and.w	r3, r3, #32
 8004686:	2b00      	cmp	r3, #0
 8004688:	d105      	bne.n	8004696 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800468a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	f043 0208 	orr.w	r2, r3, #8
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	f000 81ed 	beq.w	8004a86 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046b0:	f003 0320 	and.w	r3, r3, #32
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d008      	beq.n	80046ca <HAL_UART_IRQHandler+0x14e>
 80046b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046bc:	f003 0320 	and.w	r3, r3, #32
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fb5e 	bl	8004d86 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d4:	2b40      	cmp	r3, #64	; 0x40
 80046d6:	bf0c      	ite	eq
 80046d8:	2301      	moveq	r3, #1
 80046da:	2300      	movne	r3, #0
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d103      	bne.n	80046f6 <HAL_UART_IRQHandler+0x17a>
 80046ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d04f      	beq.n	8004796 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 fa66 	bl	8004bc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004706:	2b40      	cmp	r3, #64	; 0x40
 8004708:	d141      	bne.n	800478e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	3314      	adds	r3, #20
 8004710:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004718:	e853 3f00 	ldrex	r3, [r3]
 800471c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004720:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004728:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	3314      	adds	r3, #20
 8004732:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004736:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800473a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004742:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004746:	e841 2300 	strex	r3, r2, [r1]
 800474a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800474e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1d9      	bne.n	800470a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475a:	2b00      	cmp	r3, #0
 800475c:	d013      	beq.n	8004786 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004762:	4a7d      	ldr	r2, [pc, #500]	; (8004958 <HAL_UART_IRQHandler+0x3dc>)
 8004764:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476a:	4618      	mov	r0, r3
 800476c:	f7fe f924 	bl	80029b8 <HAL_DMA_Abort_IT>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d016      	beq.n	80047a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004780:	4610      	mov	r0, r2
 8004782:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004784:	e00e      	b.n	80047a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 f99a 	bl	8004ac0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800478c:	e00a      	b.n	80047a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f000 f996 	bl	8004ac0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004794:	e006      	b.n	80047a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 f992 	bl	8004ac0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80047a2:	e170      	b.n	8004a86 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a4:	bf00      	nop
    return;
 80047a6:	e16e      	b.n	8004a86 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	f040 814a 	bne.w	8004a46 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047b6:	f003 0310 	and.w	r3, r3, #16
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 8143 	beq.w	8004a46 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80047c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 813c 	beq.w	8004a46 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047ce:	2300      	movs	r3, #0
 80047d0:	60bb      	str	r3, [r7, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	60bb      	str	r3, [r7, #8]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	60bb      	str	r3, [r7, #8]
 80047e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ee:	2b40      	cmp	r3, #64	; 0x40
 80047f0:	f040 80b4 	bne.w	800495c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004800:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 8140 	beq.w	8004a8a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800480e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004812:	429a      	cmp	r2, r3
 8004814:	f080 8139 	bcs.w	8004a8a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800481e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800482a:	f000 8088 	beq.w	800493e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	330c      	adds	r3, #12
 8004834:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800483c:	e853 3f00 	ldrex	r3, [r3]
 8004840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004844:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800484c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800485a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800485e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004866:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800486a:	e841 2300 	strex	r3, r2, [r1]
 800486e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004872:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1d9      	bne.n	800482e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	3314      	adds	r3, #20
 8004880:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004882:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004884:	e853 3f00 	ldrex	r3, [r3]
 8004888:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800488a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800488c:	f023 0301 	bic.w	r3, r3, #1
 8004890:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3314      	adds	r3, #20
 800489a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800489e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80048a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80048a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048aa:	e841 2300 	strex	r3, r2, [r1]
 80048ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80048b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1e1      	bne.n	800487a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3314      	adds	r3, #20
 80048bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80048c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	3314      	adds	r3, #20
 80048d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80048da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80048e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048e2:	e841 2300 	strex	r3, r2, [r1]
 80048e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1e3      	bne.n	80048b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	330c      	adds	r3, #12
 8004902:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004906:	e853 3f00 	ldrex	r3, [r3]
 800490a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800490c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800490e:	f023 0310 	bic.w	r3, r3, #16
 8004912:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	330c      	adds	r3, #12
 800491c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004920:	65ba      	str	r2, [r7, #88]	; 0x58
 8004922:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004924:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004926:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004928:	e841 2300 	strex	r3, r2, [r1]
 800492c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800492e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1e3      	bne.n	80048fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004938:	4618      	mov	r0, r3
 800493a:	f7fd ffcd 	bl	80028d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004946:	b29b      	uxth	r3, r3
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	b29b      	uxth	r3, r3
 800494c:	4619      	mov	r1, r3
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f8c0 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004954:	e099      	b.n	8004a8a <HAL_UART_IRQHandler+0x50e>
 8004956:	bf00      	nop
 8004958:	08004c8f 	.word	0x08004c8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004964:	b29b      	uxth	r3, r3
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004970:	b29b      	uxth	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 808b 	beq.w	8004a8e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004978:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 8086 	beq.w	8004a8e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	330c      	adds	r3, #12
 8004988:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800498a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800498c:	e853 3f00 	ldrex	r3, [r3]
 8004990:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004994:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004998:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	330c      	adds	r3, #12
 80049a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80049a6:	647a      	str	r2, [r7, #68]	; 0x44
 80049a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80049ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049ae:	e841 2300 	strex	r3, r2, [r1]
 80049b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80049b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1e3      	bne.n	8004982 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	3314      	adds	r3, #20
 80049c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c4:	e853 3f00 	ldrex	r3, [r3]
 80049c8:	623b      	str	r3, [r7, #32]
   return(result);
 80049ca:	6a3b      	ldr	r3, [r7, #32]
 80049cc:	f023 0301 	bic.w	r3, r3, #1
 80049d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	3314      	adds	r3, #20
 80049da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049de:	633a      	str	r2, [r7, #48]	; 0x30
 80049e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e6:	e841 2300 	strex	r3, r2, [r1]
 80049ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1e3      	bne.n	80049ba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2220      	movs	r2, #32
 80049f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	330c      	adds	r3, #12
 8004a06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	e853 3f00 	ldrex	r3, [r3]
 8004a0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0310 	bic.w	r3, r3, #16
 8004a16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	330c      	adds	r3, #12
 8004a20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004a24:	61fa      	str	r2, [r7, #28]
 8004a26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a28:	69b9      	ldr	r1, [r7, #24]
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	e841 2300 	strex	r3, r2, [r1]
 8004a30:	617b      	str	r3, [r7, #20]
   return(result);
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1e3      	bne.n	8004a00 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004a38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f848 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a44:	e023      	b.n	8004a8e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d009      	beq.n	8004a66 <HAL_UART_IRQHandler+0x4ea>
 8004a52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f929 	bl	8004cb6 <UART_Transmit_IT>
    return;
 8004a64:	e014      	b.n	8004a90 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00e      	beq.n	8004a90 <HAL_UART_IRQHandler+0x514>
 8004a72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f969 	bl	8004d56 <UART_EndTransmit_IT>
    return;
 8004a84:	e004      	b.n	8004a90 <HAL_UART_IRQHandler+0x514>
    return;
 8004a86:	bf00      	nop
 8004a88:	e002      	b.n	8004a90 <HAL_UART_IRQHandler+0x514>
      return;
 8004a8a:	bf00      	nop
 8004a8c:	e000      	b.n	8004a90 <HAL_UART_IRQHandler+0x514>
      return;
 8004a8e:	bf00      	nop
  }
}
 8004a90:	37e8      	adds	r7, #232	; 0xe8
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop

08004a98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004aa0:	bf00      	nop
 8004aa2:	370c      	adds	r7, #12
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004ab4:	bf00      	nop
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	460b      	mov	r3, r1
 8004ade:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b090      	sub	sp, #64	; 0x40
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	603b      	str	r3, [r7, #0]
 8004af8:	4613      	mov	r3, r2
 8004afa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004afc:	e050      	b.n	8004ba0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b04:	d04c      	beq.n	8004ba0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004b06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d007      	beq.n	8004b1c <UART_WaitOnFlagUntilTimeout+0x30>
 8004b0c:	f7fc ffc6 	bl	8001a9c <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d241      	bcs.n	8004ba0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	330c      	adds	r3, #12
 8004b22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004b32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b3c:	637a      	str	r2, [r7, #52]	; 0x34
 8004b3e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b44:	e841 2300 	strex	r3, r2, [r1]
 8004b48:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e5      	bne.n	8004b1c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3314      	adds	r3, #20
 8004b56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	e853 3f00 	ldrex	r3, [r3]
 8004b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f023 0301 	bic.w	r3, r3, #1
 8004b66:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3314      	adds	r3, #20
 8004b6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b70:	623a      	str	r2, [r7, #32]
 8004b72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b74:	69f9      	ldr	r1, [r7, #28]
 8004b76:	6a3a      	ldr	r2, [r7, #32]
 8004b78:	e841 2300 	strex	r3, r2, [r1]
 8004b7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e5      	bne.n	8004b50 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e00f      	b.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	bf0c      	ite	eq
 8004bb0:	2301      	moveq	r3, #1
 8004bb2:	2300      	movne	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	79fb      	ldrb	r3, [r7, #7]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d09f      	beq.n	8004afe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3740      	adds	r7, #64	; 0x40
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b095      	sub	sp, #84	; 0x54
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	330c      	adds	r3, #12
 8004bd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bda:	e853 3f00 	ldrex	r3, [r3]
 8004bde:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004be6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	330c      	adds	r3, #12
 8004bee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bf0:	643a      	str	r2, [r7, #64]	; 0x40
 8004bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004bf6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004bf8:	e841 2300 	strex	r3, r2, [r1]
 8004bfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1e5      	bne.n	8004bd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3314      	adds	r3, #20
 8004c0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	e853 3f00 	ldrex	r3, [r3]
 8004c12:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	f023 0301 	bic.w	r3, r3, #1
 8004c1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	3314      	adds	r3, #20
 8004c22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c2c:	e841 2300 	strex	r3, r2, [r1]
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1e5      	bne.n	8004c04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d119      	bne.n	8004c74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	330c      	adds	r3, #12
 8004c46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	e853 3f00 	ldrex	r3, [r3]
 8004c4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	f023 0310 	bic.w	r3, r3, #16
 8004c56:	647b      	str	r3, [r7, #68]	; 0x44
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	330c      	adds	r3, #12
 8004c5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c60:	61ba      	str	r2, [r7, #24]
 8004c62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c64:	6979      	ldr	r1, [r7, #20]
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	e841 2300 	strex	r3, r2, [r1]
 8004c6c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1e5      	bne.n	8004c40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2220      	movs	r2, #32
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c82:	bf00      	nop
 8004c84:	3754      	adds	r7, #84	; 0x54
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b084      	sub	sp, #16
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f7ff ff09 	bl	8004ac0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cae:	bf00      	nop
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b085      	sub	sp, #20
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b21      	cmp	r3, #33	; 0x21
 8004cc8:	d13e      	bne.n	8004d48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd2:	d114      	bne.n	8004cfe <UART_Transmit_IT+0x48>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d110      	bne.n	8004cfe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	881b      	ldrh	r3, [r3, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cf0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	1c9a      	adds	r2, r3, #2
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	621a      	str	r2, [r3, #32]
 8004cfc:	e008      	b.n	8004d10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	1c59      	adds	r1, r3, #1
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6211      	str	r1, [r2, #32]
 8004d08:	781a      	ldrb	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	3b01      	subs	r3, #1
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10f      	bne.n	8004d44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68da      	ldr	r2, [r3, #12]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d44:	2300      	movs	r3, #0
 8004d46:	e000      	b.n	8004d4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d48:	2302      	movs	r3, #2
  }
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b082      	sub	sp, #8
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d6c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2220      	movs	r2, #32
 8004d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7ff fe8e 	bl	8004a98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3708      	adds	r7, #8
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b08c      	sub	sp, #48	; 0x30
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b22      	cmp	r3, #34	; 0x22
 8004d98:	f040 80ab 	bne.w	8004ef2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004da4:	d117      	bne.n	8004dd6 <UART_Receive_IT+0x50>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d113      	bne.n	8004dd6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004dae:	2300      	movs	r3, #0
 8004db0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dc4:	b29a      	uxth	r2, r3
 8004dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dce:	1c9a      	adds	r2, r3, #2
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	629a      	str	r2, [r3, #40]	; 0x28
 8004dd4:	e026      	b.n	8004e24 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dda:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004de8:	d007      	beq.n	8004dfa <UART_Receive_IT+0x74>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10a      	bne.n	8004e08 <UART_Receive_IT+0x82>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d106      	bne.n	8004e08 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e04:	701a      	strb	r2, [r3, #0]
 8004e06:	e008      	b.n	8004e1a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e14:	b2da      	uxtb	r2, r3
 8004e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e18:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1e:	1c5a      	adds	r2, r3, #1
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	4619      	mov	r1, r3
 8004e32:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d15a      	bne.n	8004eee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0220 	bic.w	r2, r2, #32
 8004e46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e56:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	695a      	ldr	r2, [r3, #20]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 0201 	bic.w	r2, r2, #1
 8004e66:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d135      	bne.n	8004ee4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	330c      	adds	r3, #12
 8004e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	e853 3f00 	ldrex	r3, [r3]
 8004e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f023 0310 	bic.w	r3, r3, #16
 8004e94:	627b      	str	r3, [r7, #36]	; 0x24
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e9e:	623a      	str	r2, [r7, #32]
 8004ea0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	69f9      	ldr	r1, [r7, #28]
 8004ea4:	6a3a      	ldr	r2, [r7, #32]
 8004ea6:	e841 2300 	strex	r3, r2, [r1]
 8004eaa:	61bb      	str	r3, [r7, #24]
   return(result);
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1e5      	bne.n	8004e7e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0310 	and.w	r3, r3, #16
 8004ebc:	2b10      	cmp	r3, #16
 8004ebe:	d10a      	bne.n	8004ed6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	60fb      	str	r3, [r7, #12]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004eda:	4619      	mov	r1, r3
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f7ff fdf9 	bl	8004ad4 <HAL_UARTEx_RxEventCallback>
 8004ee2:	e002      	b.n	8004eea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff fde1 	bl	8004aac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004eea:	2300      	movs	r3, #0
 8004eec:	e002      	b.n	8004ef4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	e000      	b.n	8004ef4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004ef2:	2302      	movs	r3, #2
  }
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3730      	adds	r7, #48	; 0x30
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f00:	b0c0      	sub	sp, #256	; 0x100
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f18:	68d9      	ldr	r1, [r3, #12]
 8004f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	ea40 0301 	orr.w	r3, r0, r1
 8004f24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	431a      	orrs	r2, r3
 8004f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	431a      	orrs	r2, r3
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f40:	69db      	ldr	r3, [r3, #28]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f54:	f021 010c 	bic.w	r1, r1, #12
 8004f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f62:	430b      	orrs	r3, r1
 8004f64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f76:	6999      	ldr	r1, [r3, #24]
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	ea40 0301 	orr.w	r3, r0, r1
 8004f82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	4b8f      	ldr	r3, [pc, #572]	; (80051c8 <UART_SetConfig+0x2cc>)
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d005      	beq.n	8004f9c <UART_SetConfig+0xa0>
 8004f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	4b8d      	ldr	r3, [pc, #564]	; (80051cc <UART_SetConfig+0x2d0>)
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d104      	bne.n	8004fa6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f9c:	f7fe fd78 	bl	8003a90 <HAL_RCC_GetPCLK2Freq>
 8004fa0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004fa4:	e003      	b.n	8004fae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fa6:	f7fe fd5f 	bl	8003a68 <HAL_RCC_GetPCLK1Freq>
 8004faa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb2:	69db      	ldr	r3, [r3, #28]
 8004fb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fb8:	f040 810c 	bne.w	80051d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004fc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004fca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004fce:	4622      	mov	r2, r4
 8004fd0:	462b      	mov	r3, r5
 8004fd2:	1891      	adds	r1, r2, r2
 8004fd4:	65b9      	str	r1, [r7, #88]	; 0x58
 8004fd6:	415b      	adcs	r3, r3
 8004fd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fde:	4621      	mov	r1, r4
 8004fe0:	eb12 0801 	adds.w	r8, r2, r1
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	eb43 0901 	adc.w	r9, r3, r1
 8004fea:	f04f 0200 	mov.w	r2, #0
 8004fee:	f04f 0300 	mov.w	r3, #0
 8004ff2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ff6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ffa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ffe:	4690      	mov	r8, r2
 8005000:	4699      	mov	r9, r3
 8005002:	4623      	mov	r3, r4
 8005004:	eb18 0303 	adds.w	r3, r8, r3
 8005008:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800500c:	462b      	mov	r3, r5
 800500e:	eb49 0303 	adc.w	r3, r9, r3
 8005012:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005022:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005026:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800502a:	460b      	mov	r3, r1
 800502c:	18db      	adds	r3, r3, r3
 800502e:	653b      	str	r3, [r7, #80]	; 0x50
 8005030:	4613      	mov	r3, r2
 8005032:	eb42 0303 	adc.w	r3, r2, r3
 8005036:	657b      	str	r3, [r7, #84]	; 0x54
 8005038:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800503c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005040:	f7fb fe22 	bl	8000c88 <__aeabi_uldivmod>
 8005044:	4602      	mov	r2, r0
 8005046:	460b      	mov	r3, r1
 8005048:	4b61      	ldr	r3, [pc, #388]	; (80051d0 <UART_SetConfig+0x2d4>)
 800504a:	fba3 2302 	umull	r2, r3, r3, r2
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	011c      	lsls	r4, r3, #4
 8005052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005056:	2200      	movs	r2, #0
 8005058:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800505c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005060:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005064:	4642      	mov	r2, r8
 8005066:	464b      	mov	r3, r9
 8005068:	1891      	adds	r1, r2, r2
 800506a:	64b9      	str	r1, [r7, #72]	; 0x48
 800506c:	415b      	adcs	r3, r3
 800506e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005070:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005074:	4641      	mov	r1, r8
 8005076:	eb12 0a01 	adds.w	sl, r2, r1
 800507a:	4649      	mov	r1, r9
 800507c:	eb43 0b01 	adc.w	fp, r3, r1
 8005080:	f04f 0200 	mov.w	r2, #0
 8005084:	f04f 0300 	mov.w	r3, #0
 8005088:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800508c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005090:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005094:	4692      	mov	sl, r2
 8005096:	469b      	mov	fp, r3
 8005098:	4643      	mov	r3, r8
 800509a:	eb1a 0303 	adds.w	r3, sl, r3
 800509e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050a2:	464b      	mov	r3, r9
 80050a4:	eb4b 0303 	adc.w	r3, fp, r3
 80050a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80050ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80050b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80050bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80050c0:	460b      	mov	r3, r1
 80050c2:	18db      	adds	r3, r3, r3
 80050c4:	643b      	str	r3, [r7, #64]	; 0x40
 80050c6:	4613      	mov	r3, r2
 80050c8:	eb42 0303 	adc.w	r3, r2, r3
 80050cc:	647b      	str	r3, [r7, #68]	; 0x44
 80050ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80050d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80050d6:	f7fb fdd7 	bl	8000c88 <__aeabi_uldivmod>
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	4611      	mov	r1, r2
 80050e0:	4b3b      	ldr	r3, [pc, #236]	; (80051d0 <UART_SetConfig+0x2d4>)
 80050e2:	fba3 2301 	umull	r2, r3, r3, r1
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	2264      	movs	r2, #100	; 0x64
 80050ea:	fb02 f303 	mul.w	r3, r2, r3
 80050ee:	1acb      	subs	r3, r1, r3
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80050f6:	4b36      	ldr	r3, [pc, #216]	; (80051d0 <UART_SetConfig+0x2d4>)
 80050f8:	fba3 2302 	umull	r2, r3, r3, r2
 80050fc:	095b      	lsrs	r3, r3, #5
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005104:	441c      	add	r4, r3
 8005106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800510a:	2200      	movs	r2, #0
 800510c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005110:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005114:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005118:	4642      	mov	r2, r8
 800511a:	464b      	mov	r3, r9
 800511c:	1891      	adds	r1, r2, r2
 800511e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005120:	415b      	adcs	r3, r3
 8005122:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005124:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005128:	4641      	mov	r1, r8
 800512a:	1851      	adds	r1, r2, r1
 800512c:	6339      	str	r1, [r7, #48]	; 0x30
 800512e:	4649      	mov	r1, r9
 8005130:	414b      	adcs	r3, r1
 8005132:	637b      	str	r3, [r7, #52]	; 0x34
 8005134:	f04f 0200 	mov.w	r2, #0
 8005138:	f04f 0300 	mov.w	r3, #0
 800513c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005140:	4659      	mov	r1, fp
 8005142:	00cb      	lsls	r3, r1, #3
 8005144:	4651      	mov	r1, sl
 8005146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800514a:	4651      	mov	r1, sl
 800514c:	00ca      	lsls	r2, r1, #3
 800514e:	4610      	mov	r0, r2
 8005150:	4619      	mov	r1, r3
 8005152:	4603      	mov	r3, r0
 8005154:	4642      	mov	r2, r8
 8005156:	189b      	adds	r3, r3, r2
 8005158:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800515c:	464b      	mov	r3, r9
 800515e:	460a      	mov	r2, r1
 8005160:	eb42 0303 	adc.w	r3, r2, r3
 8005164:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005174:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005178:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800517c:	460b      	mov	r3, r1
 800517e:	18db      	adds	r3, r3, r3
 8005180:	62bb      	str	r3, [r7, #40]	; 0x28
 8005182:	4613      	mov	r3, r2
 8005184:	eb42 0303 	adc.w	r3, r2, r3
 8005188:	62fb      	str	r3, [r7, #44]	; 0x2c
 800518a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800518e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005192:	f7fb fd79 	bl	8000c88 <__aeabi_uldivmod>
 8005196:	4602      	mov	r2, r0
 8005198:	460b      	mov	r3, r1
 800519a:	4b0d      	ldr	r3, [pc, #52]	; (80051d0 <UART_SetConfig+0x2d4>)
 800519c:	fba3 1302 	umull	r1, r3, r3, r2
 80051a0:	095b      	lsrs	r3, r3, #5
 80051a2:	2164      	movs	r1, #100	; 0x64
 80051a4:	fb01 f303 	mul.w	r3, r1, r3
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	3332      	adds	r3, #50	; 0x32
 80051ae:	4a08      	ldr	r2, [pc, #32]	; (80051d0 <UART_SetConfig+0x2d4>)
 80051b0:	fba2 2303 	umull	r2, r3, r2, r3
 80051b4:	095b      	lsrs	r3, r3, #5
 80051b6:	f003 0207 	and.w	r2, r3, #7
 80051ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4422      	add	r2, r4
 80051c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051c4:	e105      	b.n	80053d2 <UART_SetConfig+0x4d6>
 80051c6:	bf00      	nop
 80051c8:	40011000 	.word	0x40011000
 80051cc:	40011400 	.word	0x40011400
 80051d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051d8:	2200      	movs	r2, #0
 80051da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80051de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80051e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80051e6:	4642      	mov	r2, r8
 80051e8:	464b      	mov	r3, r9
 80051ea:	1891      	adds	r1, r2, r2
 80051ec:	6239      	str	r1, [r7, #32]
 80051ee:	415b      	adcs	r3, r3
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
 80051f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051f6:	4641      	mov	r1, r8
 80051f8:	1854      	adds	r4, r2, r1
 80051fa:	4649      	mov	r1, r9
 80051fc:	eb43 0501 	adc.w	r5, r3, r1
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	00eb      	lsls	r3, r5, #3
 800520a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800520e:	00e2      	lsls	r2, r4, #3
 8005210:	4614      	mov	r4, r2
 8005212:	461d      	mov	r5, r3
 8005214:	4643      	mov	r3, r8
 8005216:	18e3      	adds	r3, r4, r3
 8005218:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800521c:	464b      	mov	r3, r9
 800521e:	eb45 0303 	adc.w	r3, r5, r3
 8005222:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005232:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005236:	f04f 0200 	mov.w	r2, #0
 800523a:	f04f 0300 	mov.w	r3, #0
 800523e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005242:	4629      	mov	r1, r5
 8005244:	008b      	lsls	r3, r1, #2
 8005246:	4621      	mov	r1, r4
 8005248:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800524c:	4621      	mov	r1, r4
 800524e:	008a      	lsls	r2, r1, #2
 8005250:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005254:	f7fb fd18 	bl	8000c88 <__aeabi_uldivmod>
 8005258:	4602      	mov	r2, r0
 800525a:	460b      	mov	r3, r1
 800525c:	4b60      	ldr	r3, [pc, #384]	; (80053e0 <UART_SetConfig+0x4e4>)
 800525e:	fba3 2302 	umull	r2, r3, r3, r2
 8005262:	095b      	lsrs	r3, r3, #5
 8005264:	011c      	lsls	r4, r3, #4
 8005266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800526a:	2200      	movs	r2, #0
 800526c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005270:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005274:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005278:	4642      	mov	r2, r8
 800527a:	464b      	mov	r3, r9
 800527c:	1891      	adds	r1, r2, r2
 800527e:	61b9      	str	r1, [r7, #24]
 8005280:	415b      	adcs	r3, r3
 8005282:	61fb      	str	r3, [r7, #28]
 8005284:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005288:	4641      	mov	r1, r8
 800528a:	1851      	adds	r1, r2, r1
 800528c:	6139      	str	r1, [r7, #16]
 800528e:	4649      	mov	r1, r9
 8005290:	414b      	adcs	r3, r1
 8005292:	617b      	str	r3, [r7, #20]
 8005294:	f04f 0200 	mov.w	r2, #0
 8005298:	f04f 0300 	mov.w	r3, #0
 800529c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052a0:	4659      	mov	r1, fp
 80052a2:	00cb      	lsls	r3, r1, #3
 80052a4:	4651      	mov	r1, sl
 80052a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052aa:	4651      	mov	r1, sl
 80052ac:	00ca      	lsls	r2, r1, #3
 80052ae:	4610      	mov	r0, r2
 80052b0:	4619      	mov	r1, r3
 80052b2:	4603      	mov	r3, r0
 80052b4:	4642      	mov	r2, r8
 80052b6:	189b      	adds	r3, r3, r2
 80052b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052bc:	464b      	mov	r3, r9
 80052be:	460a      	mov	r2, r1
 80052c0:	eb42 0303 	adc.w	r3, r2, r3
 80052c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80052c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80052d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80052d4:	f04f 0200 	mov.w	r2, #0
 80052d8:	f04f 0300 	mov.w	r3, #0
 80052dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80052e0:	4649      	mov	r1, r9
 80052e2:	008b      	lsls	r3, r1, #2
 80052e4:	4641      	mov	r1, r8
 80052e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052ea:	4641      	mov	r1, r8
 80052ec:	008a      	lsls	r2, r1, #2
 80052ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80052f2:	f7fb fcc9 	bl	8000c88 <__aeabi_uldivmod>
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	4b39      	ldr	r3, [pc, #228]	; (80053e0 <UART_SetConfig+0x4e4>)
 80052fc:	fba3 1302 	umull	r1, r3, r3, r2
 8005300:	095b      	lsrs	r3, r3, #5
 8005302:	2164      	movs	r1, #100	; 0x64
 8005304:	fb01 f303 	mul.w	r3, r1, r3
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	011b      	lsls	r3, r3, #4
 800530c:	3332      	adds	r3, #50	; 0x32
 800530e:	4a34      	ldr	r2, [pc, #208]	; (80053e0 <UART_SetConfig+0x4e4>)
 8005310:	fba2 2303 	umull	r2, r3, r2, r3
 8005314:	095b      	lsrs	r3, r3, #5
 8005316:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800531a:	441c      	add	r4, r3
 800531c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005320:	2200      	movs	r2, #0
 8005322:	673b      	str	r3, [r7, #112]	; 0x70
 8005324:	677a      	str	r2, [r7, #116]	; 0x74
 8005326:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800532a:	4642      	mov	r2, r8
 800532c:	464b      	mov	r3, r9
 800532e:	1891      	adds	r1, r2, r2
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	415b      	adcs	r3, r3
 8005334:	60fb      	str	r3, [r7, #12]
 8005336:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800533a:	4641      	mov	r1, r8
 800533c:	1851      	adds	r1, r2, r1
 800533e:	6039      	str	r1, [r7, #0]
 8005340:	4649      	mov	r1, r9
 8005342:	414b      	adcs	r3, r1
 8005344:	607b      	str	r3, [r7, #4]
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005352:	4659      	mov	r1, fp
 8005354:	00cb      	lsls	r3, r1, #3
 8005356:	4651      	mov	r1, sl
 8005358:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800535c:	4651      	mov	r1, sl
 800535e:	00ca      	lsls	r2, r1, #3
 8005360:	4610      	mov	r0, r2
 8005362:	4619      	mov	r1, r3
 8005364:	4603      	mov	r3, r0
 8005366:	4642      	mov	r2, r8
 8005368:	189b      	adds	r3, r3, r2
 800536a:	66bb      	str	r3, [r7, #104]	; 0x68
 800536c:	464b      	mov	r3, r9
 800536e:	460a      	mov	r2, r1
 8005370:	eb42 0303 	adc.w	r3, r2, r3
 8005374:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	663b      	str	r3, [r7, #96]	; 0x60
 8005380:	667a      	str	r2, [r7, #100]	; 0x64
 8005382:	f04f 0200 	mov.w	r2, #0
 8005386:	f04f 0300 	mov.w	r3, #0
 800538a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800538e:	4649      	mov	r1, r9
 8005390:	008b      	lsls	r3, r1, #2
 8005392:	4641      	mov	r1, r8
 8005394:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005398:	4641      	mov	r1, r8
 800539a:	008a      	lsls	r2, r1, #2
 800539c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053a0:	f7fb fc72 	bl	8000c88 <__aeabi_uldivmod>
 80053a4:	4602      	mov	r2, r0
 80053a6:	460b      	mov	r3, r1
 80053a8:	4b0d      	ldr	r3, [pc, #52]	; (80053e0 <UART_SetConfig+0x4e4>)
 80053aa:	fba3 1302 	umull	r1, r3, r3, r2
 80053ae:	095b      	lsrs	r3, r3, #5
 80053b0:	2164      	movs	r1, #100	; 0x64
 80053b2:	fb01 f303 	mul.w	r3, r1, r3
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	011b      	lsls	r3, r3, #4
 80053ba:	3332      	adds	r3, #50	; 0x32
 80053bc:	4a08      	ldr	r2, [pc, #32]	; (80053e0 <UART_SetConfig+0x4e4>)
 80053be:	fba2 2303 	umull	r2, r3, r2, r3
 80053c2:	095b      	lsrs	r3, r3, #5
 80053c4:	f003 020f 	and.w	r2, r3, #15
 80053c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4422      	add	r2, r4
 80053d0:	609a      	str	r2, [r3, #8]
}
 80053d2:	bf00      	nop
 80053d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80053d8:	46bd      	mov	sp, r7
 80053da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053de:	bf00      	nop
 80053e0:	51eb851f 	.word	0x51eb851f

080053e4 <__errno>:
 80053e4:	4b01      	ldr	r3, [pc, #4]	; (80053ec <__errno+0x8>)
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	2000000c 	.word	0x2000000c

080053f0 <__libc_init_array>:
 80053f0:	b570      	push	{r4, r5, r6, lr}
 80053f2:	4d0d      	ldr	r5, [pc, #52]	; (8005428 <__libc_init_array+0x38>)
 80053f4:	4c0d      	ldr	r4, [pc, #52]	; (800542c <__libc_init_array+0x3c>)
 80053f6:	1b64      	subs	r4, r4, r5
 80053f8:	10a4      	asrs	r4, r4, #2
 80053fa:	2600      	movs	r6, #0
 80053fc:	42a6      	cmp	r6, r4
 80053fe:	d109      	bne.n	8005414 <__libc_init_array+0x24>
 8005400:	4d0b      	ldr	r5, [pc, #44]	; (8005430 <__libc_init_array+0x40>)
 8005402:	4c0c      	ldr	r4, [pc, #48]	; (8005434 <__libc_init_array+0x44>)
 8005404:	f004 fd1e 	bl	8009e44 <_init>
 8005408:	1b64      	subs	r4, r4, r5
 800540a:	10a4      	asrs	r4, r4, #2
 800540c:	2600      	movs	r6, #0
 800540e:	42a6      	cmp	r6, r4
 8005410:	d105      	bne.n	800541e <__libc_init_array+0x2e>
 8005412:	bd70      	pop	{r4, r5, r6, pc}
 8005414:	f855 3b04 	ldr.w	r3, [r5], #4
 8005418:	4798      	blx	r3
 800541a:	3601      	adds	r6, #1
 800541c:	e7ee      	b.n	80053fc <__libc_init_array+0xc>
 800541e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005422:	4798      	blx	r3
 8005424:	3601      	adds	r6, #1
 8005426:	e7f2      	b.n	800540e <__libc_init_array+0x1e>
 8005428:	0800a364 	.word	0x0800a364
 800542c:	0800a364 	.word	0x0800a364
 8005430:	0800a364 	.word	0x0800a364
 8005434:	0800a368 	.word	0x0800a368

08005438 <memset>:
 8005438:	4402      	add	r2, r0
 800543a:	4603      	mov	r3, r0
 800543c:	4293      	cmp	r3, r2
 800543e:	d100      	bne.n	8005442 <memset+0xa>
 8005440:	4770      	bx	lr
 8005442:	f803 1b01 	strb.w	r1, [r3], #1
 8005446:	e7f9      	b.n	800543c <memset+0x4>

08005448 <__cvt>:
 8005448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800544c:	ec55 4b10 	vmov	r4, r5, d0
 8005450:	2d00      	cmp	r5, #0
 8005452:	460e      	mov	r6, r1
 8005454:	4619      	mov	r1, r3
 8005456:	462b      	mov	r3, r5
 8005458:	bfbb      	ittet	lt
 800545a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800545e:	461d      	movlt	r5, r3
 8005460:	2300      	movge	r3, #0
 8005462:	232d      	movlt	r3, #45	; 0x2d
 8005464:	700b      	strb	r3, [r1, #0]
 8005466:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005468:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800546c:	4691      	mov	r9, r2
 800546e:	f023 0820 	bic.w	r8, r3, #32
 8005472:	bfbc      	itt	lt
 8005474:	4622      	movlt	r2, r4
 8005476:	4614      	movlt	r4, r2
 8005478:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800547c:	d005      	beq.n	800548a <__cvt+0x42>
 800547e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005482:	d100      	bne.n	8005486 <__cvt+0x3e>
 8005484:	3601      	adds	r6, #1
 8005486:	2102      	movs	r1, #2
 8005488:	e000      	b.n	800548c <__cvt+0x44>
 800548a:	2103      	movs	r1, #3
 800548c:	ab03      	add	r3, sp, #12
 800548e:	9301      	str	r3, [sp, #4]
 8005490:	ab02      	add	r3, sp, #8
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	ec45 4b10 	vmov	d0, r4, r5
 8005498:	4653      	mov	r3, sl
 800549a:	4632      	mov	r2, r6
 800549c:	f001 fefc 	bl	8007298 <_dtoa_r>
 80054a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054a4:	4607      	mov	r7, r0
 80054a6:	d102      	bne.n	80054ae <__cvt+0x66>
 80054a8:	f019 0f01 	tst.w	r9, #1
 80054ac:	d022      	beq.n	80054f4 <__cvt+0xac>
 80054ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054b2:	eb07 0906 	add.w	r9, r7, r6
 80054b6:	d110      	bne.n	80054da <__cvt+0x92>
 80054b8:	783b      	ldrb	r3, [r7, #0]
 80054ba:	2b30      	cmp	r3, #48	; 0x30
 80054bc:	d10a      	bne.n	80054d4 <__cvt+0x8c>
 80054be:	2200      	movs	r2, #0
 80054c0:	2300      	movs	r3, #0
 80054c2:	4620      	mov	r0, r4
 80054c4:	4629      	mov	r1, r5
 80054c6:	f7fb faff 	bl	8000ac8 <__aeabi_dcmpeq>
 80054ca:	b918      	cbnz	r0, 80054d4 <__cvt+0x8c>
 80054cc:	f1c6 0601 	rsb	r6, r6, #1
 80054d0:	f8ca 6000 	str.w	r6, [sl]
 80054d4:	f8da 3000 	ldr.w	r3, [sl]
 80054d8:	4499      	add	r9, r3
 80054da:	2200      	movs	r2, #0
 80054dc:	2300      	movs	r3, #0
 80054de:	4620      	mov	r0, r4
 80054e0:	4629      	mov	r1, r5
 80054e2:	f7fb faf1 	bl	8000ac8 <__aeabi_dcmpeq>
 80054e6:	b108      	cbz	r0, 80054ec <__cvt+0xa4>
 80054e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80054ec:	2230      	movs	r2, #48	; 0x30
 80054ee:	9b03      	ldr	r3, [sp, #12]
 80054f0:	454b      	cmp	r3, r9
 80054f2:	d307      	bcc.n	8005504 <__cvt+0xbc>
 80054f4:	9b03      	ldr	r3, [sp, #12]
 80054f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054f8:	1bdb      	subs	r3, r3, r7
 80054fa:	4638      	mov	r0, r7
 80054fc:	6013      	str	r3, [r2, #0]
 80054fe:	b004      	add	sp, #16
 8005500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005504:	1c59      	adds	r1, r3, #1
 8005506:	9103      	str	r1, [sp, #12]
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	e7f0      	b.n	80054ee <__cvt+0xa6>

0800550c <__exponent>:
 800550c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800550e:	4603      	mov	r3, r0
 8005510:	2900      	cmp	r1, #0
 8005512:	bfb8      	it	lt
 8005514:	4249      	neglt	r1, r1
 8005516:	f803 2b02 	strb.w	r2, [r3], #2
 800551a:	bfb4      	ite	lt
 800551c:	222d      	movlt	r2, #45	; 0x2d
 800551e:	222b      	movge	r2, #43	; 0x2b
 8005520:	2909      	cmp	r1, #9
 8005522:	7042      	strb	r2, [r0, #1]
 8005524:	dd2a      	ble.n	800557c <__exponent+0x70>
 8005526:	f10d 0407 	add.w	r4, sp, #7
 800552a:	46a4      	mov	ip, r4
 800552c:	270a      	movs	r7, #10
 800552e:	46a6      	mov	lr, r4
 8005530:	460a      	mov	r2, r1
 8005532:	fb91 f6f7 	sdiv	r6, r1, r7
 8005536:	fb07 1516 	mls	r5, r7, r6, r1
 800553a:	3530      	adds	r5, #48	; 0x30
 800553c:	2a63      	cmp	r2, #99	; 0x63
 800553e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005542:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005546:	4631      	mov	r1, r6
 8005548:	dcf1      	bgt.n	800552e <__exponent+0x22>
 800554a:	3130      	adds	r1, #48	; 0x30
 800554c:	f1ae 0502 	sub.w	r5, lr, #2
 8005550:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005554:	1c44      	adds	r4, r0, #1
 8005556:	4629      	mov	r1, r5
 8005558:	4561      	cmp	r1, ip
 800555a:	d30a      	bcc.n	8005572 <__exponent+0x66>
 800555c:	f10d 0209 	add.w	r2, sp, #9
 8005560:	eba2 020e 	sub.w	r2, r2, lr
 8005564:	4565      	cmp	r5, ip
 8005566:	bf88      	it	hi
 8005568:	2200      	movhi	r2, #0
 800556a:	4413      	add	r3, r2
 800556c:	1a18      	subs	r0, r3, r0
 800556e:	b003      	add	sp, #12
 8005570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005572:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005576:	f804 2f01 	strb.w	r2, [r4, #1]!
 800557a:	e7ed      	b.n	8005558 <__exponent+0x4c>
 800557c:	2330      	movs	r3, #48	; 0x30
 800557e:	3130      	adds	r1, #48	; 0x30
 8005580:	7083      	strb	r3, [r0, #2]
 8005582:	70c1      	strb	r1, [r0, #3]
 8005584:	1d03      	adds	r3, r0, #4
 8005586:	e7f1      	b.n	800556c <__exponent+0x60>

08005588 <_printf_float>:
 8005588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558c:	ed2d 8b02 	vpush	{d8}
 8005590:	b08d      	sub	sp, #52	; 0x34
 8005592:	460c      	mov	r4, r1
 8005594:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005598:	4616      	mov	r6, r2
 800559a:	461f      	mov	r7, r3
 800559c:	4605      	mov	r5, r0
 800559e:	f003 f98f 	bl	80088c0 <_localeconv_r>
 80055a2:	f8d0 a000 	ldr.w	sl, [r0]
 80055a6:	4650      	mov	r0, sl
 80055a8:	f7fa fe12 	bl	80001d0 <strlen>
 80055ac:	2300      	movs	r3, #0
 80055ae:	930a      	str	r3, [sp, #40]	; 0x28
 80055b0:	6823      	ldr	r3, [r4, #0]
 80055b2:	9305      	str	r3, [sp, #20]
 80055b4:	f8d8 3000 	ldr.w	r3, [r8]
 80055b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055bc:	3307      	adds	r3, #7
 80055be:	f023 0307 	bic.w	r3, r3, #7
 80055c2:	f103 0208 	add.w	r2, r3, #8
 80055c6:	f8c8 2000 	str.w	r2, [r8]
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055da:	9307      	str	r3, [sp, #28]
 80055dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80055e0:	ee08 0a10 	vmov	s16, r0
 80055e4:	4b9f      	ldr	r3, [pc, #636]	; (8005864 <_printf_float+0x2dc>)
 80055e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ea:	f04f 32ff 	mov.w	r2, #4294967295
 80055ee:	f7fb fa9d 	bl	8000b2c <__aeabi_dcmpun>
 80055f2:	bb88      	cbnz	r0, 8005658 <_printf_float+0xd0>
 80055f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055f8:	4b9a      	ldr	r3, [pc, #616]	; (8005864 <_printf_float+0x2dc>)
 80055fa:	f04f 32ff 	mov.w	r2, #4294967295
 80055fe:	f7fb fa77 	bl	8000af0 <__aeabi_dcmple>
 8005602:	bb48      	cbnz	r0, 8005658 <_printf_float+0xd0>
 8005604:	2200      	movs	r2, #0
 8005606:	2300      	movs	r3, #0
 8005608:	4640      	mov	r0, r8
 800560a:	4649      	mov	r1, r9
 800560c:	f7fb fa66 	bl	8000adc <__aeabi_dcmplt>
 8005610:	b110      	cbz	r0, 8005618 <_printf_float+0x90>
 8005612:	232d      	movs	r3, #45	; 0x2d
 8005614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005618:	4b93      	ldr	r3, [pc, #588]	; (8005868 <_printf_float+0x2e0>)
 800561a:	4894      	ldr	r0, [pc, #592]	; (800586c <_printf_float+0x2e4>)
 800561c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005620:	bf94      	ite	ls
 8005622:	4698      	movls	r8, r3
 8005624:	4680      	movhi	r8, r0
 8005626:	2303      	movs	r3, #3
 8005628:	6123      	str	r3, [r4, #16]
 800562a:	9b05      	ldr	r3, [sp, #20]
 800562c:	f023 0204 	bic.w	r2, r3, #4
 8005630:	6022      	str	r2, [r4, #0]
 8005632:	f04f 0900 	mov.w	r9, #0
 8005636:	9700      	str	r7, [sp, #0]
 8005638:	4633      	mov	r3, r6
 800563a:	aa0b      	add	r2, sp, #44	; 0x2c
 800563c:	4621      	mov	r1, r4
 800563e:	4628      	mov	r0, r5
 8005640:	f000 f9d8 	bl	80059f4 <_printf_common>
 8005644:	3001      	adds	r0, #1
 8005646:	f040 8090 	bne.w	800576a <_printf_float+0x1e2>
 800564a:	f04f 30ff 	mov.w	r0, #4294967295
 800564e:	b00d      	add	sp, #52	; 0x34
 8005650:	ecbd 8b02 	vpop	{d8}
 8005654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005658:	4642      	mov	r2, r8
 800565a:	464b      	mov	r3, r9
 800565c:	4640      	mov	r0, r8
 800565e:	4649      	mov	r1, r9
 8005660:	f7fb fa64 	bl	8000b2c <__aeabi_dcmpun>
 8005664:	b140      	cbz	r0, 8005678 <_printf_float+0xf0>
 8005666:	464b      	mov	r3, r9
 8005668:	2b00      	cmp	r3, #0
 800566a:	bfbc      	itt	lt
 800566c:	232d      	movlt	r3, #45	; 0x2d
 800566e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005672:	487f      	ldr	r0, [pc, #508]	; (8005870 <_printf_float+0x2e8>)
 8005674:	4b7f      	ldr	r3, [pc, #508]	; (8005874 <_printf_float+0x2ec>)
 8005676:	e7d1      	b.n	800561c <_printf_float+0x94>
 8005678:	6863      	ldr	r3, [r4, #4]
 800567a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800567e:	9206      	str	r2, [sp, #24]
 8005680:	1c5a      	adds	r2, r3, #1
 8005682:	d13f      	bne.n	8005704 <_printf_float+0x17c>
 8005684:	2306      	movs	r3, #6
 8005686:	6063      	str	r3, [r4, #4]
 8005688:	9b05      	ldr	r3, [sp, #20]
 800568a:	6861      	ldr	r1, [r4, #4]
 800568c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005690:	2300      	movs	r3, #0
 8005692:	9303      	str	r3, [sp, #12]
 8005694:	ab0a      	add	r3, sp, #40	; 0x28
 8005696:	e9cd b301 	strd	fp, r3, [sp, #4]
 800569a:	ab09      	add	r3, sp, #36	; 0x24
 800569c:	ec49 8b10 	vmov	d0, r8, r9
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	6022      	str	r2, [r4, #0]
 80056a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056a8:	4628      	mov	r0, r5
 80056aa:	f7ff fecd 	bl	8005448 <__cvt>
 80056ae:	9b06      	ldr	r3, [sp, #24]
 80056b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056b2:	2b47      	cmp	r3, #71	; 0x47
 80056b4:	4680      	mov	r8, r0
 80056b6:	d108      	bne.n	80056ca <_printf_float+0x142>
 80056b8:	1cc8      	adds	r0, r1, #3
 80056ba:	db02      	blt.n	80056c2 <_printf_float+0x13a>
 80056bc:	6863      	ldr	r3, [r4, #4]
 80056be:	4299      	cmp	r1, r3
 80056c0:	dd41      	ble.n	8005746 <_printf_float+0x1be>
 80056c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80056c6:	fa5f fb8b 	uxtb.w	fp, fp
 80056ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056ce:	d820      	bhi.n	8005712 <_printf_float+0x18a>
 80056d0:	3901      	subs	r1, #1
 80056d2:	465a      	mov	r2, fp
 80056d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056d8:	9109      	str	r1, [sp, #36]	; 0x24
 80056da:	f7ff ff17 	bl	800550c <__exponent>
 80056de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056e0:	1813      	adds	r3, r2, r0
 80056e2:	2a01      	cmp	r2, #1
 80056e4:	4681      	mov	r9, r0
 80056e6:	6123      	str	r3, [r4, #16]
 80056e8:	dc02      	bgt.n	80056f0 <_printf_float+0x168>
 80056ea:	6822      	ldr	r2, [r4, #0]
 80056ec:	07d2      	lsls	r2, r2, #31
 80056ee:	d501      	bpl.n	80056f4 <_printf_float+0x16c>
 80056f0:	3301      	adds	r3, #1
 80056f2:	6123      	str	r3, [r4, #16]
 80056f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d09c      	beq.n	8005636 <_printf_float+0xae>
 80056fc:	232d      	movs	r3, #45	; 0x2d
 80056fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005702:	e798      	b.n	8005636 <_printf_float+0xae>
 8005704:	9a06      	ldr	r2, [sp, #24]
 8005706:	2a47      	cmp	r2, #71	; 0x47
 8005708:	d1be      	bne.n	8005688 <_printf_float+0x100>
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1bc      	bne.n	8005688 <_printf_float+0x100>
 800570e:	2301      	movs	r3, #1
 8005710:	e7b9      	b.n	8005686 <_printf_float+0xfe>
 8005712:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005716:	d118      	bne.n	800574a <_printf_float+0x1c2>
 8005718:	2900      	cmp	r1, #0
 800571a:	6863      	ldr	r3, [r4, #4]
 800571c:	dd0b      	ble.n	8005736 <_printf_float+0x1ae>
 800571e:	6121      	str	r1, [r4, #16]
 8005720:	b913      	cbnz	r3, 8005728 <_printf_float+0x1a0>
 8005722:	6822      	ldr	r2, [r4, #0]
 8005724:	07d0      	lsls	r0, r2, #31
 8005726:	d502      	bpl.n	800572e <_printf_float+0x1a6>
 8005728:	3301      	adds	r3, #1
 800572a:	440b      	add	r3, r1
 800572c:	6123      	str	r3, [r4, #16]
 800572e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005730:	f04f 0900 	mov.w	r9, #0
 8005734:	e7de      	b.n	80056f4 <_printf_float+0x16c>
 8005736:	b913      	cbnz	r3, 800573e <_printf_float+0x1b6>
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	07d2      	lsls	r2, r2, #31
 800573c:	d501      	bpl.n	8005742 <_printf_float+0x1ba>
 800573e:	3302      	adds	r3, #2
 8005740:	e7f4      	b.n	800572c <_printf_float+0x1a4>
 8005742:	2301      	movs	r3, #1
 8005744:	e7f2      	b.n	800572c <_printf_float+0x1a4>
 8005746:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800574a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800574c:	4299      	cmp	r1, r3
 800574e:	db05      	blt.n	800575c <_printf_float+0x1d4>
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	6121      	str	r1, [r4, #16]
 8005754:	07d8      	lsls	r0, r3, #31
 8005756:	d5ea      	bpl.n	800572e <_printf_float+0x1a6>
 8005758:	1c4b      	adds	r3, r1, #1
 800575a:	e7e7      	b.n	800572c <_printf_float+0x1a4>
 800575c:	2900      	cmp	r1, #0
 800575e:	bfd4      	ite	le
 8005760:	f1c1 0202 	rsble	r2, r1, #2
 8005764:	2201      	movgt	r2, #1
 8005766:	4413      	add	r3, r2
 8005768:	e7e0      	b.n	800572c <_printf_float+0x1a4>
 800576a:	6823      	ldr	r3, [r4, #0]
 800576c:	055a      	lsls	r2, r3, #21
 800576e:	d407      	bmi.n	8005780 <_printf_float+0x1f8>
 8005770:	6923      	ldr	r3, [r4, #16]
 8005772:	4642      	mov	r2, r8
 8005774:	4631      	mov	r1, r6
 8005776:	4628      	mov	r0, r5
 8005778:	47b8      	blx	r7
 800577a:	3001      	adds	r0, #1
 800577c:	d12c      	bne.n	80057d8 <_printf_float+0x250>
 800577e:	e764      	b.n	800564a <_printf_float+0xc2>
 8005780:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005784:	f240 80e0 	bls.w	8005948 <_printf_float+0x3c0>
 8005788:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800578c:	2200      	movs	r2, #0
 800578e:	2300      	movs	r3, #0
 8005790:	f7fb f99a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005794:	2800      	cmp	r0, #0
 8005796:	d034      	beq.n	8005802 <_printf_float+0x27a>
 8005798:	4a37      	ldr	r2, [pc, #220]	; (8005878 <_printf_float+0x2f0>)
 800579a:	2301      	movs	r3, #1
 800579c:	4631      	mov	r1, r6
 800579e:	4628      	mov	r0, r5
 80057a0:	47b8      	blx	r7
 80057a2:	3001      	adds	r0, #1
 80057a4:	f43f af51 	beq.w	800564a <_printf_float+0xc2>
 80057a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057ac:	429a      	cmp	r2, r3
 80057ae:	db02      	blt.n	80057b6 <_printf_float+0x22e>
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	07d8      	lsls	r0, r3, #31
 80057b4:	d510      	bpl.n	80057d8 <_printf_float+0x250>
 80057b6:	ee18 3a10 	vmov	r3, s16
 80057ba:	4652      	mov	r2, sl
 80057bc:	4631      	mov	r1, r6
 80057be:	4628      	mov	r0, r5
 80057c0:	47b8      	blx	r7
 80057c2:	3001      	adds	r0, #1
 80057c4:	f43f af41 	beq.w	800564a <_printf_float+0xc2>
 80057c8:	f04f 0800 	mov.w	r8, #0
 80057cc:	f104 091a 	add.w	r9, r4, #26
 80057d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057d2:	3b01      	subs	r3, #1
 80057d4:	4543      	cmp	r3, r8
 80057d6:	dc09      	bgt.n	80057ec <_printf_float+0x264>
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	079b      	lsls	r3, r3, #30
 80057dc:	f100 8105 	bmi.w	80059ea <_printf_float+0x462>
 80057e0:	68e0      	ldr	r0, [r4, #12]
 80057e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057e4:	4298      	cmp	r0, r3
 80057e6:	bfb8      	it	lt
 80057e8:	4618      	movlt	r0, r3
 80057ea:	e730      	b.n	800564e <_printf_float+0xc6>
 80057ec:	2301      	movs	r3, #1
 80057ee:	464a      	mov	r2, r9
 80057f0:	4631      	mov	r1, r6
 80057f2:	4628      	mov	r0, r5
 80057f4:	47b8      	blx	r7
 80057f6:	3001      	adds	r0, #1
 80057f8:	f43f af27 	beq.w	800564a <_printf_float+0xc2>
 80057fc:	f108 0801 	add.w	r8, r8, #1
 8005800:	e7e6      	b.n	80057d0 <_printf_float+0x248>
 8005802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005804:	2b00      	cmp	r3, #0
 8005806:	dc39      	bgt.n	800587c <_printf_float+0x2f4>
 8005808:	4a1b      	ldr	r2, [pc, #108]	; (8005878 <_printf_float+0x2f0>)
 800580a:	2301      	movs	r3, #1
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	47b8      	blx	r7
 8005812:	3001      	adds	r0, #1
 8005814:	f43f af19 	beq.w	800564a <_printf_float+0xc2>
 8005818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800581c:	4313      	orrs	r3, r2
 800581e:	d102      	bne.n	8005826 <_printf_float+0x29e>
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	07d9      	lsls	r1, r3, #31
 8005824:	d5d8      	bpl.n	80057d8 <_printf_float+0x250>
 8005826:	ee18 3a10 	vmov	r3, s16
 800582a:	4652      	mov	r2, sl
 800582c:	4631      	mov	r1, r6
 800582e:	4628      	mov	r0, r5
 8005830:	47b8      	blx	r7
 8005832:	3001      	adds	r0, #1
 8005834:	f43f af09 	beq.w	800564a <_printf_float+0xc2>
 8005838:	f04f 0900 	mov.w	r9, #0
 800583c:	f104 0a1a 	add.w	sl, r4, #26
 8005840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005842:	425b      	negs	r3, r3
 8005844:	454b      	cmp	r3, r9
 8005846:	dc01      	bgt.n	800584c <_printf_float+0x2c4>
 8005848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800584a:	e792      	b.n	8005772 <_printf_float+0x1ea>
 800584c:	2301      	movs	r3, #1
 800584e:	4652      	mov	r2, sl
 8005850:	4631      	mov	r1, r6
 8005852:	4628      	mov	r0, r5
 8005854:	47b8      	blx	r7
 8005856:	3001      	adds	r0, #1
 8005858:	f43f aef7 	beq.w	800564a <_printf_float+0xc2>
 800585c:	f109 0901 	add.w	r9, r9, #1
 8005860:	e7ee      	b.n	8005840 <_printf_float+0x2b8>
 8005862:	bf00      	nop
 8005864:	7fefffff 	.word	0x7fefffff
 8005868:	08009eb4 	.word	0x08009eb4
 800586c:	08009eb8 	.word	0x08009eb8
 8005870:	08009ec0 	.word	0x08009ec0
 8005874:	08009ebc 	.word	0x08009ebc
 8005878:	08009ec4 	.word	0x08009ec4
 800587c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800587e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005880:	429a      	cmp	r2, r3
 8005882:	bfa8      	it	ge
 8005884:	461a      	movge	r2, r3
 8005886:	2a00      	cmp	r2, #0
 8005888:	4691      	mov	r9, r2
 800588a:	dc37      	bgt.n	80058fc <_printf_float+0x374>
 800588c:	f04f 0b00 	mov.w	fp, #0
 8005890:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005894:	f104 021a 	add.w	r2, r4, #26
 8005898:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800589a:	9305      	str	r3, [sp, #20]
 800589c:	eba3 0309 	sub.w	r3, r3, r9
 80058a0:	455b      	cmp	r3, fp
 80058a2:	dc33      	bgt.n	800590c <_printf_float+0x384>
 80058a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058a8:	429a      	cmp	r2, r3
 80058aa:	db3b      	blt.n	8005924 <_printf_float+0x39c>
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	07da      	lsls	r2, r3, #31
 80058b0:	d438      	bmi.n	8005924 <_printf_float+0x39c>
 80058b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b4:	9a05      	ldr	r2, [sp, #20]
 80058b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058b8:	1a9a      	subs	r2, r3, r2
 80058ba:	eba3 0901 	sub.w	r9, r3, r1
 80058be:	4591      	cmp	r9, r2
 80058c0:	bfa8      	it	ge
 80058c2:	4691      	movge	r9, r2
 80058c4:	f1b9 0f00 	cmp.w	r9, #0
 80058c8:	dc35      	bgt.n	8005936 <_printf_float+0x3ae>
 80058ca:	f04f 0800 	mov.w	r8, #0
 80058ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058d2:	f104 0a1a 	add.w	sl, r4, #26
 80058d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058da:	1a9b      	subs	r3, r3, r2
 80058dc:	eba3 0309 	sub.w	r3, r3, r9
 80058e0:	4543      	cmp	r3, r8
 80058e2:	f77f af79 	ble.w	80057d8 <_printf_float+0x250>
 80058e6:	2301      	movs	r3, #1
 80058e8:	4652      	mov	r2, sl
 80058ea:	4631      	mov	r1, r6
 80058ec:	4628      	mov	r0, r5
 80058ee:	47b8      	blx	r7
 80058f0:	3001      	adds	r0, #1
 80058f2:	f43f aeaa 	beq.w	800564a <_printf_float+0xc2>
 80058f6:	f108 0801 	add.w	r8, r8, #1
 80058fa:	e7ec      	b.n	80058d6 <_printf_float+0x34e>
 80058fc:	4613      	mov	r3, r2
 80058fe:	4631      	mov	r1, r6
 8005900:	4642      	mov	r2, r8
 8005902:	4628      	mov	r0, r5
 8005904:	47b8      	blx	r7
 8005906:	3001      	adds	r0, #1
 8005908:	d1c0      	bne.n	800588c <_printf_float+0x304>
 800590a:	e69e      	b.n	800564a <_printf_float+0xc2>
 800590c:	2301      	movs	r3, #1
 800590e:	4631      	mov	r1, r6
 8005910:	4628      	mov	r0, r5
 8005912:	9205      	str	r2, [sp, #20]
 8005914:	47b8      	blx	r7
 8005916:	3001      	adds	r0, #1
 8005918:	f43f ae97 	beq.w	800564a <_printf_float+0xc2>
 800591c:	9a05      	ldr	r2, [sp, #20]
 800591e:	f10b 0b01 	add.w	fp, fp, #1
 8005922:	e7b9      	b.n	8005898 <_printf_float+0x310>
 8005924:	ee18 3a10 	vmov	r3, s16
 8005928:	4652      	mov	r2, sl
 800592a:	4631      	mov	r1, r6
 800592c:	4628      	mov	r0, r5
 800592e:	47b8      	blx	r7
 8005930:	3001      	adds	r0, #1
 8005932:	d1be      	bne.n	80058b2 <_printf_float+0x32a>
 8005934:	e689      	b.n	800564a <_printf_float+0xc2>
 8005936:	9a05      	ldr	r2, [sp, #20]
 8005938:	464b      	mov	r3, r9
 800593a:	4442      	add	r2, r8
 800593c:	4631      	mov	r1, r6
 800593e:	4628      	mov	r0, r5
 8005940:	47b8      	blx	r7
 8005942:	3001      	adds	r0, #1
 8005944:	d1c1      	bne.n	80058ca <_printf_float+0x342>
 8005946:	e680      	b.n	800564a <_printf_float+0xc2>
 8005948:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800594a:	2a01      	cmp	r2, #1
 800594c:	dc01      	bgt.n	8005952 <_printf_float+0x3ca>
 800594e:	07db      	lsls	r3, r3, #31
 8005950:	d538      	bpl.n	80059c4 <_printf_float+0x43c>
 8005952:	2301      	movs	r3, #1
 8005954:	4642      	mov	r2, r8
 8005956:	4631      	mov	r1, r6
 8005958:	4628      	mov	r0, r5
 800595a:	47b8      	blx	r7
 800595c:	3001      	adds	r0, #1
 800595e:	f43f ae74 	beq.w	800564a <_printf_float+0xc2>
 8005962:	ee18 3a10 	vmov	r3, s16
 8005966:	4652      	mov	r2, sl
 8005968:	4631      	mov	r1, r6
 800596a:	4628      	mov	r0, r5
 800596c:	47b8      	blx	r7
 800596e:	3001      	adds	r0, #1
 8005970:	f43f ae6b 	beq.w	800564a <_printf_float+0xc2>
 8005974:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005978:	2200      	movs	r2, #0
 800597a:	2300      	movs	r3, #0
 800597c:	f7fb f8a4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005980:	b9d8      	cbnz	r0, 80059ba <_printf_float+0x432>
 8005982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005984:	f108 0201 	add.w	r2, r8, #1
 8005988:	3b01      	subs	r3, #1
 800598a:	4631      	mov	r1, r6
 800598c:	4628      	mov	r0, r5
 800598e:	47b8      	blx	r7
 8005990:	3001      	adds	r0, #1
 8005992:	d10e      	bne.n	80059b2 <_printf_float+0x42a>
 8005994:	e659      	b.n	800564a <_printf_float+0xc2>
 8005996:	2301      	movs	r3, #1
 8005998:	4652      	mov	r2, sl
 800599a:	4631      	mov	r1, r6
 800599c:	4628      	mov	r0, r5
 800599e:	47b8      	blx	r7
 80059a0:	3001      	adds	r0, #1
 80059a2:	f43f ae52 	beq.w	800564a <_printf_float+0xc2>
 80059a6:	f108 0801 	add.w	r8, r8, #1
 80059aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059ac:	3b01      	subs	r3, #1
 80059ae:	4543      	cmp	r3, r8
 80059b0:	dcf1      	bgt.n	8005996 <_printf_float+0x40e>
 80059b2:	464b      	mov	r3, r9
 80059b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059b8:	e6dc      	b.n	8005774 <_printf_float+0x1ec>
 80059ba:	f04f 0800 	mov.w	r8, #0
 80059be:	f104 0a1a 	add.w	sl, r4, #26
 80059c2:	e7f2      	b.n	80059aa <_printf_float+0x422>
 80059c4:	2301      	movs	r3, #1
 80059c6:	4642      	mov	r2, r8
 80059c8:	e7df      	b.n	800598a <_printf_float+0x402>
 80059ca:	2301      	movs	r3, #1
 80059cc:	464a      	mov	r2, r9
 80059ce:	4631      	mov	r1, r6
 80059d0:	4628      	mov	r0, r5
 80059d2:	47b8      	blx	r7
 80059d4:	3001      	adds	r0, #1
 80059d6:	f43f ae38 	beq.w	800564a <_printf_float+0xc2>
 80059da:	f108 0801 	add.w	r8, r8, #1
 80059de:	68e3      	ldr	r3, [r4, #12]
 80059e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059e2:	1a5b      	subs	r3, r3, r1
 80059e4:	4543      	cmp	r3, r8
 80059e6:	dcf0      	bgt.n	80059ca <_printf_float+0x442>
 80059e8:	e6fa      	b.n	80057e0 <_printf_float+0x258>
 80059ea:	f04f 0800 	mov.w	r8, #0
 80059ee:	f104 0919 	add.w	r9, r4, #25
 80059f2:	e7f4      	b.n	80059de <_printf_float+0x456>

080059f4 <_printf_common>:
 80059f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f8:	4616      	mov	r6, r2
 80059fa:	4699      	mov	r9, r3
 80059fc:	688a      	ldr	r2, [r1, #8]
 80059fe:	690b      	ldr	r3, [r1, #16]
 8005a00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a04:	4293      	cmp	r3, r2
 8005a06:	bfb8      	it	lt
 8005a08:	4613      	movlt	r3, r2
 8005a0a:	6033      	str	r3, [r6, #0]
 8005a0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a10:	4607      	mov	r7, r0
 8005a12:	460c      	mov	r4, r1
 8005a14:	b10a      	cbz	r2, 8005a1a <_printf_common+0x26>
 8005a16:	3301      	adds	r3, #1
 8005a18:	6033      	str	r3, [r6, #0]
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	0699      	lsls	r1, r3, #26
 8005a1e:	bf42      	ittt	mi
 8005a20:	6833      	ldrmi	r3, [r6, #0]
 8005a22:	3302      	addmi	r3, #2
 8005a24:	6033      	strmi	r3, [r6, #0]
 8005a26:	6825      	ldr	r5, [r4, #0]
 8005a28:	f015 0506 	ands.w	r5, r5, #6
 8005a2c:	d106      	bne.n	8005a3c <_printf_common+0x48>
 8005a2e:	f104 0a19 	add.w	sl, r4, #25
 8005a32:	68e3      	ldr	r3, [r4, #12]
 8005a34:	6832      	ldr	r2, [r6, #0]
 8005a36:	1a9b      	subs	r3, r3, r2
 8005a38:	42ab      	cmp	r3, r5
 8005a3a:	dc26      	bgt.n	8005a8a <_printf_common+0x96>
 8005a3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a40:	1e13      	subs	r3, r2, #0
 8005a42:	6822      	ldr	r2, [r4, #0]
 8005a44:	bf18      	it	ne
 8005a46:	2301      	movne	r3, #1
 8005a48:	0692      	lsls	r2, r2, #26
 8005a4a:	d42b      	bmi.n	8005aa4 <_printf_common+0xb0>
 8005a4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a50:	4649      	mov	r1, r9
 8005a52:	4638      	mov	r0, r7
 8005a54:	47c0      	blx	r8
 8005a56:	3001      	adds	r0, #1
 8005a58:	d01e      	beq.n	8005a98 <_printf_common+0xa4>
 8005a5a:	6823      	ldr	r3, [r4, #0]
 8005a5c:	68e5      	ldr	r5, [r4, #12]
 8005a5e:	6832      	ldr	r2, [r6, #0]
 8005a60:	f003 0306 	and.w	r3, r3, #6
 8005a64:	2b04      	cmp	r3, #4
 8005a66:	bf08      	it	eq
 8005a68:	1aad      	subeq	r5, r5, r2
 8005a6a:	68a3      	ldr	r3, [r4, #8]
 8005a6c:	6922      	ldr	r2, [r4, #16]
 8005a6e:	bf0c      	ite	eq
 8005a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a74:	2500      	movne	r5, #0
 8005a76:	4293      	cmp	r3, r2
 8005a78:	bfc4      	itt	gt
 8005a7a:	1a9b      	subgt	r3, r3, r2
 8005a7c:	18ed      	addgt	r5, r5, r3
 8005a7e:	2600      	movs	r6, #0
 8005a80:	341a      	adds	r4, #26
 8005a82:	42b5      	cmp	r5, r6
 8005a84:	d11a      	bne.n	8005abc <_printf_common+0xc8>
 8005a86:	2000      	movs	r0, #0
 8005a88:	e008      	b.n	8005a9c <_printf_common+0xa8>
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	4652      	mov	r2, sl
 8005a8e:	4649      	mov	r1, r9
 8005a90:	4638      	mov	r0, r7
 8005a92:	47c0      	blx	r8
 8005a94:	3001      	adds	r0, #1
 8005a96:	d103      	bne.n	8005aa0 <_printf_common+0xac>
 8005a98:	f04f 30ff 	mov.w	r0, #4294967295
 8005a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa0:	3501      	adds	r5, #1
 8005aa2:	e7c6      	b.n	8005a32 <_printf_common+0x3e>
 8005aa4:	18e1      	adds	r1, r4, r3
 8005aa6:	1c5a      	adds	r2, r3, #1
 8005aa8:	2030      	movs	r0, #48	; 0x30
 8005aaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005aae:	4422      	add	r2, r4
 8005ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ab4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ab8:	3302      	adds	r3, #2
 8005aba:	e7c7      	b.n	8005a4c <_printf_common+0x58>
 8005abc:	2301      	movs	r3, #1
 8005abe:	4622      	mov	r2, r4
 8005ac0:	4649      	mov	r1, r9
 8005ac2:	4638      	mov	r0, r7
 8005ac4:	47c0      	blx	r8
 8005ac6:	3001      	adds	r0, #1
 8005ac8:	d0e6      	beq.n	8005a98 <_printf_common+0xa4>
 8005aca:	3601      	adds	r6, #1
 8005acc:	e7d9      	b.n	8005a82 <_printf_common+0x8e>
	...

08005ad0 <_printf_i>:
 8005ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad4:	7e0f      	ldrb	r7, [r1, #24]
 8005ad6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ad8:	2f78      	cmp	r7, #120	; 0x78
 8005ada:	4691      	mov	r9, r2
 8005adc:	4680      	mov	r8, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	469a      	mov	sl, r3
 8005ae2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ae6:	d807      	bhi.n	8005af8 <_printf_i+0x28>
 8005ae8:	2f62      	cmp	r7, #98	; 0x62
 8005aea:	d80a      	bhi.n	8005b02 <_printf_i+0x32>
 8005aec:	2f00      	cmp	r7, #0
 8005aee:	f000 80d8 	beq.w	8005ca2 <_printf_i+0x1d2>
 8005af2:	2f58      	cmp	r7, #88	; 0x58
 8005af4:	f000 80a3 	beq.w	8005c3e <_printf_i+0x16e>
 8005af8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005afc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b00:	e03a      	b.n	8005b78 <_printf_i+0xa8>
 8005b02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b06:	2b15      	cmp	r3, #21
 8005b08:	d8f6      	bhi.n	8005af8 <_printf_i+0x28>
 8005b0a:	a101      	add	r1, pc, #4	; (adr r1, 8005b10 <_printf_i+0x40>)
 8005b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b10:	08005b69 	.word	0x08005b69
 8005b14:	08005b7d 	.word	0x08005b7d
 8005b18:	08005af9 	.word	0x08005af9
 8005b1c:	08005af9 	.word	0x08005af9
 8005b20:	08005af9 	.word	0x08005af9
 8005b24:	08005af9 	.word	0x08005af9
 8005b28:	08005b7d 	.word	0x08005b7d
 8005b2c:	08005af9 	.word	0x08005af9
 8005b30:	08005af9 	.word	0x08005af9
 8005b34:	08005af9 	.word	0x08005af9
 8005b38:	08005af9 	.word	0x08005af9
 8005b3c:	08005c89 	.word	0x08005c89
 8005b40:	08005bad 	.word	0x08005bad
 8005b44:	08005c6b 	.word	0x08005c6b
 8005b48:	08005af9 	.word	0x08005af9
 8005b4c:	08005af9 	.word	0x08005af9
 8005b50:	08005cab 	.word	0x08005cab
 8005b54:	08005af9 	.word	0x08005af9
 8005b58:	08005bad 	.word	0x08005bad
 8005b5c:	08005af9 	.word	0x08005af9
 8005b60:	08005af9 	.word	0x08005af9
 8005b64:	08005c73 	.word	0x08005c73
 8005b68:	682b      	ldr	r3, [r5, #0]
 8005b6a:	1d1a      	adds	r2, r3, #4
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	602a      	str	r2, [r5, #0]
 8005b70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e0a3      	b.n	8005cc4 <_printf_i+0x1f4>
 8005b7c:	6820      	ldr	r0, [r4, #0]
 8005b7e:	6829      	ldr	r1, [r5, #0]
 8005b80:	0606      	lsls	r6, r0, #24
 8005b82:	f101 0304 	add.w	r3, r1, #4
 8005b86:	d50a      	bpl.n	8005b9e <_printf_i+0xce>
 8005b88:	680e      	ldr	r6, [r1, #0]
 8005b8a:	602b      	str	r3, [r5, #0]
 8005b8c:	2e00      	cmp	r6, #0
 8005b8e:	da03      	bge.n	8005b98 <_printf_i+0xc8>
 8005b90:	232d      	movs	r3, #45	; 0x2d
 8005b92:	4276      	negs	r6, r6
 8005b94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b98:	485e      	ldr	r0, [pc, #376]	; (8005d14 <_printf_i+0x244>)
 8005b9a:	230a      	movs	r3, #10
 8005b9c:	e019      	b.n	8005bd2 <_printf_i+0x102>
 8005b9e:	680e      	ldr	r6, [r1, #0]
 8005ba0:	602b      	str	r3, [r5, #0]
 8005ba2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ba6:	bf18      	it	ne
 8005ba8:	b236      	sxthne	r6, r6
 8005baa:	e7ef      	b.n	8005b8c <_printf_i+0xbc>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	6820      	ldr	r0, [r4, #0]
 8005bb0:	1d19      	adds	r1, r3, #4
 8005bb2:	6029      	str	r1, [r5, #0]
 8005bb4:	0601      	lsls	r1, r0, #24
 8005bb6:	d501      	bpl.n	8005bbc <_printf_i+0xec>
 8005bb8:	681e      	ldr	r6, [r3, #0]
 8005bba:	e002      	b.n	8005bc2 <_printf_i+0xf2>
 8005bbc:	0646      	lsls	r6, r0, #25
 8005bbe:	d5fb      	bpl.n	8005bb8 <_printf_i+0xe8>
 8005bc0:	881e      	ldrh	r6, [r3, #0]
 8005bc2:	4854      	ldr	r0, [pc, #336]	; (8005d14 <_printf_i+0x244>)
 8005bc4:	2f6f      	cmp	r7, #111	; 0x6f
 8005bc6:	bf0c      	ite	eq
 8005bc8:	2308      	moveq	r3, #8
 8005bca:	230a      	movne	r3, #10
 8005bcc:	2100      	movs	r1, #0
 8005bce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bd2:	6865      	ldr	r5, [r4, #4]
 8005bd4:	60a5      	str	r5, [r4, #8]
 8005bd6:	2d00      	cmp	r5, #0
 8005bd8:	bfa2      	ittt	ge
 8005bda:	6821      	ldrge	r1, [r4, #0]
 8005bdc:	f021 0104 	bicge.w	r1, r1, #4
 8005be0:	6021      	strge	r1, [r4, #0]
 8005be2:	b90e      	cbnz	r6, 8005be8 <_printf_i+0x118>
 8005be4:	2d00      	cmp	r5, #0
 8005be6:	d04d      	beq.n	8005c84 <_printf_i+0x1b4>
 8005be8:	4615      	mov	r5, r2
 8005bea:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bee:	fb03 6711 	mls	r7, r3, r1, r6
 8005bf2:	5dc7      	ldrb	r7, [r0, r7]
 8005bf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bf8:	4637      	mov	r7, r6
 8005bfa:	42bb      	cmp	r3, r7
 8005bfc:	460e      	mov	r6, r1
 8005bfe:	d9f4      	bls.n	8005bea <_printf_i+0x11a>
 8005c00:	2b08      	cmp	r3, #8
 8005c02:	d10b      	bne.n	8005c1c <_printf_i+0x14c>
 8005c04:	6823      	ldr	r3, [r4, #0]
 8005c06:	07de      	lsls	r6, r3, #31
 8005c08:	d508      	bpl.n	8005c1c <_printf_i+0x14c>
 8005c0a:	6923      	ldr	r3, [r4, #16]
 8005c0c:	6861      	ldr	r1, [r4, #4]
 8005c0e:	4299      	cmp	r1, r3
 8005c10:	bfde      	ittt	le
 8005c12:	2330      	movle	r3, #48	; 0x30
 8005c14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c1c:	1b52      	subs	r2, r2, r5
 8005c1e:	6122      	str	r2, [r4, #16]
 8005c20:	f8cd a000 	str.w	sl, [sp]
 8005c24:	464b      	mov	r3, r9
 8005c26:	aa03      	add	r2, sp, #12
 8005c28:	4621      	mov	r1, r4
 8005c2a:	4640      	mov	r0, r8
 8005c2c:	f7ff fee2 	bl	80059f4 <_printf_common>
 8005c30:	3001      	adds	r0, #1
 8005c32:	d14c      	bne.n	8005cce <_printf_i+0x1fe>
 8005c34:	f04f 30ff 	mov.w	r0, #4294967295
 8005c38:	b004      	add	sp, #16
 8005c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c3e:	4835      	ldr	r0, [pc, #212]	; (8005d14 <_printf_i+0x244>)
 8005c40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c44:	6829      	ldr	r1, [r5, #0]
 8005c46:	6823      	ldr	r3, [r4, #0]
 8005c48:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c4c:	6029      	str	r1, [r5, #0]
 8005c4e:	061d      	lsls	r5, r3, #24
 8005c50:	d514      	bpl.n	8005c7c <_printf_i+0x1ac>
 8005c52:	07df      	lsls	r7, r3, #31
 8005c54:	bf44      	itt	mi
 8005c56:	f043 0320 	orrmi.w	r3, r3, #32
 8005c5a:	6023      	strmi	r3, [r4, #0]
 8005c5c:	b91e      	cbnz	r6, 8005c66 <_printf_i+0x196>
 8005c5e:	6823      	ldr	r3, [r4, #0]
 8005c60:	f023 0320 	bic.w	r3, r3, #32
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	2310      	movs	r3, #16
 8005c68:	e7b0      	b.n	8005bcc <_printf_i+0xfc>
 8005c6a:	6823      	ldr	r3, [r4, #0]
 8005c6c:	f043 0320 	orr.w	r3, r3, #32
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	2378      	movs	r3, #120	; 0x78
 8005c74:	4828      	ldr	r0, [pc, #160]	; (8005d18 <_printf_i+0x248>)
 8005c76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c7a:	e7e3      	b.n	8005c44 <_printf_i+0x174>
 8005c7c:	0659      	lsls	r1, r3, #25
 8005c7e:	bf48      	it	mi
 8005c80:	b2b6      	uxthmi	r6, r6
 8005c82:	e7e6      	b.n	8005c52 <_printf_i+0x182>
 8005c84:	4615      	mov	r5, r2
 8005c86:	e7bb      	b.n	8005c00 <_printf_i+0x130>
 8005c88:	682b      	ldr	r3, [r5, #0]
 8005c8a:	6826      	ldr	r6, [r4, #0]
 8005c8c:	6961      	ldr	r1, [r4, #20]
 8005c8e:	1d18      	adds	r0, r3, #4
 8005c90:	6028      	str	r0, [r5, #0]
 8005c92:	0635      	lsls	r5, r6, #24
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	d501      	bpl.n	8005c9c <_printf_i+0x1cc>
 8005c98:	6019      	str	r1, [r3, #0]
 8005c9a:	e002      	b.n	8005ca2 <_printf_i+0x1d2>
 8005c9c:	0670      	lsls	r0, r6, #25
 8005c9e:	d5fb      	bpl.n	8005c98 <_printf_i+0x1c8>
 8005ca0:	8019      	strh	r1, [r3, #0]
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	6123      	str	r3, [r4, #16]
 8005ca6:	4615      	mov	r5, r2
 8005ca8:	e7ba      	b.n	8005c20 <_printf_i+0x150>
 8005caa:	682b      	ldr	r3, [r5, #0]
 8005cac:	1d1a      	adds	r2, r3, #4
 8005cae:	602a      	str	r2, [r5, #0]
 8005cb0:	681d      	ldr	r5, [r3, #0]
 8005cb2:	6862      	ldr	r2, [r4, #4]
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	f7fa fa92 	bl	80001e0 <memchr>
 8005cbc:	b108      	cbz	r0, 8005cc2 <_printf_i+0x1f2>
 8005cbe:	1b40      	subs	r0, r0, r5
 8005cc0:	6060      	str	r0, [r4, #4]
 8005cc2:	6863      	ldr	r3, [r4, #4]
 8005cc4:	6123      	str	r3, [r4, #16]
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ccc:	e7a8      	b.n	8005c20 <_printf_i+0x150>
 8005cce:	6923      	ldr	r3, [r4, #16]
 8005cd0:	462a      	mov	r2, r5
 8005cd2:	4649      	mov	r1, r9
 8005cd4:	4640      	mov	r0, r8
 8005cd6:	47d0      	blx	sl
 8005cd8:	3001      	adds	r0, #1
 8005cda:	d0ab      	beq.n	8005c34 <_printf_i+0x164>
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	079b      	lsls	r3, r3, #30
 8005ce0:	d413      	bmi.n	8005d0a <_printf_i+0x23a>
 8005ce2:	68e0      	ldr	r0, [r4, #12]
 8005ce4:	9b03      	ldr	r3, [sp, #12]
 8005ce6:	4298      	cmp	r0, r3
 8005ce8:	bfb8      	it	lt
 8005cea:	4618      	movlt	r0, r3
 8005cec:	e7a4      	b.n	8005c38 <_printf_i+0x168>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	4632      	mov	r2, r6
 8005cf2:	4649      	mov	r1, r9
 8005cf4:	4640      	mov	r0, r8
 8005cf6:	47d0      	blx	sl
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	d09b      	beq.n	8005c34 <_printf_i+0x164>
 8005cfc:	3501      	adds	r5, #1
 8005cfe:	68e3      	ldr	r3, [r4, #12]
 8005d00:	9903      	ldr	r1, [sp, #12]
 8005d02:	1a5b      	subs	r3, r3, r1
 8005d04:	42ab      	cmp	r3, r5
 8005d06:	dcf2      	bgt.n	8005cee <_printf_i+0x21e>
 8005d08:	e7eb      	b.n	8005ce2 <_printf_i+0x212>
 8005d0a:	2500      	movs	r5, #0
 8005d0c:	f104 0619 	add.w	r6, r4, #25
 8005d10:	e7f5      	b.n	8005cfe <_printf_i+0x22e>
 8005d12:	bf00      	nop
 8005d14:	08009ec6 	.word	0x08009ec6
 8005d18:	08009ed7 	.word	0x08009ed7

08005d1c <_scanf_float>:
 8005d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d20:	b087      	sub	sp, #28
 8005d22:	4617      	mov	r7, r2
 8005d24:	9303      	str	r3, [sp, #12]
 8005d26:	688b      	ldr	r3, [r1, #8]
 8005d28:	1e5a      	subs	r2, r3, #1
 8005d2a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005d2e:	bf83      	ittte	hi
 8005d30:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005d34:	195b      	addhi	r3, r3, r5
 8005d36:	9302      	strhi	r3, [sp, #8]
 8005d38:	2300      	movls	r3, #0
 8005d3a:	bf86      	itte	hi
 8005d3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005d40:	608b      	strhi	r3, [r1, #8]
 8005d42:	9302      	strls	r3, [sp, #8]
 8005d44:	680b      	ldr	r3, [r1, #0]
 8005d46:	468b      	mov	fp, r1
 8005d48:	2500      	movs	r5, #0
 8005d4a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005d4e:	f84b 3b1c 	str.w	r3, [fp], #28
 8005d52:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005d56:	4680      	mov	r8, r0
 8005d58:	460c      	mov	r4, r1
 8005d5a:	465e      	mov	r6, fp
 8005d5c:	46aa      	mov	sl, r5
 8005d5e:	46a9      	mov	r9, r5
 8005d60:	9501      	str	r5, [sp, #4]
 8005d62:	68a2      	ldr	r2, [r4, #8]
 8005d64:	b152      	cbz	r2, 8005d7c <_scanf_float+0x60>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	2b4e      	cmp	r3, #78	; 0x4e
 8005d6c:	d864      	bhi.n	8005e38 <_scanf_float+0x11c>
 8005d6e:	2b40      	cmp	r3, #64	; 0x40
 8005d70:	d83c      	bhi.n	8005dec <_scanf_float+0xd0>
 8005d72:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005d76:	b2c8      	uxtb	r0, r1
 8005d78:	280e      	cmp	r0, #14
 8005d7a:	d93a      	bls.n	8005df2 <_scanf_float+0xd6>
 8005d7c:	f1b9 0f00 	cmp.w	r9, #0
 8005d80:	d003      	beq.n	8005d8a <_scanf_float+0x6e>
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d88:	6023      	str	r3, [r4, #0]
 8005d8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d8e:	f1ba 0f01 	cmp.w	sl, #1
 8005d92:	f200 8113 	bhi.w	8005fbc <_scanf_float+0x2a0>
 8005d96:	455e      	cmp	r6, fp
 8005d98:	f200 8105 	bhi.w	8005fa6 <_scanf_float+0x28a>
 8005d9c:	2501      	movs	r5, #1
 8005d9e:	4628      	mov	r0, r5
 8005da0:	b007      	add	sp, #28
 8005da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005da6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005daa:	2a0d      	cmp	r2, #13
 8005dac:	d8e6      	bhi.n	8005d7c <_scanf_float+0x60>
 8005dae:	a101      	add	r1, pc, #4	; (adr r1, 8005db4 <_scanf_float+0x98>)
 8005db0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005db4:	08005ef3 	.word	0x08005ef3
 8005db8:	08005d7d 	.word	0x08005d7d
 8005dbc:	08005d7d 	.word	0x08005d7d
 8005dc0:	08005d7d 	.word	0x08005d7d
 8005dc4:	08005f53 	.word	0x08005f53
 8005dc8:	08005f2b 	.word	0x08005f2b
 8005dcc:	08005d7d 	.word	0x08005d7d
 8005dd0:	08005d7d 	.word	0x08005d7d
 8005dd4:	08005f01 	.word	0x08005f01
 8005dd8:	08005d7d 	.word	0x08005d7d
 8005ddc:	08005d7d 	.word	0x08005d7d
 8005de0:	08005d7d 	.word	0x08005d7d
 8005de4:	08005d7d 	.word	0x08005d7d
 8005de8:	08005eb9 	.word	0x08005eb9
 8005dec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005df0:	e7db      	b.n	8005daa <_scanf_float+0x8e>
 8005df2:	290e      	cmp	r1, #14
 8005df4:	d8c2      	bhi.n	8005d7c <_scanf_float+0x60>
 8005df6:	a001      	add	r0, pc, #4	; (adr r0, 8005dfc <_scanf_float+0xe0>)
 8005df8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005dfc:	08005eab 	.word	0x08005eab
 8005e00:	08005d7d 	.word	0x08005d7d
 8005e04:	08005eab 	.word	0x08005eab
 8005e08:	08005f3f 	.word	0x08005f3f
 8005e0c:	08005d7d 	.word	0x08005d7d
 8005e10:	08005e59 	.word	0x08005e59
 8005e14:	08005e95 	.word	0x08005e95
 8005e18:	08005e95 	.word	0x08005e95
 8005e1c:	08005e95 	.word	0x08005e95
 8005e20:	08005e95 	.word	0x08005e95
 8005e24:	08005e95 	.word	0x08005e95
 8005e28:	08005e95 	.word	0x08005e95
 8005e2c:	08005e95 	.word	0x08005e95
 8005e30:	08005e95 	.word	0x08005e95
 8005e34:	08005e95 	.word	0x08005e95
 8005e38:	2b6e      	cmp	r3, #110	; 0x6e
 8005e3a:	d809      	bhi.n	8005e50 <_scanf_float+0x134>
 8005e3c:	2b60      	cmp	r3, #96	; 0x60
 8005e3e:	d8b2      	bhi.n	8005da6 <_scanf_float+0x8a>
 8005e40:	2b54      	cmp	r3, #84	; 0x54
 8005e42:	d077      	beq.n	8005f34 <_scanf_float+0x218>
 8005e44:	2b59      	cmp	r3, #89	; 0x59
 8005e46:	d199      	bne.n	8005d7c <_scanf_float+0x60>
 8005e48:	2d07      	cmp	r5, #7
 8005e4a:	d197      	bne.n	8005d7c <_scanf_float+0x60>
 8005e4c:	2508      	movs	r5, #8
 8005e4e:	e029      	b.n	8005ea4 <_scanf_float+0x188>
 8005e50:	2b74      	cmp	r3, #116	; 0x74
 8005e52:	d06f      	beq.n	8005f34 <_scanf_float+0x218>
 8005e54:	2b79      	cmp	r3, #121	; 0x79
 8005e56:	e7f6      	b.n	8005e46 <_scanf_float+0x12a>
 8005e58:	6821      	ldr	r1, [r4, #0]
 8005e5a:	05c8      	lsls	r0, r1, #23
 8005e5c:	d51a      	bpl.n	8005e94 <_scanf_float+0x178>
 8005e5e:	9b02      	ldr	r3, [sp, #8]
 8005e60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005e64:	6021      	str	r1, [r4, #0]
 8005e66:	f109 0901 	add.w	r9, r9, #1
 8005e6a:	b11b      	cbz	r3, 8005e74 <_scanf_float+0x158>
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	3201      	adds	r2, #1
 8005e70:	9302      	str	r3, [sp, #8]
 8005e72:	60a2      	str	r2, [r4, #8]
 8005e74:	68a3      	ldr	r3, [r4, #8]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	60a3      	str	r3, [r4, #8]
 8005e7a:	6923      	ldr	r3, [r4, #16]
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	6123      	str	r3, [r4, #16]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	3b01      	subs	r3, #1
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	607b      	str	r3, [r7, #4]
 8005e88:	f340 8084 	ble.w	8005f94 <_scanf_float+0x278>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	3301      	adds	r3, #1
 8005e90:	603b      	str	r3, [r7, #0]
 8005e92:	e766      	b.n	8005d62 <_scanf_float+0x46>
 8005e94:	eb1a 0f05 	cmn.w	sl, r5
 8005e98:	f47f af70 	bne.w	8005d7c <_scanf_float+0x60>
 8005e9c:	6822      	ldr	r2, [r4, #0]
 8005e9e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005ea2:	6022      	str	r2, [r4, #0]
 8005ea4:	f806 3b01 	strb.w	r3, [r6], #1
 8005ea8:	e7e4      	b.n	8005e74 <_scanf_float+0x158>
 8005eaa:	6822      	ldr	r2, [r4, #0]
 8005eac:	0610      	lsls	r0, r2, #24
 8005eae:	f57f af65 	bpl.w	8005d7c <_scanf_float+0x60>
 8005eb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005eb6:	e7f4      	b.n	8005ea2 <_scanf_float+0x186>
 8005eb8:	f1ba 0f00 	cmp.w	sl, #0
 8005ebc:	d10e      	bne.n	8005edc <_scanf_float+0x1c0>
 8005ebe:	f1b9 0f00 	cmp.w	r9, #0
 8005ec2:	d10e      	bne.n	8005ee2 <_scanf_float+0x1c6>
 8005ec4:	6822      	ldr	r2, [r4, #0]
 8005ec6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005eca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005ece:	d108      	bne.n	8005ee2 <_scanf_float+0x1c6>
 8005ed0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005ed4:	6022      	str	r2, [r4, #0]
 8005ed6:	f04f 0a01 	mov.w	sl, #1
 8005eda:	e7e3      	b.n	8005ea4 <_scanf_float+0x188>
 8005edc:	f1ba 0f02 	cmp.w	sl, #2
 8005ee0:	d055      	beq.n	8005f8e <_scanf_float+0x272>
 8005ee2:	2d01      	cmp	r5, #1
 8005ee4:	d002      	beq.n	8005eec <_scanf_float+0x1d0>
 8005ee6:	2d04      	cmp	r5, #4
 8005ee8:	f47f af48 	bne.w	8005d7c <_scanf_float+0x60>
 8005eec:	3501      	adds	r5, #1
 8005eee:	b2ed      	uxtb	r5, r5
 8005ef0:	e7d8      	b.n	8005ea4 <_scanf_float+0x188>
 8005ef2:	f1ba 0f01 	cmp.w	sl, #1
 8005ef6:	f47f af41 	bne.w	8005d7c <_scanf_float+0x60>
 8005efa:	f04f 0a02 	mov.w	sl, #2
 8005efe:	e7d1      	b.n	8005ea4 <_scanf_float+0x188>
 8005f00:	b97d      	cbnz	r5, 8005f22 <_scanf_float+0x206>
 8005f02:	f1b9 0f00 	cmp.w	r9, #0
 8005f06:	f47f af3c 	bne.w	8005d82 <_scanf_float+0x66>
 8005f0a:	6822      	ldr	r2, [r4, #0]
 8005f0c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f10:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f14:	f47f af39 	bne.w	8005d8a <_scanf_float+0x6e>
 8005f18:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f1c:	6022      	str	r2, [r4, #0]
 8005f1e:	2501      	movs	r5, #1
 8005f20:	e7c0      	b.n	8005ea4 <_scanf_float+0x188>
 8005f22:	2d03      	cmp	r5, #3
 8005f24:	d0e2      	beq.n	8005eec <_scanf_float+0x1d0>
 8005f26:	2d05      	cmp	r5, #5
 8005f28:	e7de      	b.n	8005ee8 <_scanf_float+0x1cc>
 8005f2a:	2d02      	cmp	r5, #2
 8005f2c:	f47f af26 	bne.w	8005d7c <_scanf_float+0x60>
 8005f30:	2503      	movs	r5, #3
 8005f32:	e7b7      	b.n	8005ea4 <_scanf_float+0x188>
 8005f34:	2d06      	cmp	r5, #6
 8005f36:	f47f af21 	bne.w	8005d7c <_scanf_float+0x60>
 8005f3a:	2507      	movs	r5, #7
 8005f3c:	e7b2      	b.n	8005ea4 <_scanf_float+0x188>
 8005f3e:	6822      	ldr	r2, [r4, #0]
 8005f40:	0591      	lsls	r1, r2, #22
 8005f42:	f57f af1b 	bpl.w	8005d7c <_scanf_float+0x60>
 8005f46:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005f4a:	6022      	str	r2, [r4, #0]
 8005f4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005f50:	e7a8      	b.n	8005ea4 <_scanf_float+0x188>
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005f58:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005f5c:	d006      	beq.n	8005f6c <_scanf_float+0x250>
 8005f5e:	0550      	lsls	r0, r2, #21
 8005f60:	f57f af0c 	bpl.w	8005d7c <_scanf_float+0x60>
 8005f64:	f1b9 0f00 	cmp.w	r9, #0
 8005f68:	f43f af0f 	beq.w	8005d8a <_scanf_float+0x6e>
 8005f6c:	0591      	lsls	r1, r2, #22
 8005f6e:	bf58      	it	pl
 8005f70:	9901      	ldrpl	r1, [sp, #4]
 8005f72:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f76:	bf58      	it	pl
 8005f78:	eba9 0101 	subpl.w	r1, r9, r1
 8005f7c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005f80:	bf58      	it	pl
 8005f82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005f86:	6022      	str	r2, [r4, #0]
 8005f88:	f04f 0900 	mov.w	r9, #0
 8005f8c:	e78a      	b.n	8005ea4 <_scanf_float+0x188>
 8005f8e:	f04f 0a03 	mov.w	sl, #3
 8005f92:	e787      	b.n	8005ea4 <_scanf_float+0x188>
 8005f94:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005f98:	4639      	mov	r1, r7
 8005f9a:	4640      	mov	r0, r8
 8005f9c:	4798      	blx	r3
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f43f aedf 	beq.w	8005d62 <_scanf_float+0x46>
 8005fa4:	e6ea      	b.n	8005d7c <_scanf_float+0x60>
 8005fa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005faa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005fae:	463a      	mov	r2, r7
 8005fb0:	4640      	mov	r0, r8
 8005fb2:	4798      	blx	r3
 8005fb4:	6923      	ldr	r3, [r4, #16]
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	6123      	str	r3, [r4, #16]
 8005fba:	e6ec      	b.n	8005d96 <_scanf_float+0x7a>
 8005fbc:	1e6b      	subs	r3, r5, #1
 8005fbe:	2b06      	cmp	r3, #6
 8005fc0:	d825      	bhi.n	800600e <_scanf_float+0x2f2>
 8005fc2:	2d02      	cmp	r5, #2
 8005fc4:	d836      	bhi.n	8006034 <_scanf_float+0x318>
 8005fc6:	455e      	cmp	r6, fp
 8005fc8:	f67f aee8 	bls.w	8005d9c <_scanf_float+0x80>
 8005fcc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fd0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005fd4:	463a      	mov	r2, r7
 8005fd6:	4640      	mov	r0, r8
 8005fd8:	4798      	blx	r3
 8005fda:	6923      	ldr	r3, [r4, #16]
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	6123      	str	r3, [r4, #16]
 8005fe0:	e7f1      	b.n	8005fc6 <_scanf_float+0x2aa>
 8005fe2:	9802      	ldr	r0, [sp, #8]
 8005fe4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fe8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005fec:	9002      	str	r0, [sp, #8]
 8005fee:	463a      	mov	r2, r7
 8005ff0:	4640      	mov	r0, r8
 8005ff2:	4798      	blx	r3
 8005ff4:	6923      	ldr	r3, [r4, #16]
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	6123      	str	r3, [r4, #16]
 8005ffa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ffe:	fa5f fa8a 	uxtb.w	sl, sl
 8006002:	f1ba 0f02 	cmp.w	sl, #2
 8006006:	d1ec      	bne.n	8005fe2 <_scanf_float+0x2c6>
 8006008:	3d03      	subs	r5, #3
 800600a:	b2ed      	uxtb	r5, r5
 800600c:	1b76      	subs	r6, r6, r5
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	05da      	lsls	r2, r3, #23
 8006012:	d52f      	bpl.n	8006074 <_scanf_float+0x358>
 8006014:	055b      	lsls	r3, r3, #21
 8006016:	d510      	bpl.n	800603a <_scanf_float+0x31e>
 8006018:	455e      	cmp	r6, fp
 800601a:	f67f aebf 	bls.w	8005d9c <_scanf_float+0x80>
 800601e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006022:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006026:	463a      	mov	r2, r7
 8006028:	4640      	mov	r0, r8
 800602a:	4798      	blx	r3
 800602c:	6923      	ldr	r3, [r4, #16]
 800602e:	3b01      	subs	r3, #1
 8006030:	6123      	str	r3, [r4, #16]
 8006032:	e7f1      	b.n	8006018 <_scanf_float+0x2fc>
 8006034:	46aa      	mov	sl, r5
 8006036:	9602      	str	r6, [sp, #8]
 8006038:	e7df      	b.n	8005ffa <_scanf_float+0x2de>
 800603a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800603e:	6923      	ldr	r3, [r4, #16]
 8006040:	2965      	cmp	r1, #101	; 0x65
 8006042:	f103 33ff 	add.w	r3, r3, #4294967295
 8006046:	f106 35ff 	add.w	r5, r6, #4294967295
 800604a:	6123      	str	r3, [r4, #16]
 800604c:	d00c      	beq.n	8006068 <_scanf_float+0x34c>
 800604e:	2945      	cmp	r1, #69	; 0x45
 8006050:	d00a      	beq.n	8006068 <_scanf_float+0x34c>
 8006052:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006056:	463a      	mov	r2, r7
 8006058:	4640      	mov	r0, r8
 800605a:	4798      	blx	r3
 800605c:	6923      	ldr	r3, [r4, #16]
 800605e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006062:	3b01      	subs	r3, #1
 8006064:	1eb5      	subs	r5, r6, #2
 8006066:	6123      	str	r3, [r4, #16]
 8006068:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800606c:	463a      	mov	r2, r7
 800606e:	4640      	mov	r0, r8
 8006070:	4798      	blx	r3
 8006072:	462e      	mov	r6, r5
 8006074:	6825      	ldr	r5, [r4, #0]
 8006076:	f015 0510 	ands.w	r5, r5, #16
 800607a:	d159      	bne.n	8006130 <_scanf_float+0x414>
 800607c:	7035      	strb	r5, [r6, #0]
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006088:	d11b      	bne.n	80060c2 <_scanf_float+0x3a6>
 800608a:	9b01      	ldr	r3, [sp, #4]
 800608c:	454b      	cmp	r3, r9
 800608e:	eba3 0209 	sub.w	r2, r3, r9
 8006092:	d123      	bne.n	80060dc <_scanf_float+0x3c0>
 8006094:	2200      	movs	r2, #0
 8006096:	4659      	mov	r1, fp
 8006098:	4640      	mov	r0, r8
 800609a:	f000 ff27 	bl	8006eec <_strtod_r>
 800609e:	6822      	ldr	r2, [r4, #0]
 80060a0:	9b03      	ldr	r3, [sp, #12]
 80060a2:	f012 0f02 	tst.w	r2, #2
 80060a6:	ec57 6b10 	vmov	r6, r7, d0
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	d021      	beq.n	80060f2 <_scanf_float+0x3d6>
 80060ae:	9903      	ldr	r1, [sp, #12]
 80060b0:	1d1a      	adds	r2, r3, #4
 80060b2:	600a      	str	r2, [r1, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	e9c3 6700 	strd	r6, r7, [r3]
 80060ba:	68e3      	ldr	r3, [r4, #12]
 80060bc:	3301      	adds	r3, #1
 80060be:	60e3      	str	r3, [r4, #12]
 80060c0:	e66d      	b.n	8005d9e <_scanf_float+0x82>
 80060c2:	9b04      	ldr	r3, [sp, #16]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d0e5      	beq.n	8006094 <_scanf_float+0x378>
 80060c8:	9905      	ldr	r1, [sp, #20]
 80060ca:	230a      	movs	r3, #10
 80060cc:	462a      	mov	r2, r5
 80060ce:	3101      	adds	r1, #1
 80060d0:	4640      	mov	r0, r8
 80060d2:	f000 ff93 	bl	8006ffc <_strtol_r>
 80060d6:	9b04      	ldr	r3, [sp, #16]
 80060d8:	9e05      	ldr	r6, [sp, #20]
 80060da:	1ac2      	subs	r2, r0, r3
 80060dc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80060e0:	429e      	cmp	r6, r3
 80060e2:	bf28      	it	cs
 80060e4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80060e8:	4912      	ldr	r1, [pc, #72]	; (8006134 <_scanf_float+0x418>)
 80060ea:	4630      	mov	r0, r6
 80060ec:	f000 f8ba 	bl	8006264 <siprintf>
 80060f0:	e7d0      	b.n	8006094 <_scanf_float+0x378>
 80060f2:	9903      	ldr	r1, [sp, #12]
 80060f4:	f012 0f04 	tst.w	r2, #4
 80060f8:	f103 0204 	add.w	r2, r3, #4
 80060fc:	600a      	str	r2, [r1, #0]
 80060fe:	d1d9      	bne.n	80060b4 <_scanf_float+0x398>
 8006100:	f8d3 8000 	ldr.w	r8, [r3]
 8006104:	ee10 2a10 	vmov	r2, s0
 8006108:	ee10 0a10 	vmov	r0, s0
 800610c:	463b      	mov	r3, r7
 800610e:	4639      	mov	r1, r7
 8006110:	f7fa fd0c 	bl	8000b2c <__aeabi_dcmpun>
 8006114:	b128      	cbz	r0, 8006122 <_scanf_float+0x406>
 8006116:	4808      	ldr	r0, [pc, #32]	; (8006138 <_scanf_float+0x41c>)
 8006118:	f000 f89e 	bl	8006258 <nanf>
 800611c:	ed88 0a00 	vstr	s0, [r8]
 8006120:	e7cb      	b.n	80060ba <_scanf_float+0x39e>
 8006122:	4630      	mov	r0, r6
 8006124:	4639      	mov	r1, r7
 8006126:	f7fa fd5f 	bl	8000be8 <__aeabi_d2f>
 800612a:	f8c8 0000 	str.w	r0, [r8]
 800612e:	e7c4      	b.n	80060ba <_scanf_float+0x39e>
 8006130:	2500      	movs	r5, #0
 8006132:	e634      	b.n	8005d9e <_scanf_float+0x82>
 8006134:	08009ee8 	.word	0x08009ee8
 8006138:	0800a358 	.word	0x0800a358

0800613c <iprintf>:
 800613c:	b40f      	push	{r0, r1, r2, r3}
 800613e:	4b0a      	ldr	r3, [pc, #40]	; (8006168 <iprintf+0x2c>)
 8006140:	b513      	push	{r0, r1, r4, lr}
 8006142:	681c      	ldr	r4, [r3, #0]
 8006144:	b124      	cbz	r4, 8006150 <iprintf+0x14>
 8006146:	69a3      	ldr	r3, [r4, #24]
 8006148:	b913      	cbnz	r3, 8006150 <iprintf+0x14>
 800614a:	4620      	mov	r0, r4
 800614c:	f001 ffac 	bl	80080a8 <__sinit>
 8006150:	ab05      	add	r3, sp, #20
 8006152:	9a04      	ldr	r2, [sp, #16]
 8006154:	68a1      	ldr	r1, [r4, #8]
 8006156:	9301      	str	r3, [sp, #4]
 8006158:	4620      	mov	r0, r4
 800615a:	f003 fb83 	bl	8009864 <_vfiprintf_r>
 800615e:	b002      	add	sp, #8
 8006160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006164:	b004      	add	sp, #16
 8006166:	4770      	bx	lr
 8006168:	2000000c 	.word	0x2000000c

0800616c <_puts_r>:
 800616c:	b570      	push	{r4, r5, r6, lr}
 800616e:	460e      	mov	r6, r1
 8006170:	4605      	mov	r5, r0
 8006172:	b118      	cbz	r0, 800617c <_puts_r+0x10>
 8006174:	6983      	ldr	r3, [r0, #24]
 8006176:	b90b      	cbnz	r3, 800617c <_puts_r+0x10>
 8006178:	f001 ff96 	bl	80080a8 <__sinit>
 800617c:	69ab      	ldr	r3, [r5, #24]
 800617e:	68ac      	ldr	r4, [r5, #8]
 8006180:	b913      	cbnz	r3, 8006188 <_puts_r+0x1c>
 8006182:	4628      	mov	r0, r5
 8006184:	f001 ff90 	bl	80080a8 <__sinit>
 8006188:	4b2c      	ldr	r3, [pc, #176]	; (800623c <_puts_r+0xd0>)
 800618a:	429c      	cmp	r4, r3
 800618c:	d120      	bne.n	80061d0 <_puts_r+0x64>
 800618e:	686c      	ldr	r4, [r5, #4]
 8006190:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006192:	07db      	lsls	r3, r3, #31
 8006194:	d405      	bmi.n	80061a2 <_puts_r+0x36>
 8006196:	89a3      	ldrh	r3, [r4, #12]
 8006198:	0598      	lsls	r0, r3, #22
 800619a:	d402      	bmi.n	80061a2 <_puts_r+0x36>
 800619c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800619e:	f002 fb94 	bl	80088ca <__retarget_lock_acquire_recursive>
 80061a2:	89a3      	ldrh	r3, [r4, #12]
 80061a4:	0719      	lsls	r1, r3, #28
 80061a6:	d51d      	bpl.n	80061e4 <_puts_r+0x78>
 80061a8:	6923      	ldr	r3, [r4, #16]
 80061aa:	b1db      	cbz	r3, 80061e4 <_puts_r+0x78>
 80061ac:	3e01      	subs	r6, #1
 80061ae:	68a3      	ldr	r3, [r4, #8]
 80061b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80061b4:	3b01      	subs	r3, #1
 80061b6:	60a3      	str	r3, [r4, #8]
 80061b8:	bb39      	cbnz	r1, 800620a <_puts_r+0x9e>
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	da38      	bge.n	8006230 <_puts_r+0xc4>
 80061be:	4622      	mov	r2, r4
 80061c0:	210a      	movs	r1, #10
 80061c2:	4628      	mov	r0, r5
 80061c4:	f000 ff1c 	bl	8007000 <__swbuf_r>
 80061c8:	3001      	adds	r0, #1
 80061ca:	d011      	beq.n	80061f0 <_puts_r+0x84>
 80061cc:	250a      	movs	r5, #10
 80061ce:	e011      	b.n	80061f4 <_puts_r+0x88>
 80061d0:	4b1b      	ldr	r3, [pc, #108]	; (8006240 <_puts_r+0xd4>)
 80061d2:	429c      	cmp	r4, r3
 80061d4:	d101      	bne.n	80061da <_puts_r+0x6e>
 80061d6:	68ac      	ldr	r4, [r5, #8]
 80061d8:	e7da      	b.n	8006190 <_puts_r+0x24>
 80061da:	4b1a      	ldr	r3, [pc, #104]	; (8006244 <_puts_r+0xd8>)
 80061dc:	429c      	cmp	r4, r3
 80061de:	bf08      	it	eq
 80061e0:	68ec      	ldreq	r4, [r5, #12]
 80061e2:	e7d5      	b.n	8006190 <_puts_r+0x24>
 80061e4:	4621      	mov	r1, r4
 80061e6:	4628      	mov	r0, r5
 80061e8:	f000 ff5c 	bl	80070a4 <__swsetup_r>
 80061ec:	2800      	cmp	r0, #0
 80061ee:	d0dd      	beq.n	80061ac <_puts_r+0x40>
 80061f0:	f04f 35ff 	mov.w	r5, #4294967295
 80061f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061f6:	07da      	lsls	r2, r3, #31
 80061f8:	d405      	bmi.n	8006206 <_puts_r+0x9a>
 80061fa:	89a3      	ldrh	r3, [r4, #12]
 80061fc:	059b      	lsls	r3, r3, #22
 80061fe:	d402      	bmi.n	8006206 <_puts_r+0x9a>
 8006200:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006202:	f002 fb63 	bl	80088cc <__retarget_lock_release_recursive>
 8006206:	4628      	mov	r0, r5
 8006208:	bd70      	pop	{r4, r5, r6, pc}
 800620a:	2b00      	cmp	r3, #0
 800620c:	da04      	bge.n	8006218 <_puts_r+0xac>
 800620e:	69a2      	ldr	r2, [r4, #24]
 8006210:	429a      	cmp	r2, r3
 8006212:	dc06      	bgt.n	8006222 <_puts_r+0xb6>
 8006214:	290a      	cmp	r1, #10
 8006216:	d004      	beq.n	8006222 <_puts_r+0xb6>
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	1c5a      	adds	r2, r3, #1
 800621c:	6022      	str	r2, [r4, #0]
 800621e:	7019      	strb	r1, [r3, #0]
 8006220:	e7c5      	b.n	80061ae <_puts_r+0x42>
 8006222:	4622      	mov	r2, r4
 8006224:	4628      	mov	r0, r5
 8006226:	f000 feeb 	bl	8007000 <__swbuf_r>
 800622a:	3001      	adds	r0, #1
 800622c:	d1bf      	bne.n	80061ae <_puts_r+0x42>
 800622e:	e7df      	b.n	80061f0 <_puts_r+0x84>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	250a      	movs	r5, #10
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	6022      	str	r2, [r4, #0]
 8006238:	701d      	strb	r5, [r3, #0]
 800623a:	e7db      	b.n	80061f4 <_puts_r+0x88>
 800623c:	0800a0f4 	.word	0x0800a0f4
 8006240:	0800a114 	.word	0x0800a114
 8006244:	0800a0d4 	.word	0x0800a0d4

08006248 <puts>:
 8006248:	4b02      	ldr	r3, [pc, #8]	; (8006254 <puts+0xc>)
 800624a:	4601      	mov	r1, r0
 800624c:	6818      	ldr	r0, [r3, #0]
 800624e:	f7ff bf8d 	b.w	800616c <_puts_r>
 8006252:	bf00      	nop
 8006254:	2000000c 	.word	0x2000000c

08006258 <nanf>:
 8006258:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006260 <nanf+0x8>
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	7fc00000 	.word	0x7fc00000

08006264 <siprintf>:
 8006264:	b40e      	push	{r1, r2, r3}
 8006266:	b500      	push	{lr}
 8006268:	b09c      	sub	sp, #112	; 0x70
 800626a:	ab1d      	add	r3, sp, #116	; 0x74
 800626c:	9002      	str	r0, [sp, #8]
 800626e:	9006      	str	r0, [sp, #24]
 8006270:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006274:	4809      	ldr	r0, [pc, #36]	; (800629c <siprintf+0x38>)
 8006276:	9107      	str	r1, [sp, #28]
 8006278:	9104      	str	r1, [sp, #16]
 800627a:	4909      	ldr	r1, [pc, #36]	; (80062a0 <siprintf+0x3c>)
 800627c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006280:	9105      	str	r1, [sp, #20]
 8006282:	6800      	ldr	r0, [r0, #0]
 8006284:	9301      	str	r3, [sp, #4]
 8006286:	a902      	add	r1, sp, #8
 8006288:	f003 f9c2 	bl	8009610 <_svfiprintf_r>
 800628c:	9b02      	ldr	r3, [sp, #8]
 800628e:	2200      	movs	r2, #0
 8006290:	701a      	strb	r2, [r3, #0]
 8006292:	b01c      	add	sp, #112	; 0x70
 8006294:	f85d eb04 	ldr.w	lr, [sp], #4
 8006298:	b003      	add	sp, #12
 800629a:	4770      	bx	lr
 800629c:	2000000c 	.word	0x2000000c
 80062a0:	ffff0208 	.word	0xffff0208

080062a4 <sulp>:
 80062a4:	b570      	push	{r4, r5, r6, lr}
 80062a6:	4604      	mov	r4, r0
 80062a8:	460d      	mov	r5, r1
 80062aa:	ec45 4b10 	vmov	d0, r4, r5
 80062ae:	4616      	mov	r6, r2
 80062b0:	f002 ff0c 	bl	80090cc <__ulp>
 80062b4:	ec51 0b10 	vmov	r0, r1, d0
 80062b8:	b17e      	cbz	r6, 80062da <sulp+0x36>
 80062ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80062be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	dd09      	ble.n	80062da <sulp+0x36>
 80062c6:	051b      	lsls	r3, r3, #20
 80062c8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80062cc:	2400      	movs	r4, #0
 80062ce:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80062d2:	4622      	mov	r2, r4
 80062d4:	462b      	mov	r3, r5
 80062d6:	f7fa f98f 	bl	80005f8 <__aeabi_dmul>
 80062da:	bd70      	pop	{r4, r5, r6, pc}
 80062dc:	0000      	movs	r0, r0
	...

080062e0 <_strtod_l>:
 80062e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	ed2d 8b02 	vpush	{d8}
 80062e8:	b09d      	sub	sp, #116	; 0x74
 80062ea:	461f      	mov	r7, r3
 80062ec:	2300      	movs	r3, #0
 80062ee:	9318      	str	r3, [sp, #96]	; 0x60
 80062f0:	4ba2      	ldr	r3, [pc, #648]	; (800657c <_strtod_l+0x29c>)
 80062f2:	9213      	str	r2, [sp, #76]	; 0x4c
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	9305      	str	r3, [sp, #20]
 80062f8:	4604      	mov	r4, r0
 80062fa:	4618      	mov	r0, r3
 80062fc:	4688      	mov	r8, r1
 80062fe:	f7f9 ff67 	bl	80001d0 <strlen>
 8006302:	f04f 0a00 	mov.w	sl, #0
 8006306:	4605      	mov	r5, r0
 8006308:	f04f 0b00 	mov.w	fp, #0
 800630c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006310:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006312:	781a      	ldrb	r2, [r3, #0]
 8006314:	2a2b      	cmp	r2, #43	; 0x2b
 8006316:	d04e      	beq.n	80063b6 <_strtod_l+0xd6>
 8006318:	d83b      	bhi.n	8006392 <_strtod_l+0xb2>
 800631a:	2a0d      	cmp	r2, #13
 800631c:	d834      	bhi.n	8006388 <_strtod_l+0xa8>
 800631e:	2a08      	cmp	r2, #8
 8006320:	d834      	bhi.n	800638c <_strtod_l+0xac>
 8006322:	2a00      	cmp	r2, #0
 8006324:	d03e      	beq.n	80063a4 <_strtod_l+0xc4>
 8006326:	2300      	movs	r3, #0
 8006328:	930a      	str	r3, [sp, #40]	; 0x28
 800632a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800632c:	7833      	ldrb	r3, [r6, #0]
 800632e:	2b30      	cmp	r3, #48	; 0x30
 8006330:	f040 80b0 	bne.w	8006494 <_strtod_l+0x1b4>
 8006334:	7873      	ldrb	r3, [r6, #1]
 8006336:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800633a:	2b58      	cmp	r3, #88	; 0x58
 800633c:	d168      	bne.n	8006410 <_strtod_l+0x130>
 800633e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006340:	9301      	str	r3, [sp, #4]
 8006342:	ab18      	add	r3, sp, #96	; 0x60
 8006344:	9702      	str	r7, [sp, #8]
 8006346:	9300      	str	r3, [sp, #0]
 8006348:	4a8d      	ldr	r2, [pc, #564]	; (8006580 <_strtod_l+0x2a0>)
 800634a:	ab19      	add	r3, sp, #100	; 0x64
 800634c:	a917      	add	r1, sp, #92	; 0x5c
 800634e:	4620      	mov	r0, r4
 8006350:	f001 ffae 	bl	80082b0 <__gethex>
 8006354:	f010 0707 	ands.w	r7, r0, #7
 8006358:	4605      	mov	r5, r0
 800635a:	d005      	beq.n	8006368 <_strtod_l+0x88>
 800635c:	2f06      	cmp	r7, #6
 800635e:	d12c      	bne.n	80063ba <_strtod_l+0xda>
 8006360:	3601      	adds	r6, #1
 8006362:	2300      	movs	r3, #0
 8006364:	9617      	str	r6, [sp, #92]	; 0x5c
 8006366:	930a      	str	r3, [sp, #40]	; 0x28
 8006368:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800636a:	2b00      	cmp	r3, #0
 800636c:	f040 8590 	bne.w	8006e90 <_strtod_l+0xbb0>
 8006370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006372:	b1eb      	cbz	r3, 80063b0 <_strtod_l+0xd0>
 8006374:	4652      	mov	r2, sl
 8006376:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800637a:	ec43 2b10 	vmov	d0, r2, r3
 800637e:	b01d      	add	sp, #116	; 0x74
 8006380:	ecbd 8b02 	vpop	{d8}
 8006384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006388:	2a20      	cmp	r2, #32
 800638a:	d1cc      	bne.n	8006326 <_strtod_l+0x46>
 800638c:	3301      	adds	r3, #1
 800638e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006390:	e7be      	b.n	8006310 <_strtod_l+0x30>
 8006392:	2a2d      	cmp	r2, #45	; 0x2d
 8006394:	d1c7      	bne.n	8006326 <_strtod_l+0x46>
 8006396:	2201      	movs	r2, #1
 8006398:	920a      	str	r2, [sp, #40]	; 0x28
 800639a:	1c5a      	adds	r2, r3, #1
 800639c:	9217      	str	r2, [sp, #92]	; 0x5c
 800639e:	785b      	ldrb	r3, [r3, #1]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1c2      	bne.n	800632a <_strtod_l+0x4a>
 80063a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80063a6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	f040 856e 	bne.w	8006e8c <_strtod_l+0xbac>
 80063b0:	4652      	mov	r2, sl
 80063b2:	465b      	mov	r3, fp
 80063b4:	e7e1      	b.n	800637a <_strtod_l+0x9a>
 80063b6:	2200      	movs	r2, #0
 80063b8:	e7ee      	b.n	8006398 <_strtod_l+0xb8>
 80063ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80063bc:	b13a      	cbz	r2, 80063ce <_strtod_l+0xee>
 80063be:	2135      	movs	r1, #53	; 0x35
 80063c0:	a81a      	add	r0, sp, #104	; 0x68
 80063c2:	f002 ff8e 	bl	80092e2 <__copybits>
 80063c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80063c8:	4620      	mov	r0, r4
 80063ca:	f002 fb4d 	bl	8008a68 <_Bfree>
 80063ce:	3f01      	subs	r7, #1
 80063d0:	2f04      	cmp	r7, #4
 80063d2:	d806      	bhi.n	80063e2 <_strtod_l+0x102>
 80063d4:	e8df f007 	tbb	[pc, r7]
 80063d8:	1714030a 	.word	0x1714030a
 80063dc:	0a          	.byte	0x0a
 80063dd:	00          	.byte	0x00
 80063de:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80063e2:	0728      	lsls	r0, r5, #28
 80063e4:	d5c0      	bpl.n	8006368 <_strtod_l+0x88>
 80063e6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80063ea:	e7bd      	b.n	8006368 <_strtod_l+0x88>
 80063ec:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80063f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80063f2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80063f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80063fa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80063fe:	e7f0      	b.n	80063e2 <_strtod_l+0x102>
 8006400:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006584 <_strtod_l+0x2a4>
 8006404:	e7ed      	b.n	80063e2 <_strtod_l+0x102>
 8006406:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800640a:	f04f 3aff 	mov.w	sl, #4294967295
 800640e:	e7e8      	b.n	80063e2 <_strtod_l+0x102>
 8006410:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	9217      	str	r2, [sp, #92]	; 0x5c
 8006416:	785b      	ldrb	r3, [r3, #1]
 8006418:	2b30      	cmp	r3, #48	; 0x30
 800641a:	d0f9      	beq.n	8006410 <_strtod_l+0x130>
 800641c:	2b00      	cmp	r3, #0
 800641e:	d0a3      	beq.n	8006368 <_strtod_l+0x88>
 8006420:	2301      	movs	r3, #1
 8006422:	f04f 0900 	mov.w	r9, #0
 8006426:	9304      	str	r3, [sp, #16]
 8006428:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800642a:	9308      	str	r3, [sp, #32]
 800642c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006430:	464f      	mov	r7, r9
 8006432:	220a      	movs	r2, #10
 8006434:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006436:	7806      	ldrb	r6, [r0, #0]
 8006438:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800643c:	b2d9      	uxtb	r1, r3
 800643e:	2909      	cmp	r1, #9
 8006440:	d92a      	bls.n	8006498 <_strtod_l+0x1b8>
 8006442:	9905      	ldr	r1, [sp, #20]
 8006444:	462a      	mov	r2, r5
 8006446:	f003 fb9a 	bl	8009b7e <strncmp>
 800644a:	b398      	cbz	r0, 80064b4 <_strtod_l+0x1d4>
 800644c:	2000      	movs	r0, #0
 800644e:	4632      	mov	r2, r6
 8006450:	463d      	mov	r5, r7
 8006452:	9005      	str	r0, [sp, #20]
 8006454:	4603      	mov	r3, r0
 8006456:	2a65      	cmp	r2, #101	; 0x65
 8006458:	d001      	beq.n	800645e <_strtod_l+0x17e>
 800645a:	2a45      	cmp	r2, #69	; 0x45
 800645c:	d118      	bne.n	8006490 <_strtod_l+0x1b0>
 800645e:	b91d      	cbnz	r5, 8006468 <_strtod_l+0x188>
 8006460:	9a04      	ldr	r2, [sp, #16]
 8006462:	4302      	orrs	r2, r0
 8006464:	d09e      	beq.n	80063a4 <_strtod_l+0xc4>
 8006466:	2500      	movs	r5, #0
 8006468:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800646c:	f108 0201 	add.w	r2, r8, #1
 8006470:	9217      	str	r2, [sp, #92]	; 0x5c
 8006472:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006476:	2a2b      	cmp	r2, #43	; 0x2b
 8006478:	d075      	beq.n	8006566 <_strtod_l+0x286>
 800647a:	2a2d      	cmp	r2, #45	; 0x2d
 800647c:	d07b      	beq.n	8006576 <_strtod_l+0x296>
 800647e:	f04f 0c00 	mov.w	ip, #0
 8006482:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006486:	2909      	cmp	r1, #9
 8006488:	f240 8082 	bls.w	8006590 <_strtod_l+0x2b0>
 800648c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006490:	2600      	movs	r6, #0
 8006492:	e09d      	b.n	80065d0 <_strtod_l+0x2f0>
 8006494:	2300      	movs	r3, #0
 8006496:	e7c4      	b.n	8006422 <_strtod_l+0x142>
 8006498:	2f08      	cmp	r7, #8
 800649a:	bfd8      	it	le
 800649c:	9907      	ldrle	r1, [sp, #28]
 800649e:	f100 0001 	add.w	r0, r0, #1
 80064a2:	bfda      	itte	le
 80064a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80064a8:	9307      	strle	r3, [sp, #28]
 80064aa:	fb02 3909 	mlagt	r9, r2, r9, r3
 80064ae:	3701      	adds	r7, #1
 80064b0:	9017      	str	r0, [sp, #92]	; 0x5c
 80064b2:	e7bf      	b.n	8006434 <_strtod_l+0x154>
 80064b4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064b6:	195a      	adds	r2, r3, r5
 80064b8:	9217      	str	r2, [sp, #92]	; 0x5c
 80064ba:	5d5a      	ldrb	r2, [r3, r5]
 80064bc:	2f00      	cmp	r7, #0
 80064be:	d037      	beq.n	8006530 <_strtod_l+0x250>
 80064c0:	9005      	str	r0, [sp, #20]
 80064c2:	463d      	mov	r5, r7
 80064c4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80064c8:	2b09      	cmp	r3, #9
 80064ca:	d912      	bls.n	80064f2 <_strtod_l+0x212>
 80064cc:	2301      	movs	r3, #1
 80064ce:	e7c2      	b.n	8006456 <_strtod_l+0x176>
 80064d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064d2:	1c5a      	adds	r2, r3, #1
 80064d4:	9217      	str	r2, [sp, #92]	; 0x5c
 80064d6:	785a      	ldrb	r2, [r3, #1]
 80064d8:	3001      	adds	r0, #1
 80064da:	2a30      	cmp	r2, #48	; 0x30
 80064dc:	d0f8      	beq.n	80064d0 <_strtod_l+0x1f0>
 80064de:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	f200 84d9 	bhi.w	8006e9a <_strtod_l+0xbba>
 80064e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064ea:	9005      	str	r0, [sp, #20]
 80064ec:	2000      	movs	r0, #0
 80064ee:	9308      	str	r3, [sp, #32]
 80064f0:	4605      	mov	r5, r0
 80064f2:	3a30      	subs	r2, #48	; 0x30
 80064f4:	f100 0301 	add.w	r3, r0, #1
 80064f8:	d014      	beq.n	8006524 <_strtod_l+0x244>
 80064fa:	9905      	ldr	r1, [sp, #20]
 80064fc:	4419      	add	r1, r3
 80064fe:	9105      	str	r1, [sp, #20]
 8006500:	462b      	mov	r3, r5
 8006502:	eb00 0e05 	add.w	lr, r0, r5
 8006506:	210a      	movs	r1, #10
 8006508:	4573      	cmp	r3, lr
 800650a:	d113      	bne.n	8006534 <_strtod_l+0x254>
 800650c:	182b      	adds	r3, r5, r0
 800650e:	2b08      	cmp	r3, #8
 8006510:	f105 0501 	add.w	r5, r5, #1
 8006514:	4405      	add	r5, r0
 8006516:	dc1c      	bgt.n	8006552 <_strtod_l+0x272>
 8006518:	9907      	ldr	r1, [sp, #28]
 800651a:	230a      	movs	r3, #10
 800651c:	fb03 2301 	mla	r3, r3, r1, r2
 8006520:	9307      	str	r3, [sp, #28]
 8006522:	2300      	movs	r3, #0
 8006524:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006526:	1c51      	adds	r1, r2, #1
 8006528:	9117      	str	r1, [sp, #92]	; 0x5c
 800652a:	7852      	ldrb	r2, [r2, #1]
 800652c:	4618      	mov	r0, r3
 800652e:	e7c9      	b.n	80064c4 <_strtod_l+0x1e4>
 8006530:	4638      	mov	r0, r7
 8006532:	e7d2      	b.n	80064da <_strtod_l+0x1fa>
 8006534:	2b08      	cmp	r3, #8
 8006536:	dc04      	bgt.n	8006542 <_strtod_l+0x262>
 8006538:	9e07      	ldr	r6, [sp, #28]
 800653a:	434e      	muls	r6, r1
 800653c:	9607      	str	r6, [sp, #28]
 800653e:	3301      	adds	r3, #1
 8006540:	e7e2      	b.n	8006508 <_strtod_l+0x228>
 8006542:	f103 0c01 	add.w	ip, r3, #1
 8006546:	f1bc 0f10 	cmp.w	ip, #16
 800654a:	bfd8      	it	le
 800654c:	fb01 f909 	mulle.w	r9, r1, r9
 8006550:	e7f5      	b.n	800653e <_strtod_l+0x25e>
 8006552:	2d10      	cmp	r5, #16
 8006554:	bfdc      	itt	le
 8006556:	230a      	movle	r3, #10
 8006558:	fb03 2909 	mlale	r9, r3, r9, r2
 800655c:	e7e1      	b.n	8006522 <_strtod_l+0x242>
 800655e:	2300      	movs	r3, #0
 8006560:	9305      	str	r3, [sp, #20]
 8006562:	2301      	movs	r3, #1
 8006564:	e77c      	b.n	8006460 <_strtod_l+0x180>
 8006566:	f04f 0c00 	mov.w	ip, #0
 800656a:	f108 0202 	add.w	r2, r8, #2
 800656e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006570:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006574:	e785      	b.n	8006482 <_strtod_l+0x1a2>
 8006576:	f04f 0c01 	mov.w	ip, #1
 800657a:	e7f6      	b.n	800656a <_strtod_l+0x28a>
 800657c:	0800a19c 	.word	0x0800a19c
 8006580:	08009ef0 	.word	0x08009ef0
 8006584:	7ff00000 	.word	0x7ff00000
 8006588:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800658a:	1c51      	adds	r1, r2, #1
 800658c:	9117      	str	r1, [sp, #92]	; 0x5c
 800658e:	7852      	ldrb	r2, [r2, #1]
 8006590:	2a30      	cmp	r2, #48	; 0x30
 8006592:	d0f9      	beq.n	8006588 <_strtod_l+0x2a8>
 8006594:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006598:	2908      	cmp	r1, #8
 800659a:	f63f af79 	bhi.w	8006490 <_strtod_l+0x1b0>
 800659e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80065a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80065a4:	9206      	str	r2, [sp, #24]
 80065a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80065a8:	1c51      	adds	r1, r2, #1
 80065aa:	9117      	str	r1, [sp, #92]	; 0x5c
 80065ac:	7852      	ldrb	r2, [r2, #1]
 80065ae:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80065b2:	2e09      	cmp	r6, #9
 80065b4:	d937      	bls.n	8006626 <_strtod_l+0x346>
 80065b6:	9e06      	ldr	r6, [sp, #24]
 80065b8:	1b89      	subs	r1, r1, r6
 80065ba:	2908      	cmp	r1, #8
 80065bc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80065c0:	dc02      	bgt.n	80065c8 <_strtod_l+0x2e8>
 80065c2:	4576      	cmp	r6, lr
 80065c4:	bfa8      	it	ge
 80065c6:	4676      	movge	r6, lr
 80065c8:	f1bc 0f00 	cmp.w	ip, #0
 80065cc:	d000      	beq.n	80065d0 <_strtod_l+0x2f0>
 80065ce:	4276      	negs	r6, r6
 80065d0:	2d00      	cmp	r5, #0
 80065d2:	d14d      	bne.n	8006670 <_strtod_l+0x390>
 80065d4:	9904      	ldr	r1, [sp, #16]
 80065d6:	4301      	orrs	r1, r0
 80065d8:	f47f aec6 	bne.w	8006368 <_strtod_l+0x88>
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f47f aee1 	bne.w	80063a4 <_strtod_l+0xc4>
 80065e2:	2a69      	cmp	r2, #105	; 0x69
 80065e4:	d027      	beq.n	8006636 <_strtod_l+0x356>
 80065e6:	dc24      	bgt.n	8006632 <_strtod_l+0x352>
 80065e8:	2a49      	cmp	r2, #73	; 0x49
 80065ea:	d024      	beq.n	8006636 <_strtod_l+0x356>
 80065ec:	2a4e      	cmp	r2, #78	; 0x4e
 80065ee:	f47f aed9 	bne.w	80063a4 <_strtod_l+0xc4>
 80065f2:	499f      	ldr	r1, [pc, #636]	; (8006870 <_strtod_l+0x590>)
 80065f4:	a817      	add	r0, sp, #92	; 0x5c
 80065f6:	f002 f8b3 	bl	8008760 <__match>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	f43f aed2 	beq.w	80063a4 <_strtod_l+0xc4>
 8006600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	2b28      	cmp	r3, #40	; 0x28
 8006606:	d12d      	bne.n	8006664 <_strtod_l+0x384>
 8006608:	499a      	ldr	r1, [pc, #616]	; (8006874 <_strtod_l+0x594>)
 800660a:	aa1a      	add	r2, sp, #104	; 0x68
 800660c:	a817      	add	r0, sp, #92	; 0x5c
 800660e:	f002 f8bb 	bl	8008788 <__hexnan>
 8006612:	2805      	cmp	r0, #5
 8006614:	d126      	bne.n	8006664 <_strtod_l+0x384>
 8006616:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006618:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800661c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006620:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006624:	e6a0      	b.n	8006368 <_strtod_l+0x88>
 8006626:	210a      	movs	r1, #10
 8006628:	fb01 2e0e 	mla	lr, r1, lr, r2
 800662c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006630:	e7b9      	b.n	80065a6 <_strtod_l+0x2c6>
 8006632:	2a6e      	cmp	r2, #110	; 0x6e
 8006634:	e7db      	b.n	80065ee <_strtod_l+0x30e>
 8006636:	4990      	ldr	r1, [pc, #576]	; (8006878 <_strtod_l+0x598>)
 8006638:	a817      	add	r0, sp, #92	; 0x5c
 800663a:	f002 f891 	bl	8008760 <__match>
 800663e:	2800      	cmp	r0, #0
 8006640:	f43f aeb0 	beq.w	80063a4 <_strtod_l+0xc4>
 8006644:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006646:	498d      	ldr	r1, [pc, #564]	; (800687c <_strtod_l+0x59c>)
 8006648:	3b01      	subs	r3, #1
 800664a:	a817      	add	r0, sp, #92	; 0x5c
 800664c:	9317      	str	r3, [sp, #92]	; 0x5c
 800664e:	f002 f887 	bl	8008760 <__match>
 8006652:	b910      	cbnz	r0, 800665a <_strtod_l+0x37a>
 8006654:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006656:	3301      	adds	r3, #1
 8006658:	9317      	str	r3, [sp, #92]	; 0x5c
 800665a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800688c <_strtod_l+0x5ac>
 800665e:	f04f 0a00 	mov.w	sl, #0
 8006662:	e681      	b.n	8006368 <_strtod_l+0x88>
 8006664:	4886      	ldr	r0, [pc, #536]	; (8006880 <_strtod_l+0x5a0>)
 8006666:	f003 fa2f 	bl	8009ac8 <nan>
 800666a:	ec5b ab10 	vmov	sl, fp, d0
 800666e:	e67b      	b.n	8006368 <_strtod_l+0x88>
 8006670:	9b05      	ldr	r3, [sp, #20]
 8006672:	9807      	ldr	r0, [sp, #28]
 8006674:	1af3      	subs	r3, r6, r3
 8006676:	2f00      	cmp	r7, #0
 8006678:	bf08      	it	eq
 800667a:	462f      	moveq	r7, r5
 800667c:	2d10      	cmp	r5, #16
 800667e:	9306      	str	r3, [sp, #24]
 8006680:	46a8      	mov	r8, r5
 8006682:	bfa8      	it	ge
 8006684:	f04f 0810 	movge.w	r8, #16
 8006688:	f7f9 ff3c 	bl	8000504 <__aeabi_ui2d>
 800668c:	2d09      	cmp	r5, #9
 800668e:	4682      	mov	sl, r0
 8006690:	468b      	mov	fp, r1
 8006692:	dd13      	ble.n	80066bc <_strtod_l+0x3dc>
 8006694:	4b7b      	ldr	r3, [pc, #492]	; (8006884 <_strtod_l+0x5a4>)
 8006696:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800669a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800669e:	f7f9 ffab 	bl	80005f8 <__aeabi_dmul>
 80066a2:	4682      	mov	sl, r0
 80066a4:	4648      	mov	r0, r9
 80066a6:	468b      	mov	fp, r1
 80066a8:	f7f9 ff2c 	bl	8000504 <__aeabi_ui2d>
 80066ac:	4602      	mov	r2, r0
 80066ae:	460b      	mov	r3, r1
 80066b0:	4650      	mov	r0, sl
 80066b2:	4659      	mov	r1, fp
 80066b4:	f7f9 fdea 	bl	800028c <__adddf3>
 80066b8:	4682      	mov	sl, r0
 80066ba:	468b      	mov	fp, r1
 80066bc:	2d0f      	cmp	r5, #15
 80066be:	dc38      	bgt.n	8006732 <_strtod_l+0x452>
 80066c0:	9b06      	ldr	r3, [sp, #24]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f43f ae50 	beq.w	8006368 <_strtod_l+0x88>
 80066c8:	dd24      	ble.n	8006714 <_strtod_l+0x434>
 80066ca:	2b16      	cmp	r3, #22
 80066cc:	dc0b      	bgt.n	80066e6 <_strtod_l+0x406>
 80066ce:	496d      	ldr	r1, [pc, #436]	; (8006884 <_strtod_l+0x5a4>)
 80066d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80066d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80066d8:	4652      	mov	r2, sl
 80066da:	465b      	mov	r3, fp
 80066dc:	f7f9 ff8c 	bl	80005f8 <__aeabi_dmul>
 80066e0:	4682      	mov	sl, r0
 80066e2:	468b      	mov	fp, r1
 80066e4:	e640      	b.n	8006368 <_strtod_l+0x88>
 80066e6:	9a06      	ldr	r2, [sp, #24]
 80066e8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80066ec:	4293      	cmp	r3, r2
 80066ee:	db20      	blt.n	8006732 <_strtod_l+0x452>
 80066f0:	4c64      	ldr	r4, [pc, #400]	; (8006884 <_strtod_l+0x5a4>)
 80066f2:	f1c5 050f 	rsb	r5, r5, #15
 80066f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80066fa:	4652      	mov	r2, sl
 80066fc:	465b      	mov	r3, fp
 80066fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006702:	f7f9 ff79 	bl	80005f8 <__aeabi_dmul>
 8006706:	9b06      	ldr	r3, [sp, #24]
 8006708:	1b5d      	subs	r5, r3, r5
 800670a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800670e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006712:	e7e3      	b.n	80066dc <_strtod_l+0x3fc>
 8006714:	9b06      	ldr	r3, [sp, #24]
 8006716:	3316      	adds	r3, #22
 8006718:	db0b      	blt.n	8006732 <_strtod_l+0x452>
 800671a:	9b05      	ldr	r3, [sp, #20]
 800671c:	1b9e      	subs	r6, r3, r6
 800671e:	4b59      	ldr	r3, [pc, #356]	; (8006884 <_strtod_l+0x5a4>)
 8006720:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006724:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006728:	4650      	mov	r0, sl
 800672a:	4659      	mov	r1, fp
 800672c:	f7fa f88e 	bl	800084c <__aeabi_ddiv>
 8006730:	e7d6      	b.n	80066e0 <_strtod_l+0x400>
 8006732:	9b06      	ldr	r3, [sp, #24]
 8006734:	eba5 0808 	sub.w	r8, r5, r8
 8006738:	4498      	add	r8, r3
 800673a:	f1b8 0f00 	cmp.w	r8, #0
 800673e:	dd74      	ble.n	800682a <_strtod_l+0x54a>
 8006740:	f018 030f 	ands.w	r3, r8, #15
 8006744:	d00a      	beq.n	800675c <_strtod_l+0x47c>
 8006746:	494f      	ldr	r1, [pc, #316]	; (8006884 <_strtod_l+0x5a4>)
 8006748:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800674c:	4652      	mov	r2, sl
 800674e:	465b      	mov	r3, fp
 8006750:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006754:	f7f9 ff50 	bl	80005f8 <__aeabi_dmul>
 8006758:	4682      	mov	sl, r0
 800675a:	468b      	mov	fp, r1
 800675c:	f038 080f 	bics.w	r8, r8, #15
 8006760:	d04f      	beq.n	8006802 <_strtod_l+0x522>
 8006762:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006766:	dd22      	ble.n	80067ae <_strtod_l+0x4ce>
 8006768:	2500      	movs	r5, #0
 800676a:	462e      	mov	r6, r5
 800676c:	9507      	str	r5, [sp, #28]
 800676e:	9505      	str	r5, [sp, #20]
 8006770:	2322      	movs	r3, #34	; 0x22
 8006772:	f8df b118 	ldr.w	fp, [pc, #280]	; 800688c <_strtod_l+0x5ac>
 8006776:	6023      	str	r3, [r4, #0]
 8006778:	f04f 0a00 	mov.w	sl, #0
 800677c:	9b07      	ldr	r3, [sp, #28]
 800677e:	2b00      	cmp	r3, #0
 8006780:	f43f adf2 	beq.w	8006368 <_strtod_l+0x88>
 8006784:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006786:	4620      	mov	r0, r4
 8006788:	f002 f96e 	bl	8008a68 <_Bfree>
 800678c:	9905      	ldr	r1, [sp, #20]
 800678e:	4620      	mov	r0, r4
 8006790:	f002 f96a 	bl	8008a68 <_Bfree>
 8006794:	4631      	mov	r1, r6
 8006796:	4620      	mov	r0, r4
 8006798:	f002 f966 	bl	8008a68 <_Bfree>
 800679c:	9907      	ldr	r1, [sp, #28]
 800679e:	4620      	mov	r0, r4
 80067a0:	f002 f962 	bl	8008a68 <_Bfree>
 80067a4:	4629      	mov	r1, r5
 80067a6:	4620      	mov	r0, r4
 80067a8:	f002 f95e 	bl	8008a68 <_Bfree>
 80067ac:	e5dc      	b.n	8006368 <_strtod_l+0x88>
 80067ae:	4b36      	ldr	r3, [pc, #216]	; (8006888 <_strtod_l+0x5a8>)
 80067b0:	9304      	str	r3, [sp, #16]
 80067b2:	2300      	movs	r3, #0
 80067b4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80067b8:	4650      	mov	r0, sl
 80067ba:	4659      	mov	r1, fp
 80067bc:	4699      	mov	r9, r3
 80067be:	f1b8 0f01 	cmp.w	r8, #1
 80067c2:	dc21      	bgt.n	8006808 <_strtod_l+0x528>
 80067c4:	b10b      	cbz	r3, 80067ca <_strtod_l+0x4ea>
 80067c6:	4682      	mov	sl, r0
 80067c8:	468b      	mov	fp, r1
 80067ca:	4b2f      	ldr	r3, [pc, #188]	; (8006888 <_strtod_l+0x5a8>)
 80067cc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80067d0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80067d4:	4652      	mov	r2, sl
 80067d6:	465b      	mov	r3, fp
 80067d8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80067dc:	f7f9 ff0c 	bl	80005f8 <__aeabi_dmul>
 80067e0:	4b2a      	ldr	r3, [pc, #168]	; (800688c <_strtod_l+0x5ac>)
 80067e2:	460a      	mov	r2, r1
 80067e4:	400b      	ands	r3, r1
 80067e6:	492a      	ldr	r1, [pc, #168]	; (8006890 <_strtod_l+0x5b0>)
 80067e8:	428b      	cmp	r3, r1
 80067ea:	4682      	mov	sl, r0
 80067ec:	d8bc      	bhi.n	8006768 <_strtod_l+0x488>
 80067ee:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80067f2:	428b      	cmp	r3, r1
 80067f4:	bf86      	itte	hi
 80067f6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006894 <_strtod_l+0x5b4>
 80067fa:	f04f 3aff 	movhi.w	sl, #4294967295
 80067fe:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006802:	2300      	movs	r3, #0
 8006804:	9304      	str	r3, [sp, #16]
 8006806:	e084      	b.n	8006912 <_strtod_l+0x632>
 8006808:	f018 0f01 	tst.w	r8, #1
 800680c:	d005      	beq.n	800681a <_strtod_l+0x53a>
 800680e:	9b04      	ldr	r3, [sp, #16]
 8006810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006814:	f7f9 fef0 	bl	80005f8 <__aeabi_dmul>
 8006818:	2301      	movs	r3, #1
 800681a:	9a04      	ldr	r2, [sp, #16]
 800681c:	3208      	adds	r2, #8
 800681e:	f109 0901 	add.w	r9, r9, #1
 8006822:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006826:	9204      	str	r2, [sp, #16]
 8006828:	e7c9      	b.n	80067be <_strtod_l+0x4de>
 800682a:	d0ea      	beq.n	8006802 <_strtod_l+0x522>
 800682c:	f1c8 0800 	rsb	r8, r8, #0
 8006830:	f018 020f 	ands.w	r2, r8, #15
 8006834:	d00a      	beq.n	800684c <_strtod_l+0x56c>
 8006836:	4b13      	ldr	r3, [pc, #76]	; (8006884 <_strtod_l+0x5a4>)
 8006838:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800683c:	4650      	mov	r0, sl
 800683e:	4659      	mov	r1, fp
 8006840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006844:	f7fa f802 	bl	800084c <__aeabi_ddiv>
 8006848:	4682      	mov	sl, r0
 800684a:	468b      	mov	fp, r1
 800684c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006850:	d0d7      	beq.n	8006802 <_strtod_l+0x522>
 8006852:	f1b8 0f1f 	cmp.w	r8, #31
 8006856:	dd1f      	ble.n	8006898 <_strtod_l+0x5b8>
 8006858:	2500      	movs	r5, #0
 800685a:	462e      	mov	r6, r5
 800685c:	9507      	str	r5, [sp, #28]
 800685e:	9505      	str	r5, [sp, #20]
 8006860:	2322      	movs	r3, #34	; 0x22
 8006862:	f04f 0a00 	mov.w	sl, #0
 8006866:	f04f 0b00 	mov.w	fp, #0
 800686a:	6023      	str	r3, [r4, #0]
 800686c:	e786      	b.n	800677c <_strtod_l+0x49c>
 800686e:	bf00      	nop
 8006870:	08009ec1 	.word	0x08009ec1
 8006874:	08009f04 	.word	0x08009f04
 8006878:	08009eb9 	.word	0x08009eb9
 800687c:	0800a044 	.word	0x0800a044
 8006880:	0800a358 	.word	0x0800a358
 8006884:	0800a238 	.word	0x0800a238
 8006888:	0800a210 	.word	0x0800a210
 800688c:	7ff00000 	.word	0x7ff00000
 8006890:	7ca00000 	.word	0x7ca00000
 8006894:	7fefffff 	.word	0x7fefffff
 8006898:	f018 0310 	ands.w	r3, r8, #16
 800689c:	bf18      	it	ne
 800689e:	236a      	movne	r3, #106	; 0x6a
 80068a0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006c50 <_strtod_l+0x970>
 80068a4:	9304      	str	r3, [sp, #16]
 80068a6:	4650      	mov	r0, sl
 80068a8:	4659      	mov	r1, fp
 80068aa:	2300      	movs	r3, #0
 80068ac:	f018 0f01 	tst.w	r8, #1
 80068b0:	d004      	beq.n	80068bc <_strtod_l+0x5dc>
 80068b2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80068b6:	f7f9 fe9f 	bl	80005f8 <__aeabi_dmul>
 80068ba:	2301      	movs	r3, #1
 80068bc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80068c0:	f109 0908 	add.w	r9, r9, #8
 80068c4:	d1f2      	bne.n	80068ac <_strtod_l+0x5cc>
 80068c6:	b10b      	cbz	r3, 80068cc <_strtod_l+0x5ec>
 80068c8:	4682      	mov	sl, r0
 80068ca:	468b      	mov	fp, r1
 80068cc:	9b04      	ldr	r3, [sp, #16]
 80068ce:	b1c3      	cbz	r3, 8006902 <_strtod_l+0x622>
 80068d0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80068d4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80068d8:	2b00      	cmp	r3, #0
 80068da:	4659      	mov	r1, fp
 80068dc:	dd11      	ble.n	8006902 <_strtod_l+0x622>
 80068de:	2b1f      	cmp	r3, #31
 80068e0:	f340 8124 	ble.w	8006b2c <_strtod_l+0x84c>
 80068e4:	2b34      	cmp	r3, #52	; 0x34
 80068e6:	bfde      	ittt	le
 80068e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80068ec:	f04f 33ff 	movle.w	r3, #4294967295
 80068f0:	fa03 f202 	lslle.w	r2, r3, r2
 80068f4:	f04f 0a00 	mov.w	sl, #0
 80068f8:	bfcc      	ite	gt
 80068fa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80068fe:	ea02 0b01 	andle.w	fp, r2, r1
 8006902:	2200      	movs	r2, #0
 8006904:	2300      	movs	r3, #0
 8006906:	4650      	mov	r0, sl
 8006908:	4659      	mov	r1, fp
 800690a:	f7fa f8dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800690e:	2800      	cmp	r0, #0
 8006910:	d1a2      	bne.n	8006858 <_strtod_l+0x578>
 8006912:	9b07      	ldr	r3, [sp, #28]
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	9908      	ldr	r1, [sp, #32]
 8006918:	462b      	mov	r3, r5
 800691a:	463a      	mov	r2, r7
 800691c:	4620      	mov	r0, r4
 800691e:	f002 f90b 	bl	8008b38 <__s2b>
 8006922:	9007      	str	r0, [sp, #28]
 8006924:	2800      	cmp	r0, #0
 8006926:	f43f af1f 	beq.w	8006768 <_strtod_l+0x488>
 800692a:	9b05      	ldr	r3, [sp, #20]
 800692c:	1b9e      	subs	r6, r3, r6
 800692e:	9b06      	ldr	r3, [sp, #24]
 8006930:	2b00      	cmp	r3, #0
 8006932:	bfb4      	ite	lt
 8006934:	4633      	movlt	r3, r6
 8006936:	2300      	movge	r3, #0
 8006938:	930c      	str	r3, [sp, #48]	; 0x30
 800693a:	9b06      	ldr	r3, [sp, #24]
 800693c:	2500      	movs	r5, #0
 800693e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006942:	9312      	str	r3, [sp, #72]	; 0x48
 8006944:	462e      	mov	r6, r5
 8006946:	9b07      	ldr	r3, [sp, #28]
 8006948:	4620      	mov	r0, r4
 800694a:	6859      	ldr	r1, [r3, #4]
 800694c:	f002 f84c 	bl	80089e8 <_Balloc>
 8006950:	9005      	str	r0, [sp, #20]
 8006952:	2800      	cmp	r0, #0
 8006954:	f43f af0c 	beq.w	8006770 <_strtod_l+0x490>
 8006958:	9b07      	ldr	r3, [sp, #28]
 800695a:	691a      	ldr	r2, [r3, #16]
 800695c:	3202      	adds	r2, #2
 800695e:	f103 010c 	add.w	r1, r3, #12
 8006962:	0092      	lsls	r2, r2, #2
 8006964:	300c      	adds	r0, #12
 8006966:	f002 f831 	bl	80089cc <memcpy>
 800696a:	ec4b ab10 	vmov	d0, sl, fp
 800696e:	aa1a      	add	r2, sp, #104	; 0x68
 8006970:	a919      	add	r1, sp, #100	; 0x64
 8006972:	4620      	mov	r0, r4
 8006974:	f002 fc26 	bl	80091c4 <__d2b>
 8006978:	ec4b ab18 	vmov	d8, sl, fp
 800697c:	9018      	str	r0, [sp, #96]	; 0x60
 800697e:	2800      	cmp	r0, #0
 8006980:	f43f aef6 	beq.w	8006770 <_strtod_l+0x490>
 8006984:	2101      	movs	r1, #1
 8006986:	4620      	mov	r0, r4
 8006988:	f002 f970 	bl	8008c6c <__i2b>
 800698c:	4606      	mov	r6, r0
 800698e:	2800      	cmp	r0, #0
 8006990:	f43f aeee 	beq.w	8006770 <_strtod_l+0x490>
 8006994:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006996:	9904      	ldr	r1, [sp, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	bfab      	itete	ge
 800699c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800699e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80069a0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80069a2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80069a6:	bfac      	ite	ge
 80069a8:	eb03 0902 	addge.w	r9, r3, r2
 80069ac:	1ad7      	sublt	r7, r2, r3
 80069ae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80069b0:	eba3 0801 	sub.w	r8, r3, r1
 80069b4:	4490      	add	r8, r2
 80069b6:	4ba1      	ldr	r3, [pc, #644]	; (8006c3c <_strtod_l+0x95c>)
 80069b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80069bc:	4598      	cmp	r8, r3
 80069be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80069c2:	f280 80c7 	bge.w	8006b54 <_strtod_l+0x874>
 80069c6:	eba3 0308 	sub.w	r3, r3, r8
 80069ca:	2b1f      	cmp	r3, #31
 80069cc:	eba2 0203 	sub.w	r2, r2, r3
 80069d0:	f04f 0101 	mov.w	r1, #1
 80069d4:	f300 80b1 	bgt.w	8006b3a <_strtod_l+0x85a>
 80069d8:	fa01 f303 	lsl.w	r3, r1, r3
 80069dc:	930d      	str	r3, [sp, #52]	; 0x34
 80069de:	2300      	movs	r3, #0
 80069e0:	9308      	str	r3, [sp, #32]
 80069e2:	eb09 0802 	add.w	r8, r9, r2
 80069e6:	9b04      	ldr	r3, [sp, #16]
 80069e8:	45c1      	cmp	r9, r8
 80069ea:	4417      	add	r7, r2
 80069ec:	441f      	add	r7, r3
 80069ee:	464b      	mov	r3, r9
 80069f0:	bfa8      	it	ge
 80069f2:	4643      	movge	r3, r8
 80069f4:	42bb      	cmp	r3, r7
 80069f6:	bfa8      	it	ge
 80069f8:	463b      	movge	r3, r7
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	bfc2      	ittt	gt
 80069fe:	eba8 0803 	subgt.w	r8, r8, r3
 8006a02:	1aff      	subgt	r7, r7, r3
 8006a04:	eba9 0903 	subgt.w	r9, r9, r3
 8006a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	dd17      	ble.n	8006a3e <_strtod_l+0x75e>
 8006a0e:	4631      	mov	r1, r6
 8006a10:	461a      	mov	r2, r3
 8006a12:	4620      	mov	r0, r4
 8006a14:	f002 f9ea 	bl	8008dec <__pow5mult>
 8006a18:	4606      	mov	r6, r0
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	f43f aea8 	beq.w	8006770 <_strtod_l+0x490>
 8006a20:	4601      	mov	r1, r0
 8006a22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006a24:	4620      	mov	r0, r4
 8006a26:	f002 f937 	bl	8008c98 <__multiply>
 8006a2a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006a2c:	2800      	cmp	r0, #0
 8006a2e:	f43f ae9f 	beq.w	8006770 <_strtod_l+0x490>
 8006a32:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a34:	4620      	mov	r0, r4
 8006a36:	f002 f817 	bl	8008a68 <_Bfree>
 8006a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a3c:	9318      	str	r3, [sp, #96]	; 0x60
 8006a3e:	f1b8 0f00 	cmp.w	r8, #0
 8006a42:	f300 808c 	bgt.w	8006b5e <_strtod_l+0x87e>
 8006a46:	9b06      	ldr	r3, [sp, #24]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	dd08      	ble.n	8006a5e <_strtod_l+0x77e>
 8006a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a4e:	9905      	ldr	r1, [sp, #20]
 8006a50:	4620      	mov	r0, r4
 8006a52:	f002 f9cb 	bl	8008dec <__pow5mult>
 8006a56:	9005      	str	r0, [sp, #20]
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	f43f ae89 	beq.w	8006770 <_strtod_l+0x490>
 8006a5e:	2f00      	cmp	r7, #0
 8006a60:	dd08      	ble.n	8006a74 <_strtod_l+0x794>
 8006a62:	9905      	ldr	r1, [sp, #20]
 8006a64:	463a      	mov	r2, r7
 8006a66:	4620      	mov	r0, r4
 8006a68:	f002 fa1a 	bl	8008ea0 <__lshift>
 8006a6c:	9005      	str	r0, [sp, #20]
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f43f ae7e 	beq.w	8006770 <_strtod_l+0x490>
 8006a74:	f1b9 0f00 	cmp.w	r9, #0
 8006a78:	dd08      	ble.n	8006a8c <_strtod_l+0x7ac>
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	464a      	mov	r2, r9
 8006a7e:	4620      	mov	r0, r4
 8006a80:	f002 fa0e 	bl	8008ea0 <__lshift>
 8006a84:	4606      	mov	r6, r0
 8006a86:	2800      	cmp	r0, #0
 8006a88:	f43f ae72 	beq.w	8006770 <_strtod_l+0x490>
 8006a8c:	9a05      	ldr	r2, [sp, #20]
 8006a8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a90:	4620      	mov	r0, r4
 8006a92:	f002 fa91 	bl	8008fb8 <__mdiff>
 8006a96:	4605      	mov	r5, r0
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	f43f ae69 	beq.w	8006770 <_strtod_l+0x490>
 8006a9e:	68c3      	ldr	r3, [r0, #12]
 8006aa0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60c3      	str	r3, [r0, #12]
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	f002 fa6a 	bl	8008f80 <__mcmp>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	da60      	bge.n	8006b72 <_strtod_l+0x892>
 8006ab0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ab2:	ea53 030a 	orrs.w	r3, r3, sl
 8006ab6:	f040 8082 	bne.w	8006bbe <_strtod_l+0x8de>
 8006aba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d17d      	bne.n	8006bbe <_strtod_l+0x8de>
 8006ac2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ac6:	0d1b      	lsrs	r3, r3, #20
 8006ac8:	051b      	lsls	r3, r3, #20
 8006aca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006ace:	d976      	bls.n	8006bbe <_strtod_l+0x8de>
 8006ad0:	696b      	ldr	r3, [r5, #20]
 8006ad2:	b913      	cbnz	r3, 8006ada <_strtod_l+0x7fa>
 8006ad4:	692b      	ldr	r3, [r5, #16]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	dd71      	ble.n	8006bbe <_strtod_l+0x8de>
 8006ada:	4629      	mov	r1, r5
 8006adc:	2201      	movs	r2, #1
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f002 f9de 	bl	8008ea0 <__lshift>
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	f002 fa4a 	bl	8008f80 <__mcmp>
 8006aec:	2800      	cmp	r0, #0
 8006aee:	dd66      	ble.n	8006bbe <_strtod_l+0x8de>
 8006af0:	9904      	ldr	r1, [sp, #16]
 8006af2:	4a53      	ldr	r2, [pc, #332]	; (8006c40 <_strtod_l+0x960>)
 8006af4:	465b      	mov	r3, fp
 8006af6:	2900      	cmp	r1, #0
 8006af8:	f000 8081 	beq.w	8006bfe <_strtod_l+0x91e>
 8006afc:	ea02 010b 	and.w	r1, r2, fp
 8006b00:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006b04:	dc7b      	bgt.n	8006bfe <_strtod_l+0x91e>
 8006b06:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006b0a:	f77f aea9 	ble.w	8006860 <_strtod_l+0x580>
 8006b0e:	4b4d      	ldr	r3, [pc, #308]	; (8006c44 <_strtod_l+0x964>)
 8006b10:	4650      	mov	r0, sl
 8006b12:	4659      	mov	r1, fp
 8006b14:	2200      	movs	r2, #0
 8006b16:	f7f9 fd6f 	bl	80005f8 <__aeabi_dmul>
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	4303      	orrs	r3, r0
 8006b1e:	bf08      	it	eq
 8006b20:	2322      	moveq	r3, #34	; 0x22
 8006b22:	4682      	mov	sl, r0
 8006b24:	468b      	mov	fp, r1
 8006b26:	bf08      	it	eq
 8006b28:	6023      	streq	r3, [r4, #0]
 8006b2a:	e62b      	b.n	8006784 <_strtod_l+0x4a4>
 8006b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b30:	fa02 f303 	lsl.w	r3, r2, r3
 8006b34:	ea03 0a0a 	and.w	sl, r3, sl
 8006b38:	e6e3      	b.n	8006902 <_strtod_l+0x622>
 8006b3a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006b3e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006b42:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006b46:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006b4a:	fa01 f308 	lsl.w	r3, r1, r8
 8006b4e:	9308      	str	r3, [sp, #32]
 8006b50:	910d      	str	r1, [sp, #52]	; 0x34
 8006b52:	e746      	b.n	80069e2 <_strtod_l+0x702>
 8006b54:	2300      	movs	r3, #0
 8006b56:	9308      	str	r3, [sp, #32]
 8006b58:	2301      	movs	r3, #1
 8006b5a:	930d      	str	r3, [sp, #52]	; 0x34
 8006b5c:	e741      	b.n	80069e2 <_strtod_l+0x702>
 8006b5e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006b60:	4642      	mov	r2, r8
 8006b62:	4620      	mov	r0, r4
 8006b64:	f002 f99c 	bl	8008ea0 <__lshift>
 8006b68:	9018      	str	r0, [sp, #96]	; 0x60
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	f47f af6b 	bne.w	8006a46 <_strtod_l+0x766>
 8006b70:	e5fe      	b.n	8006770 <_strtod_l+0x490>
 8006b72:	465f      	mov	r7, fp
 8006b74:	d16e      	bne.n	8006c54 <_strtod_l+0x974>
 8006b76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b78:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b7c:	b342      	cbz	r2, 8006bd0 <_strtod_l+0x8f0>
 8006b7e:	4a32      	ldr	r2, [pc, #200]	; (8006c48 <_strtod_l+0x968>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d128      	bne.n	8006bd6 <_strtod_l+0x8f6>
 8006b84:	9b04      	ldr	r3, [sp, #16]
 8006b86:	4651      	mov	r1, sl
 8006b88:	b1eb      	cbz	r3, 8006bc6 <_strtod_l+0x8e6>
 8006b8a:	4b2d      	ldr	r3, [pc, #180]	; (8006c40 <_strtod_l+0x960>)
 8006b8c:	403b      	ands	r3, r7
 8006b8e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006b92:	f04f 32ff 	mov.w	r2, #4294967295
 8006b96:	d819      	bhi.n	8006bcc <_strtod_l+0x8ec>
 8006b98:	0d1b      	lsrs	r3, r3, #20
 8006b9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba2:	4299      	cmp	r1, r3
 8006ba4:	d117      	bne.n	8006bd6 <_strtod_l+0x8f6>
 8006ba6:	4b29      	ldr	r3, [pc, #164]	; (8006c4c <_strtod_l+0x96c>)
 8006ba8:	429f      	cmp	r7, r3
 8006baa:	d102      	bne.n	8006bb2 <_strtod_l+0x8d2>
 8006bac:	3101      	adds	r1, #1
 8006bae:	f43f addf 	beq.w	8006770 <_strtod_l+0x490>
 8006bb2:	4b23      	ldr	r3, [pc, #140]	; (8006c40 <_strtod_l+0x960>)
 8006bb4:	403b      	ands	r3, r7
 8006bb6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006bba:	f04f 0a00 	mov.w	sl, #0
 8006bbe:	9b04      	ldr	r3, [sp, #16]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1a4      	bne.n	8006b0e <_strtod_l+0x82e>
 8006bc4:	e5de      	b.n	8006784 <_strtod_l+0x4a4>
 8006bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8006bca:	e7ea      	b.n	8006ba2 <_strtod_l+0x8c2>
 8006bcc:	4613      	mov	r3, r2
 8006bce:	e7e8      	b.n	8006ba2 <_strtod_l+0x8c2>
 8006bd0:	ea53 030a 	orrs.w	r3, r3, sl
 8006bd4:	d08c      	beq.n	8006af0 <_strtod_l+0x810>
 8006bd6:	9b08      	ldr	r3, [sp, #32]
 8006bd8:	b1db      	cbz	r3, 8006c12 <_strtod_l+0x932>
 8006bda:	423b      	tst	r3, r7
 8006bdc:	d0ef      	beq.n	8006bbe <_strtod_l+0x8de>
 8006bde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006be0:	9a04      	ldr	r2, [sp, #16]
 8006be2:	4650      	mov	r0, sl
 8006be4:	4659      	mov	r1, fp
 8006be6:	b1c3      	cbz	r3, 8006c1a <_strtod_l+0x93a>
 8006be8:	f7ff fb5c 	bl	80062a4 <sulp>
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	ec51 0b18 	vmov	r0, r1, d8
 8006bf4:	f7f9 fb4a 	bl	800028c <__adddf3>
 8006bf8:	4682      	mov	sl, r0
 8006bfa:	468b      	mov	fp, r1
 8006bfc:	e7df      	b.n	8006bbe <_strtod_l+0x8de>
 8006bfe:	4013      	ands	r3, r2
 8006c00:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006c04:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006c08:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006c0c:	f04f 3aff 	mov.w	sl, #4294967295
 8006c10:	e7d5      	b.n	8006bbe <_strtod_l+0x8de>
 8006c12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c14:	ea13 0f0a 	tst.w	r3, sl
 8006c18:	e7e0      	b.n	8006bdc <_strtod_l+0x8fc>
 8006c1a:	f7ff fb43 	bl	80062a4 <sulp>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	ec51 0b18 	vmov	r0, r1, d8
 8006c26:	f7f9 fb2f 	bl	8000288 <__aeabi_dsub>
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	4682      	mov	sl, r0
 8006c30:	468b      	mov	fp, r1
 8006c32:	f7f9 ff49 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c36:	2800      	cmp	r0, #0
 8006c38:	d0c1      	beq.n	8006bbe <_strtod_l+0x8de>
 8006c3a:	e611      	b.n	8006860 <_strtod_l+0x580>
 8006c3c:	fffffc02 	.word	0xfffffc02
 8006c40:	7ff00000 	.word	0x7ff00000
 8006c44:	39500000 	.word	0x39500000
 8006c48:	000fffff 	.word	0x000fffff
 8006c4c:	7fefffff 	.word	0x7fefffff
 8006c50:	08009f18 	.word	0x08009f18
 8006c54:	4631      	mov	r1, r6
 8006c56:	4628      	mov	r0, r5
 8006c58:	f002 fb10 	bl	800927c <__ratio>
 8006c5c:	ec59 8b10 	vmov	r8, r9, d0
 8006c60:	ee10 0a10 	vmov	r0, s0
 8006c64:	2200      	movs	r2, #0
 8006c66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	f7f9 ff40 	bl	8000af0 <__aeabi_dcmple>
 8006c70:	2800      	cmp	r0, #0
 8006c72:	d07a      	beq.n	8006d6a <_strtod_l+0xa8a>
 8006c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d04a      	beq.n	8006d10 <_strtod_l+0xa30>
 8006c7a:	4b95      	ldr	r3, [pc, #596]	; (8006ed0 <_strtod_l+0xbf0>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c82:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006ed0 <_strtod_l+0xbf0>
 8006c86:	f04f 0800 	mov.w	r8, #0
 8006c8a:	4b92      	ldr	r3, [pc, #584]	; (8006ed4 <_strtod_l+0xbf4>)
 8006c8c:	403b      	ands	r3, r7
 8006c8e:	930d      	str	r3, [sp, #52]	; 0x34
 8006c90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c92:	4b91      	ldr	r3, [pc, #580]	; (8006ed8 <_strtod_l+0xbf8>)
 8006c94:	429a      	cmp	r2, r3
 8006c96:	f040 80b0 	bne.w	8006dfa <_strtod_l+0xb1a>
 8006c9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c9e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006ca2:	ec4b ab10 	vmov	d0, sl, fp
 8006ca6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006caa:	f002 fa0f 	bl	80090cc <__ulp>
 8006cae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006cb2:	ec53 2b10 	vmov	r2, r3, d0
 8006cb6:	f7f9 fc9f 	bl	80005f8 <__aeabi_dmul>
 8006cba:	4652      	mov	r2, sl
 8006cbc:	465b      	mov	r3, fp
 8006cbe:	f7f9 fae5 	bl	800028c <__adddf3>
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	4983      	ldr	r1, [pc, #524]	; (8006ed4 <_strtod_l+0xbf4>)
 8006cc6:	4a85      	ldr	r2, [pc, #532]	; (8006edc <_strtod_l+0xbfc>)
 8006cc8:	4019      	ands	r1, r3
 8006cca:	4291      	cmp	r1, r2
 8006ccc:	4682      	mov	sl, r0
 8006cce:	d960      	bls.n	8006d92 <_strtod_l+0xab2>
 8006cd0:	ee18 3a90 	vmov	r3, s17
 8006cd4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d104      	bne.n	8006ce6 <_strtod_l+0xa06>
 8006cdc:	ee18 3a10 	vmov	r3, s16
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	f43f ad45 	beq.w	8006770 <_strtod_l+0x490>
 8006ce6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006ee8 <_strtod_l+0xc08>
 8006cea:	f04f 3aff 	mov.w	sl, #4294967295
 8006cee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f001 feb9 	bl	8008a68 <_Bfree>
 8006cf6:	9905      	ldr	r1, [sp, #20]
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f001 feb5 	bl	8008a68 <_Bfree>
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4620      	mov	r0, r4
 8006d02:	f001 feb1 	bl	8008a68 <_Bfree>
 8006d06:	4629      	mov	r1, r5
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f001 fead 	bl	8008a68 <_Bfree>
 8006d0e:	e61a      	b.n	8006946 <_strtod_l+0x666>
 8006d10:	f1ba 0f00 	cmp.w	sl, #0
 8006d14:	d11b      	bne.n	8006d4e <_strtod_l+0xa6e>
 8006d16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d1a:	b9f3      	cbnz	r3, 8006d5a <_strtod_l+0xa7a>
 8006d1c:	4b6c      	ldr	r3, [pc, #432]	; (8006ed0 <_strtod_l+0xbf0>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	4640      	mov	r0, r8
 8006d22:	4649      	mov	r1, r9
 8006d24:	f7f9 feda 	bl	8000adc <__aeabi_dcmplt>
 8006d28:	b9d0      	cbnz	r0, 8006d60 <_strtod_l+0xa80>
 8006d2a:	4640      	mov	r0, r8
 8006d2c:	4649      	mov	r1, r9
 8006d2e:	4b6c      	ldr	r3, [pc, #432]	; (8006ee0 <_strtod_l+0xc00>)
 8006d30:	2200      	movs	r2, #0
 8006d32:	f7f9 fc61 	bl	80005f8 <__aeabi_dmul>
 8006d36:	4680      	mov	r8, r0
 8006d38:	4689      	mov	r9, r1
 8006d3a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006d3e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006d42:	9315      	str	r3, [sp, #84]	; 0x54
 8006d44:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006d48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006d4c:	e79d      	b.n	8006c8a <_strtod_l+0x9aa>
 8006d4e:	f1ba 0f01 	cmp.w	sl, #1
 8006d52:	d102      	bne.n	8006d5a <_strtod_l+0xa7a>
 8006d54:	2f00      	cmp	r7, #0
 8006d56:	f43f ad83 	beq.w	8006860 <_strtod_l+0x580>
 8006d5a:	4b62      	ldr	r3, [pc, #392]	; (8006ee4 <_strtod_l+0xc04>)
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	e78e      	b.n	8006c7e <_strtod_l+0x99e>
 8006d60:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006ee0 <_strtod_l+0xc00>
 8006d64:	f04f 0800 	mov.w	r8, #0
 8006d68:	e7e7      	b.n	8006d3a <_strtod_l+0xa5a>
 8006d6a:	4b5d      	ldr	r3, [pc, #372]	; (8006ee0 <_strtod_l+0xc00>)
 8006d6c:	4640      	mov	r0, r8
 8006d6e:	4649      	mov	r1, r9
 8006d70:	2200      	movs	r2, #0
 8006d72:	f7f9 fc41 	bl	80005f8 <__aeabi_dmul>
 8006d76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d78:	4680      	mov	r8, r0
 8006d7a:	4689      	mov	r9, r1
 8006d7c:	b933      	cbnz	r3, 8006d8c <_strtod_l+0xaac>
 8006d7e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d82:	900e      	str	r0, [sp, #56]	; 0x38
 8006d84:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006d8a:	e7dd      	b.n	8006d48 <_strtod_l+0xa68>
 8006d8c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006d90:	e7f9      	b.n	8006d86 <_strtod_l+0xaa6>
 8006d92:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006d96:	9b04      	ldr	r3, [sp, #16]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1a8      	bne.n	8006cee <_strtod_l+0xa0e>
 8006d9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006da0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006da2:	0d1b      	lsrs	r3, r3, #20
 8006da4:	051b      	lsls	r3, r3, #20
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d1a1      	bne.n	8006cee <_strtod_l+0xa0e>
 8006daa:	4640      	mov	r0, r8
 8006dac:	4649      	mov	r1, r9
 8006dae:	f7f9 ff83 	bl	8000cb8 <__aeabi_d2lz>
 8006db2:	f7f9 fbf3 	bl	800059c <__aeabi_l2d>
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4640      	mov	r0, r8
 8006dbc:	4649      	mov	r1, r9
 8006dbe:	f7f9 fa63 	bl	8000288 <__aeabi_dsub>
 8006dc2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006dc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006dc8:	ea43 030a 	orr.w	r3, r3, sl
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	4680      	mov	r8, r0
 8006dd0:	4689      	mov	r9, r1
 8006dd2:	d055      	beq.n	8006e80 <_strtod_l+0xba0>
 8006dd4:	a336      	add	r3, pc, #216	; (adr r3, 8006eb0 <_strtod_l+0xbd0>)
 8006dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dda:	f7f9 fe7f 	bl	8000adc <__aeabi_dcmplt>
 8006dde:	2800      	cmp	r0, #0
 8006de0:	f47f acd0 	bne.w	8006784 <_strtod_l+0x4a4>
 8006de4:	a334      	add	r3, pc, #208	; (adr r3, 8006eb8 <_strtod_l+0xbd8>)
 8006de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dea:	4640      	mov	r0, r8
 8006dec:	4649      	mov	r1, r9
 8006dee:	f7f9 fe93 	bl	8000b18 <__aeabi_dcmpgt>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	f43f af7b 	beq.w	8006cee <_strtod_l+0xa0e>
 8006df8:	e4c4      	b.n	8006784 <_strtod_l+0x4a4>
 8006dfa:	9b04      	ldr	r3, [sp, #16]
 8006dfc:	b333      	cbz	r3, 8006e4c <_strtod_l+0xb6c>
 8006dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e00:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006e04:	d822      	bhi.n	8006e4c <_strtod_l+0xb6c>
 8006e06:	a32e      	add	r3, pc, #184	; (adr r3, 8006ec0 <_strtod_l+0xbe0>)
 8006e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0c:	4640      	mov	r0, r8
 8006e0e:	4649      	mov	r1, r9
 8006e10:	f7f9 fe6e 	bl	8000af0 <__aeabi_dcmple>
 8006e14:	b1a0      	cbz	r0, 8006e40 <_strtod_l+0xb60>
 8006e16:	4649      	mov	r1, r9
 8006e18:	4640      	mov	r0, r8
 8006e1a:	f7f9 fec5 	bl	8000ba8 <__aeabi_d2uiz>
 8006e1e:	2801      	cmp	r0, #1
 8006e20:	bf38      	it	cc
 8006e22:	2001      	movcc	r0, #1
 8006e24:	f7f9 fb6e 	bl	8000504 <__aeabi_ui2d>
 8006e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e2a:	4680      	mov	r8, r0
 8006e2c:	4689      	mov	r9, r1
 8006e2e:	bb23      	cbnz	r3, 8006e7a <_strtod_l+0xb9a>
 8006e30:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e34:	9010      	str	r0, [sp, #64]	; 0x40
 8006e36:	9311      	str	r3, [sp, #68]	; 0x44
 8006e38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e3c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006e40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e44:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006e48:	1a9b      	subs	r3, r3, r2
 8006e4a:	9309      	str	r3, [sp, #36]	; 0x24
 8006e4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e50:	eeb0 0a48 	vmov.f32	s0, s16
 8006e54:	eef0 0a68 	vmov.f32	s1, s17
 8006e58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006e5c:	f002 f936 	bl	80090cc <__ulp>
 8006e60:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006e64:	ec53 2b10 	vmov	r2, r3, d0
 8006e68:	f7f9 fbc6 	bl	80005f8 <__aeabi_dmul>
 8006e6c:	ec53 2b18 	vmov	r2, r3, d8
 8006e70:	f7f9 fa0c 	bl	800028c <__adddf3>
 8006e74:	4682      	mov	sl, r0
 8006e76:	468b      	mov	fp, r1
 8006e78:	e78d      	b.n	8006d96 <_strtod_l+0xab6>
 8006e7a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006e7e:	e7db      	b.n	8006e38 <_strtod_l+0xb58>
 8006e80:	a311      	add	r3, pc, #68	; (adr r3, 8006ec8 <_strtod_l+0xbe8>)
 8006e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e86:	f7f9 fe29 	bl	8000adc <__aeabi_dcmplt>
 8006e8a:	e7b2      	b.n	8006df2 <_strtod_l+0xb12>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8006e90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006e92:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	f7ff ba6b 	b.w	8006370 <_strtod_l+0x90>
 8006e9a:	2a65      	cmp	r2, #101	; 0x65
 8006e9c:	f43f ab5f 	beq.w	800655e <_strtod_l+0x27e>
 8006ea0:	2a45      	cmp	r2, #69	; 0x45
 8006ea2:	f43f ab5c 	beq.w	800655e <_strtod_l+0x27e>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	f7ff bb94 	b.w	80065d4 <_strtod_l+0x2f4>
 8006eac:	f3af 8000 	nop.w
 8006eb0:	94a03595 	.word	0x94a03595
 8006eb4:	3fdfffff 	.word	0x3fdfffff
 8006eb8:	35afe535 	.word	0x35afe535
 8006ebc:	3fe00000 	.word	0x3fe00000
 8006ec0:	ffc00000 	.word	0xffc00000
 8006ec4:	41dfffff 	.word	0x41dfffff
 8006ec8:	94a03595 	.word	0x94a03595
 8006ecc:	3fcfffff 	.word	0x3fcfffff
 8006ed0:	3ff00000 	.word	0x3ff00000
 8006ed4:	7ff00000 	.word	0x7ff00000
 8006ed8:	7fe00000 	.word	0x7fe00000
 8006edc:	7c9fffff 	.word	0x7c9fffff
 8006ee0:	3fe00000 	.word	0x3fe00000
 8006ee4:	bff00000 	.word	0xbff00000
 8006ee8:	7fefffff 	.word	0x7fefffff

08006eec <_strtod_r>:
 8006eec:	4b01      	ldr	r3, [pc, #4]	; (8006ef4 <_strtod_r+0x8>)
 8006eee:	f7ff b9f7 	b.w	80062e0 <_strtod_l>
 8006ef2:	bf00      	nop
 8006ef4:	20000074 	.word	0x20000074

08006ef8 <_strtol_l.constprop.0>:
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006efe:	d001      	beq.n	8006f04 <_strtol_l.constprop.0+0xc>
 8006f00:	2b24      	cmp	r3, #36	; 0x24
 8006f02:	d906      	bls.n	8006f12 <_strtol_l.constprop.0+0x1a>
 8006f04:	f7fe fa6e 	bl	80053e4 <__errno>
 8006f08:	2316      	movs	r3, #22
 8006f0a:	6003      	str	r3, [r0, #0]
 8006f0c:	2000      	movs	r0, #0
 8006f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f12:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006ff8 <_strtol_l.constprop.0+0x100>
 8006f16:	460d      	mov	r5, r1
 8006f18:	462e      	mov	r6, r5
 8006f1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f1e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006f22:	f017 0708 	ands.w	r7, r7, #8
 8006f26:	d1f7      	bne.n	8006f18 <_strtol_l.constprop.0+0x20>
 8006f28:	2c2d      	cmp	r4, #45	; 0x2d
 8006f2a:	d132      	bne.n	8006f92 <_strtol_l.constprop.0+0x9a>
 8006f2c:	782c      	ldrb	r4, [r5, #0]
 8006f2e:	2701      	movs	r7, #1
 8006f30:	1cb5      	adds	r5, r6, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d05b      	beq.n	8006fee <_strtol_l.constprop.0+0xf6>
 8006f36:	2b10      	cmp	r3, #16
 8006f38:	d109      	bne.n	8006f4e <_strtol_l.constprop.0+0x56>
 8006f3a:	2c30      	cmp	r4, #48	; 0x30
 8006f3c:	d107      	bne.n	8006f4e <_strtol_l.constprop.0+0x56>
 8006f3e:	782c      	ldrb	r4, [r5, #0]
 8006f40:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006f44:	2c58      	cmp	r4, #88	; 0x58
 8006f46:	d14d      	bne.n	8006fe4 <_strtol_l.constprop.0+0xec>
 8006f48:	786c      	ldrb	r4, [r5, #1]
 8006f4a:	2310      	movs	r3, #16
 8006f4c:	3502      	adds	r5, #2
 8006f4e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006f52:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f56:	f04f 0c00 	mov.w	ip, #0
 8006f5a:	fbb8 f9f3 	udiv	r9, r8, r3
 8006f5e:	4666      	mov	r6, ip
 8006f60:	fb03 8a19 	mls	sl, r3, r9, r8
 8006f64:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006f68:	f1be 0f09 	cmp.w	lr, #9
 8006f6c:	d816      	bhi.n	8006f9c <_strtol_l.constprop.0+0xa4>
 8006f6e:	4674      	mov	r4, lr
 8006f70:	42a3      	cmp	r3, r4
 8006f72:	dd24      	ble.n	8006fbe <_strtol_l.constprop.0+0xc6>
 8006f74:	f1bc 0f00 	cmp.w	ip, #0
 8006f78:	db1e      	blt.n	8006fb8 <_strtol_l.constprop.0+0xc0>
 8006f7a:	45b1      	cmp	r9, r6
 8006f7c:	d31c      	bcc.n	8006fb8 <_strtol_l.constprop.0+0xc0>
 8006f7e:	d101      	bne.n	8006f84 <_strtol_l.constprop.0+0x8c>
 8006f80:	45a2      	cmp	sl, r4
 8006f82:	db19      	blt.n	8006fb8 <_strtol_l.constprop.0+0xc0>
 8006f84:	fb06 4603 	mla	r6, r6, r3, r4
 8006f88:	f04f 0c01 	mov.w	ip, #1
 8006f8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f90:	e7e8      	b.n	8006f64 <_strtol_l.constprop.0+0x6c>
 8006f92:	2c2b      	cmp	r4, #43	; 0x2b
 8006f94:	bf04      	itt	eq
 8006f96:	782c      	ldrbeq	r4, [r5, #0]
 8006f98:	1cb5      	addeq	r5, r6, #2
 8006f9a:	e7ca      	b.n	8006f32 <_strtol_l.constprop.0+0x3a>
 8006f9c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006fa0:	f1be 0f19 	cmp.w	lr, #25
 8006fa4:	d801      	bhi.n	8006faa <_strtol_l.constprop.0+0xb2>
 8006fa6:	3c37      	subs	r4, #55	; 0x37
 8006fa8:	e7e2      	b.n	8006f70 <_strtol_l.constprop.0+0x78>
 8006faa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006fae:	f1be 0f19 	cmp.w	lr, #25
 8006fb2:	d804      	bhi.n	8006fbe <_strtol_l.constprop.0+0xc6>
 8006fb4:	3c57      	subs	r4, #87	; 0x57
 8006fb6:	e7db      	b.n	8006f70 <_strtol_l.constprop.0+0x78>
 8006fb8:	f04f 3cff 	mov.w	ip, #4294967295
 8006fbc:	e7e6      	b.n	8006f8c <_strtol_l.constprop.0+0x94>
 8006fbe:	f1bc 0f00 	cmp.w	ip, #0
 8006fc2:	da05      	bge.n	8006fd0 <_strtol_l.constprop.0+0xd8>
 8006fc4:	2322      	movs	r3, #34	; 0x22
 8006fc6:	6003      	str	r3, [r0, #0]
 8006fc8:	4646      	mov	r6, r8
 8006fca:	b942      	cbnz	r2, 8006fde <_strtol_l.constprop.0+0xe6>
 8006fcc:	4630      	mov	r0, r6
 8006fce:	e79e      	b.n	8006f0e <_strtol_l.constprop.0+0x16>
 8006fd0:	b107      	cbz	r7, 8006fd4 <_strtol_l.constprop.0+0xdc>
 8006fd2:	4276      	negs	r6, r6
 8006fd4:	2a00      	cmp	r2, #0
 8006fd6:	d0f9      	beq.n	8006fcc <_strtol_l.constprop.0+0xd4>
 8006fd8:	f1bc 0f00 	cmp.w	ip, #0
 8006fdc:	d000      	beq.n	8006fe0 <_strtol_l.constprop.0+0xe8>
 8006fde:	1e69      	subs	r1, r5, #1
 8006fe0:	6011      	str	r1, [r2, #0]
 8006fe2:	e7f3      	b.n	8006fcc <_strtol_l.constprop.0+0xd4>
 8006fe4:	2430      	movs	r4, #48	; 0x30
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1b1      	bne.n	8006f4e <_strtol_l.constprop.0+0x56>
 8006fea:	2308      	movs	r3, #8
 8006fec:	e7af      	b.n	8006f4e <_strtol_l.constprop.0+0x56>
 8006fee:	2c30      	cmp	r4, #48	; 0x30
 8006ff0:	d0a5      	beq.n	8006f3e <_strtol_l.constprop.0+0x46>
 8006ff2:	230a      	movs	r3, #10
 8006ff4:	e7ab      	b.n	8006f4e <_strtol_l.constprop.0+0x56>
 8006ff6:	bf00      	nop
 8006ff8:	08009f41 	.word	0x08009f41

08006ffc <_strtol_r>:
 8006ffc:	f7ff bf7c 	b.w	8006ef8 <_strtol_l.constprop.0>

08007000 <__swbuf_r>:
 8007000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007002:	460e      	mov	r6, r1
 8007004:	4614      	mov	r4, r2
 8007006:	4605      	mov	r5, r0
 8007008:	b118      	cbz	r0, 8007012 <__swbuf_r+0x12>
 800700a:	6983      	ldr	r3, [r0, #24]
 800700c:	b90b      	cbnz	r3, 8007012 <__swbuf_r+0x12>
 800700e:	f001 f84b 	bl	80080a8 <__sinit>
 8007012:	4b21      	ldr	r3, [pc, #132]	; (8007098 <__swbuf_r+0x98>)
 8007014:	429c      	cmp	r4, r3
 8007016:	d12b      	bne.n	8007070 <__swbuf_r+0x70>
 8007018:	686c      	ldr	r4, [r5, #4]
 800701a:	69a3      	ldr	r3, [r4, #24]
 800701c:	60a3      	str	r3, [r4, #8]
 800701e:	89a3      	ldrh	r3, [r4, #12]
 8007020:	071a      	lsls	r2, r3, #28
 8007022:	d52f      	bpl.n	8007084 <__swbuf_r+0x84>
 8007024:	6923      	ldr	r3, [r4, #16]
 8007026:	b36b      	cbz	r3, 8007084 <__swbuf_r+0x84>
 8007028:	6923      	ldr	r3, [r4, #16]
 800702a:	6820      	ldr	r0, [r4, #0]
 800702c:	1ac0      	subs	r0, r0, r3
 800702e:	6963      	ldr	r3, [r4, #20]
 8007030:	b2f6      	uxtb	r6, r6
 8007032:	4283      	cmp	r3, r0
 8007034:	4637      	mov	r7, r6
 8007036:	dc04      	bgt.n	8007042 <__swbuf_r+0x42>
 8007038:	4621      	mov	r1, r4
 800703a:	4628      	mov	r0, r5
 800703c:	f000 ffa0 	bl	8007f80 <_fflush_r>
 8007040:	bb30      	cbnz	r0, 8007090 <__swbuf_r+0x90>
 8007042:	68a3      	ldr	r3, [r4, #8]
 8007044:	3b01      	subs	r3, #1
 8007046:	60a3      	str	r3, [r4, #8]
 8007048:	6823      	ldr	r3, [r4, #0]
 800704a:	1c5a      	adds	r2, r3, #1
 800704c:	6022      	str	r2, [r4, #0]
 800704e:	701e      	strb	r6, [r3, #0]
 8007050:	6963      	ldr	r3, [r4, #20]
 8007052:	3001      	adds	r0, #1
 8007054:	4283      	cmp	r3, r0
 8007056:	d004      	beq.n	8007062 <__swbuf_r+0x62>
 8007058:	89a3      	ldrh	r3, [r4, #12]
 800705a:	07db      	lsls	r3, r3, #31
 800705c:	d506      	bpl.n	800706c <__swbuf_r+0x6c>
 800705e:	2e0a      	cmp	r6, #10
 8007060:	d104      	bne.n	800706c <__swbuf_r+0x6c>
 8007062:	4621      	mov	r1, r4
 8007064:	4628      	mov	r0, r5
 8007066:	f000 ff8b 	bl	8007f80 <_fflush_r>
 800706a:	b988      	cbnz	r0, 8007090 <__swbuf_r+0x90>
 800706c:	4638      	mov	r0, r7
 800706e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007070:	4b0a      	ldr	r3, [pc, #40]	; (800709c <__swbuf_r+0x9c>)
 8007072:	429c      	cmp	r4, r3
 8007074:	d101      	bne.n	800707a <__swbuf_r+0x7a>
 8007076:	68ac      	ldr	r4, [r5, #8]
 8007078:	e7cf      	b.n	800701a <__swbuf_r+0x1a>
 800707a:	4b09      	ldr	r3, [pc, #36]	; (80070a0 <__swbuf_r+0xa0>)
 800707c:	429c      	cmp	r4, r3
 800707e:	bf08      	it	eq
 8007080:	68ec      	ldreq	r4, [r5, #12]
 8007082:	e7ca      	b.n	800701a <__swbuf_r+0x1a>
 8007084:	4621      	mov	r1, r4
 8007086:	4628      	mov	r0, r5
 8007088:	f000 f80c 	bl	80070a4 <__swsetup_r>
 800708c:	2800      	cmp	r0, #0
 800708e:	d0cb      	beq.n	8007028 <__swbuf_r+0x28>
 8007090:	f04f 37ff 	mov.w	r7, #4294967295
 8007094:	e7ea      	b.n	800706c <__swbuf_r+0x6c>
 8007096:	bf00      	nop
 8007098:	0800a0f4 	.word	0x0800a0f4
 800709c:	0800a114 	.word	0x0800a114
 80070a0:	0800a0d4 	.word	0x0800a0d4

080070a4 <__swsetup_r>:
 80070a4:	4b32      	ldr	r3, [pc, #200]	; (8007170 <__swsetup_r+0xcc>)
 80070a6:	b570      	push	{r4, r5, r6, lr}
 80070a8:	681d      	ldr	r5, [r3, #0]
 80070aa:	4606      	mov	r6, r0
 80070ac:	460c      	mov	r4, r1
 80070ae:	b125      	cbz	r5, 80070ba <__swsetup_r+0x16>
 80070b0:	69ab      	ldr	r3, [r5, #24]
 80070b2:	b913      	cbnz	r3, 80070ba <__swsetup_r+0x16>
 80070b4:	4628      	mov	r0, r5
 80070b6:	f000 fff7 	bl	80080a8 <__sinit>
 80070ba:	4b2e      	ldr	r3, [pc, #184]	; (8007174 <__swsetup_r+0xd0>)
 80070bc:	429c      	cmp	r4, r3
 80070be:	d10f      	bne.n	80070e0 <__swsetup_r+0x3c>
 80070c0:	686c      	ldr	r4, [r5, #4]
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070c8:	0719      	lsls	r1, r3, #28
 80070ca:	d42c      	bmi.n	8007126 <__swsetup_r+0x82>
 80070cc:	06dd      	lsls	r5, r3, #27
 80070ce:	d411      	bmi.n	80070f4 <__swsetup_r+0x50>
 80070d0:	2309      	movs	r3, #9
 80070d2:	6033      	str	r3, [r6, #0]
 80070d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80070d8:	81a3      	strh	r3, [r4, #12]
 80070da:	f04f 30ff 	mov.w	r0, #4294967295
 80070de:	e03e      	b.n	800715e <__swsetup_r+0xba>
 80070e0:	4b25      	ldr	r3, [pc, #148]	; (8007178 <__swsetup_r+0xd4>)
 80070e2:	429c      	cmp	r4, r3
 80070e4:	d101      	bne.n	80070ea <__swsetup_r+0x46>
 80070e6:	68ac      	ldr	r4, [r5, #8]
 80070e8:	e7eb      	b.n	80070c2 <__swsetup_r+0x1e>
 80070ea:	4b24      	ldr	r3, [pc, #144]	; (800717c <__swsetup_r+0xd8>)
 80070ec:	429c      	cmp	r4, r3
 80070ee:	bf08      	it	eq
 80070f0:	68ec      	ldreq	r4, [r5, #12]
 80070f2:	e7e6      	b.n	80070c2 <__swsetup_r+0x1e>
 80070f4:	0758      	lsls	r0, r3, #29
 80070f6:	d512      	bpl.n	800711e <__swsetup_r+0x7a>
 80070f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070fa:	b141      	cbz	r1, 800710e <__swsetup_r+0x6a>
 80070fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007100:	4299      	cmp	r1, r3
 8007102:	d002      	beq.n	800710a <__swsetup_r+0x66>
 8007104:	4630      	mov	r0, r6
 8007106:	f002 f947 	bl	8009398 <_free_r>
 800710a:	2300      	movs	r3, #0
 800710c:	6363      	str	r3, [r4, #52]	; 0x34
 800710e:	89a3      	ldrh	r3, [r4, #12]
 8007110:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007114:	81a3      	strh	r3, [r4, #12]
 8007116:	2300      	movs	r3, #0
 8007118:	6063      	str	r3, [r4, #4]
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	6023      	str	r3, [r4, #0]
 800711e:	89a3      	ldrh	r3, [r4, #12]
 8007120:	f043 0308 	orr.w	r3, r3, #8
 8007124:	81a3      	strh	r3, [r4, #12]
 8007126:	6923      	ldr	r3, [r4, #16]
 8007128:	b94b      	cbnz	r3, 800713e <__swsetup_r+0x9a>
 800712a:	89a3      	ldrh	r3, [r4, #12]
 800712c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007134:	d003      	beq.n	800713e <__swsetup_r+0x9a>
 8007136:	4621      	mov	r1, r4
 8007138:	4630      	mov	r0, r6
 800713a:	f001 fbed 	bl	8008918 <__smakebuf_r>
 800713e:	89a0      	ldrh	r0, [r4, #12]
 8007140:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007144:	f010 0301 	ands.w	r3, r0, #1
 8007148:	d00a      	beq.n	8007160 <__swsetup_r+0xbc>
 800714a:	2300      	movs	r3, #0
 800714c:	60a3      	str	r3, [r4, #8]
 800714e:	6963      	ldr	r3, [r4, #20]
 8007150:	425b      	negs	r3, r3
 8007152:	61a3      	str	r3, [r4, #24]
 8007154:	6923      	ldr	r3, [r4, #16]
 8007156:	b943      	cbnz	r3, 800716a <__swsetup_r+0xc6>
 8007158:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800715c:	d1ba      	bne.n	80070d4 <__swsetup_r+0x30>
 800715e:	bd70      	pop	{r4, r5, r6, pc}
 8007160:	0781      	lsls	r1, r0, #30
 8007162:	bf58      	it	pl
 8007164:	6963      	ldrpl	r3, [r4, #20]
 8007166:	60a3      	str	r3, [r4, #8]
 8007168:	e7f4      	b.n	8007154 <__swsetup_r+0xb0>
 800716a:	2000      	movs	r0, #0
 800716c:	e7f7      	b.n	800715e <__swsetup_r+0xba>
 800716e:	bf00      	nop
 8007170:	2000000c 	.word	0x2000000c
 8007174:	0800a0f4 	.word	0x0800a0f4
 8007178:	0800a114 	.word	0x0800a114
 800717c:	0800a0d4 	.word	0x0800a0d4

08007180 <quorem>:
 8007180:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	6903      	ldr	r3, [r0, #16]
 8007186:	690c      	ldr	r4, [r1, #16]
 8007188:	42a3      	cmp	r3, r4
 800718a:	4607      	mov	r7, r0
 800718c:	f2c0 8081 	blt.w	8007292 <quorem+0x112>
 8007190:	3c01      	subs	r4, #1
 8007192:	f101 0814 	add.w	r8, r1, #20
 8007196:	f100 0514 	add.w	r5, r0, #20
 800719a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800719e:	9301      	str	r3, [sp, #4]
 80071a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071a8:	3301      	adds	r3, #1
 80071aa:	429a      	cmp	r2, r3
 80071ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80071b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80071b8:	d331      	bcc.n	800721e <quorem+0x9e>
 80071ba:	f04f 0e00 	mov.w	lr, #0
 80071be:	4640      	mov	r0, r8
 80071c0:	46ac      	mov	ip, r5
 80071c2:	46f2      	mov	sl, lr
 80071c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80071c8:	b293      	uxth	r3, r2
 80071ca:	fb06 e303 	mla	r3, r6, r3, lr
 80071ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	ebaa 0303 	sub.w	r3, sl, r3
 80071d8:	f8dc a000 	ldr.w	sl, [ip]
 80071dc:	0c12      	lsrs	r2, r2, #16
 80071de:	fa13 f38a 	uxtah	r3, r3, sl
 80071e2:	fb06 e202 	mla	r2, r6, r2, lr
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	9b00      	ldr	r3, [sp, #0]
 80071ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071ee:	b292      	uxth	r2, r2
 80071f0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80071f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071f8:	f8bd 3000 	ldrh.w	r3, [sp]
 80071fc:	4581      	cmp	r9, r0
 80071fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007202:	f84c 3b04 	str.w	r3, [ip], #4
 8007206:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800720a:	d2db      	bcs.n	80071c4 <quorem+0x44>
 800720c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007210:	b92b      	cbnz	r3, 800721e <quorem+0x9e>
 8007212:	9b01      	ldr	r3, [sp, #4]
 8007214:	3b04      	subs	r3, #4
 8007216:	429d      	cmp	r5, r3
 8007218:	461a      	mov	r2, r3
 800721a:	d32e      	bcc.n	800727a <quorem+0xfa>
 800721c:	613c      	str	r4, [r7, #16]
 800721e:	4638      	mov	r0, r7
 8007220:	f001 feae 	bl	8008f80 <__mcmp>
 8007224:	2800      	cmp	r0, #0
 8007226:	db24      	blt.n	8007272 <quorem+0xf2>
 8007228:	3601      	adds	r6, #1
 800722a:	4628      	mov	r0, r5
 800722c:	f04f 0c00 	mov.w	ip, #0
 8007230:	f858 2b04 	ldr.w	r2, [r8], #4
 8007234:	f8d0 e000 	ldr.w	lr, [r0]
 8007238:	b293      	uxth	r3, r2
 800723a:	ebac 0303 	sub.w	r3, ip, r3
 800723e:	0c12      	lsrs	r2, r2, #16
 8007240:	fa13 f38e 	uxtah	r3, r3, lr
 8007244:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007248:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800724c:	b29b      	uxth	r3, r3
 800724e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007252:	45c1      	cmp	r9, r8
 8007254:	f840 3b04 	str.w	r3, [r0], #4
 8007258:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800725c:	d2e8      	bcs.n	8007230 <quorem+0xb0>
 800725e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007262:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007266:	b922      	cbnz	r2, 8007272 <quorem+0xf2>
 8007268:	3b04      	subs	r3, #4
 800726a:	429d      	cmp	r5, r3
 800726c:	461a      	mov	r2, r3
 800726e:	d30a      	bcc.n	8007286 <quorem+0x106>
 8007270:	613c      	str	r4, [r7, #16]
 8007272:	4630      	mov	r0, r6
 8007274:	b003      	add	sp, #12
 8007276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727a:	6812      	ldr	r2, [r2, #0]
 800727c:	3b04      	subs	r3, #4
 800727e:	2a00      	cmp	r2, #0
 8007280:	d1cc      	bne.n	800721c <quorem+0x9c>
 8007282:	3c01      	subs	r4, #1
 8007284:	e7c7      	b.n	8007216 <quorem+0x96>
 8007286:	6812      	ldr	r2, [r2, #0]
 8007288:	3b04      	subs	r3, #4
 800728a:	2a00      	cmp	r2, #0
 800728c:	d1f0      	bne.n	8007270 <quorem+0xf0>
 800728e:	3c01      	subs	r4, #1
 8007290:	e7eb      	b.n	800726a <quorem+0xea>
 8007292:	2000      	movs	r0, #0
 8007294:	e7ee      	b.n	8007274 <quorem+0xf4>
	...

08007298 <_dtoa_r>:
 8007298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800729c:	ed2d 8b04 	vpush	{d8-d9}
 80072a0:	ec57 6b10 	vmov	r6, r7, d0
 80072a4:	b093      	sub	sp, #76	; 0x4c
 80072a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80072ac:	9106      	str	r1, [sp, #24]
 80072ae:	ee10 aa10 	vmov	sl, s0
 80072b2:	4604      	mov	r4, r0
 80072b4:	9209      	str	r2, [sp, #36]	; 0x24
 80072b6:	930c      	str	r3, [sp, #48]	; 0x30
 80072b8:	46bb      	mov	fp, r7
 80072ba:	b975      	cbnz	r5, 80072da <_dtoa_r+0x42>
 80072bc:	2010      	movs	r0, #16
 80072be:	f001 fb6b 	bl	8008998 <malloc>
 80072c2:	4602      	mov	r2, r0
 80072c4:	6260      	str	r0, [r4, #36]	; 0x24
 80072c6:	b920      	cbnz	r0, 80072d2 <_dtoa_r+0x3a>
 80072c8:	4ba7      	ldr	r3, [pc, #668]	; (8007568 <_dtoa_r+0x2d0>)
 80072ca:	21ea      	movs	r1, #234	; 0xea
 80072cc:	48a7      	ldr	r0, [pc, #668]	; (800756c <_dtoa_r+0x2d4>)
 80072ce:	f002 fc89 	bl	8009be4 <__assert_func>
 80072d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80072d6:	6005      	str	r5, [r0, #0]
 80072d8:	60c5      	str	r5, [r0, #12]
 80072da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072dc:	6819      	ldr	r1, [r3, #0]
 80072de:	b151      	cbz	r1, 80072f6 <_dtoa_r+0x5e>
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	604a      	str	r2, [r1, #4]
 80072e4:	2301      	movs	r3, #1
 80072e6:	4093      	lsls	r3, r2
 80072e8:	608b      	str	r3, [r1, #8]
 80072ea:	4620      	mov	r0, r4
 80072ec:	f001 fbbc 	bl	8008a68 <_Bfree>
 80072f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072f2:	2200      	movs	r2, #0
 80072f4:	601a      	str	r2, [r3, #0]
 80072f6:	1e3b      	subs	r3, r7, #0
 80072f8:	bfaa      	itet	ge
 80072fa:	2300      	movge	r3, #0
 80072fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007300:	f8c8 3000 	strge.w	r3, [r8]
 8007304:	4b9a      	ldr	r3, [pc, #616]	; (8007570 <_dtoa_r+0x2d8>)
 8007306:	bfbc      	itt	lt
 8007308:	2201      	movlt	r2, #1
 800730a:	f8c8 2000 	strlt.w	r2, [r8]
 800730e:	ea33 030b 	bics.w	r3, r3, fp
 8007312:	d11b      	bne.n	800734c <_dtoa_r+0xb4>
 8007314:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007316:	f242 730f 	movw	r3, #9999	; 0x270f
 800731a:	6013      	str	r3, [r2, #0]
 800731c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007320:	4333      	orrs	r3, r6
 8007322:	f000 8592 	beq.w	8007e4a <_dtoa_r+0xbb2>
 8007326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007328:	b963      	cbnz	r3, 8007344 <_dtoa_r+0xac>
 800732a:	4b92      	ldr	r3, [pc, #584]	; (8007574 <_dtoa_r+0x2dc>)
 800732c:	e022      	b.n	8007374 <_dtoa_r+0xdc>
 800732e:	4b92      	ldr	r3, [pc, #584]	; (8007578 <_dtoa_r+0x2e0>)
 8007330:	9301      	str	r3, [sp, #4]
 8007332:	3308      	adds	r3, #8
 8007334:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	9801      	ldr	r0, [sp, #4]
 800733a:	b013      	add	sp, #76	; 0x4c
 800733c:	ecbd 8b04 	vpop	{d8-d9}
 8007340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007344:	4b8b      	ldr	r3, [pc, #556]	; (8007574 <_dtoa_r+0x2dc>)
 8007346:	9301      	str	r3, [sp, #4]
 8007348:	3303      	adds	r3, #3
 800734a:	e7f3      	b.n	8007334 <_dtoa_r+0x9c>
 800734c:	2200      	movs	r2, #0
 800734e:	2300      	movs	r3, #0
 8007350:	4650      	mov	r0, sl
 8007352:	4659      	mov	r1, fp
 8007354:	f7f9 fbb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007358:	ec4b ab19 	vmov	d9, sl, fp
 800735c:	4680      	mov	r8, r0
 800735e:	b158      	cbz	r0, 8007378 <_dtoa_r+0xe0>
 8007360:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007362:	2301      	movs	r3, #1
 8007364:	6013      	str	r3, [r2, #0]
 8007366:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007368:	2b00      	cmp	r3, #0
 800736a:	f000 856b 	beq.w	8007e44 <_dtoa_r+0xbac>
 800736e:	4883      	ldr	r0, [pc, #524]	; (800757c <_dtoa_r+0x2e4>)
 8007370:	6018      	str	r0, [r3, #0]
 8007372:	1e43      	subs	r3, r0, #1
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	e7df      	b.n	8007338 <_dtoa_r+0xa0>
 8007378:	ec4b ab10 	vmov	d0, sl, fp
 800737c:	aa10      	add	r2, sp, #64	; 0x40
 800737e:	a911      	add	r1, sp, #68	; 0x44
 8007380:	4620      	mov	r0, r4
 8007382:	f001 ff1f 	bl	80091c4 <__d2b>
 8007386:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800738a:	ee08 0a10 	vmov	s16, r0
 800738e:	2d00      	cmp	r5, #0
 8007390:	f000 8084 	beq.w	800749c <_dtoa_r+0x204>
 8007394:	ee19 3a90 	vmov	r3, s19
 8007398:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800739c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80073a0:	4656      	mov	r6, sl
 80073a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80073a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80073aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80073ae:	4b74      	ldr	r3, [pc, #464]	; (8007580 <_dtoa_r+0x2e8>)
 80073b0:	2200      	movs	r2, #0
 80073b2:	4630      	mov	r0, r6
 80073b4:	4639      	mov	r1, r7
 80073b6:	f7f8 ff67 	bl	8000288 <__aeabi_dsub>
 80073ba:	a365      	add	r3, pc, #404	; (adr r3, 8007550 <_dtoa_r+0x2b8>)
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	f7f9 f91a 	bl	80005f8 <__aeabi_dmul>
 80073c4:	a364      	add	r3, pc, #400	; (adr r3, 8007558 <_dtoa_r+0x2c0>)
 80073c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ca:	f7f8 ff5f 	bl	800028c <__adddf3>
 80073ce:	4606      	mov	r6, r0
 80073d0:	4628      	mov	r0, r5
 80073d2:	460f      	mov	r7, r1
 80073d4:	f7f9 f8a6 	bl	8000524 <__aeabi_i2d>
 80073d8:	a361      	add	r3, pc, #388	; (adr r3, 8007560 <_dtoa_r+0x2c8>)
 80073da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073de:	f7f9 f90b 	bl	80005f8 <__aeabi_dmul>
 80073e2:	4602      	mov	r2, r0
 80073e4:	460b      	mov	r3, r1
 80073e6:	4630      	mov	r0, r6
 80073e8:	4639      	mov	r1, r7
 80073ea:	f7f8 ff4f 	bl	800028c <__adddf3>
 80073ee:	4606      	mov	r6, r0
 80073f0:	460f      	mov	r7, r1
 80073f2:	f7f9 fbb1 	bl	8000b58 <__aeabi_d2iz>
 80073f6:	2200      	movs	r2, #0
 80073f8:	9000      	str	r0, [sp, #0]
 80073fa:	2300      	movs	r3, #0
 80073fc:	4630      	mov	r0, r6
 80073fe:	4639      	mov	r1, r7
 8007400:	f7f9 fb6c 	bl	8000adc <__aeabi_dcmplt>
 8007404:	b150      	cbz	r0, 800741c <_dtoa_r+0x184>
 8007406:	9800      	ldr	r0, [sp, #0]
 8007408:	f7f9 f88c 	bl	8000524 <__aeabi_i2d>
 800740c:	4632      	mov	r2, r6
 800740e:	463b      	mov	r3, r7
 8007410:	f7f9 fb5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007414:	b910      	cbnz	r0, 800741c <_dtoa_r+0x184>
 8007416:	9b00      	ldr	r3, [sp, #0]
 8007418:	3b01      	subs	r3, #1
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	9b00      	ldr	r3, [sp, #0]
 800741e:	2b16      	cmp	r3, #22
 8007420:	d85a      	bhi.n	80074d8 <_dtoa_r+0x240>
 8007422:	9a00      	ldr	r2, [sp, #0]
 8007424:	4b57      	ldr	r3, [pc, #348]	; (8007584 <_dtoa_r+0x2ec>)
 8007426:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800742a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742e:	ec51 0b19 	vmov	r0, r1, d9
 8007432:	f7f9 fb53 	bl	8000adc <__aeabi_dcmplt>
 8007436:	2800      	cmp	r0, #0
 8007438:	d050      	beq.n	80074dc <_dtoa_r+0x244>
 800743a:	9b00      	ldr	r3, [sp, #0]
 800743c:	3b01      	subs	r3, #1
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	2300      	movs	r3, #0
 8007442:	930b      	str	r3, [sp, #44]	; 0x2c
 8007444:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007446:	1b5d      	subs	r5, r3, r5
 8007448:	1e6b      	subs	r3, r5, #1
 800744a:	9305      	str	r3, [sp, #20]
 800744c:	bf45      	ittet	mi
 800744e:	f1c5 0301 	rsbmi	r3, r5, #1
 8007452:	9304      	strmi	r3, [sp, #16]
 8007454:	2300      	movpl	r3, #0
 8007456:	2300      	movmi	r3, #0
 8007458:	bf4c      	ite	mi
 800745a:	9305      	strmi	r3, [sp, #20]
 800745c:	9304      	strpl	r3, [sp, #16]
 800745e:	9b00      	ldr	r3, [sp, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	db3d      	blt.n	80074e0 <_dtoa_r+0x248>
 8007464:	9b05      	ldr	r3, [sp, #20]
 8007466:	9a00      	ldr	r2, [sp, #0]
 8007468:	920a      	str	r2, [sp, #40]	; 0x28
 800746a:	4413      	add	r3, r2
 800746c:	9305      	str	r3, [sp, #20]
 800746e:	2300      	movs	r3, #0
 8007470:	9307      	str	r3, [sp, #28]
 8007472:	9b06      	ldr	r3, [sp, #24]
 8007474:	2b09      	cmp	r3, #9
 8007476:	f200 8089 	bhi.w	800758c <_dtoa_r+0x2f4>
 800747a:	2b05      	cmp	r3, #5
 800747c:	bfc4      	itt	gt
 800747e:	3b04      	subgt	r3, #4
 8007480:	9306      	strgt	r3, [sp, #24]
 8007482:	9b06      	ldr	r3, [sp, #24]
 8007484:	f1a3 0302 	sub.w	r3, r3, #2
 8007488:	bfcc      	ite	gt
 800748a:	2500      	movgt	r5, #0
 800748c:	2501      	movle	r5, #1
 800748e:	2b03      	cmp	r3, #3
 8007490:	f200 8087 	bhi.w	80075a2 <_dtoa_r+0x30a>
 8007494:	e8df f003 	tbb	[pc, r3]
 8007498:	59383a2d 	.word	0x59383a2d
 800749c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80074a0:	441d      	add	r5, r3
 80074a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80074a6:	2b20      	cmp	r3, #32
 80074a8:	bfc1      	itttt	gt
 80074aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80074ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80074b2:	fa0b f303 	lslgt.w	r3, fp, r3
 80074b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80074ba:	bfda      	itte	le
 80074bc:	f1c3 0320 	rsble	r3, r3, #32
 80074c0:	fa06 f003 	lslle.w	r0, r6, r3
 80074c4:	4318      	orrgt	r0, r3
 80074c6:	f7f9 f81d 	bl	8000504 <__aeabi_ui2d>
 80074ca:	2301      	movs	r3, #1
 80074cc:	4606      	mov	r6, r0
 80074ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80074d2:	3d01      	subs	r5, #1
 80074d4:	930e      	str	r3, [sp, #56]	; 0x38
 80074d6:	e76a      	b.n	80073ae <_dtoa_r+0x116>
 80074d8:	2301      	movs	r3, #1
 80074da:	e7b2      	b.n	8007442 <_dtoa_r+0x1aa>
 80074dc:	900b      	str	r0, [sp, #44]	; 0x2c
 80074de:	e7b1      	b.n	8007444 <_dtoa_r+0x1ac>
 80074e0:	9b04      	ldr	r3, [sp, #16]
 80074e2:	9a00      	ldr	r2, [sp, #0]
 80074e4:	1a9b      	subs	r3, r3, r2
 80074e6:	9304      	str	r3, [sp, #16]
 80074e8:	4253      	negs	r3, r2
 80074ea:	9307      	str	r3, [sp, #28]
 80074ec:	2300      	movs	r3, #0
 80074ee:	930a      	str	r3, [sp, #40]	; 0x28
 80074f0:	e7bf      	b.n	8007472 <_dtoa_r+0x1da>
 80074f2:	2300      	movs	r3, #0
 80074f4:	9308      	str	r3, [sp, #32]
 80074f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dc55      	bgt.n	80075a8 <_dtoa_r+0x310>
 80074fc:	2301      	movs	r3, #1
 80074fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007502:	461a      	mov	r2, r3
 8007504:	9209      	str	r2, [sp, #36]	; 0x24
 8007506:	e00c      	b.n	8007522 <_dtoa_r+0x28a>
 8007508:	2301      	movs	r3, #1
 800750a:	e7f3      	b.n	80074f4 <_dtoa_r+0x25c>
 800750c:	2300      	movs	r3, #0
 800750e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007510:	9308      	str	r3, [sp, #32]
 8007512:	9b00      	ldr	r3, [sp, #0]
 8007514:	4413      	add	r3, r2
 8007516:	9302      	str	r3, [sp, #8]
 8007518:	3301      	adds	r3, #1
 800751a:	2b01      	cmp	r3, #1
 800751c:	9303      	str	r3, [sp, #12]
 800751e:	bfb8      	it	lt
 8007520:	2301      	movlt	r3, #1
 8007522:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007524:	2200      	movs	r2, #0
 8007526:	6042      	str	r2, [r0, #4]
 8007528:	2204      	movs	r2, #4
 800752a:	f102 0614 	add.w	r6, r2, #20
 800752e:	429e      	cmp	r6, r3
 8007530:	6841      	ldr	r1, [r0, #4]
 8007532:	d93d      	bls.n	80075b0 <_dtoa_r+0x318>
 8007534:	4620      	mov	r0, r4
 8007536:	f001 fa57 	bl	80089e8 <_Balloc>
 800753a:	9001      	str	r0, [sp, #4]
 800753c:	2800      	cmp	r0, #0
 800753e:	d13b      	bne.n	80075b8 <_dtoa_r+0x320>
 8007540:	4b11      	ldr	r3, [pc, #68]	; (8007588 <_dtoa_r+0x2f0>)
 8007542:	4602      	mov	r2, r0
 8007544:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007548:	e6c0      	b.n	80072cc <_dtoa_r+0x34>
 800754a:	2301      	movs	r3, #1
 800754c:	e7df      	b.n	800750e <_dtoa_r+0x276>
 800754e:	bf00      	nop
 8007550:	636f4361 	.word	0x636f4361
 8007554:	3fd287a7 	.word	0x3fd287a7
 8007558:	8b60c8b3 	.word	0x8b60c8b3
 800755c:	3fc68a28 	.word	0x3fc68a28
 8007560:	509f79fb 	.word	0x509f79fb
 8007564:	3fd34413 	.word	0x3fd34413
 8007568:	0800a04e 	.word	0x0800a04e
 800756c:	0800a065 	.word	0x0800a065
 8007570:	7ff00000 	.word	0x7ff00000
 8007574:	0800a04a 	.word	0x0800a04a
 8007578:	0800a041 	.word	0x0800a041
 800757c:	08009ec5 	.word	0x08009ec5
 8007580:	3ff80000 	.word	0x3ff80000
 8007584:	0800a238 	.word	0x0800a238
 8007588:	0800a0c0 	.word	0x0800a0c0
 800758c:	2501      	movs	r5, #1
 800758e:	2300      	movs	r3, #0
 8007590:	9306      	str	r3, [sp, #24]
 8007592:	9508      	str	r5, [sp, #32]
 8007594:	f04f 33ff 	mov.w	r3, #4294967295
 8007598:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800759c:	2200      	movs	r2, #0
 800759e:	2312      	movs	r3, #18
 80075a0:	e7b0      	b.n	8007504 <_dtoa_r+0x26c>
 80075a2:	2301      	movs	r3, #1
 80075a4:	9308      	str	r3, [sp, #32]
 80075a6:	e7f5      	b.n	8007594 <_dtoa_r+0x2fc>
 80075a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80075ae:	e7b8      	b.n	8007522 <_dtoa_r+0x28a>
 80075b0:	3101      	adds	r1, #1
 80075b2:	6041      	str	r1, [r0, #4]
 80075b4:	0052      	lsls	r2, r2, #1
 80075b6:	e7b8      	b.n	800752a <_dtoa_r+0x292>
 80075b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075ba:	9a01      	ldr	r2, [sp, #4]
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	9b03      	ldr	r3, [sp, #12]
 80075c0:	2b0e      	cmp	r3, #14
 80075c2:	f200 809d 	bhi.w	8007700 <_dtoa_r+0x468>
 80075c6:	2d00      	cmp	r5, #0
 80075c8:	f000 809a 	beq.w	8007700 <_dtoa_r+0x468>
 80075cc:	9b00      	ldr	r3, [sp, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	dd32      	ble.n	8007638 <_dtoa_r+0x3a0>
 80075d2:	4ab7      	ldr	r2, [pc, #732]	; (80078b0 <_dtoa_r+0x618>)
 80075d4:	f003 030f 	and.w	r3, r3, #15
 80075d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80075dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075e0:	9b00      	ldr	r3, [sp, #0]
 80075e2:	05d8      	lsls	r0, r3, #23
 80075e4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80075e8:	d516      	bpl.n	8007618 <_dtoa_r+0x380>
 80075ea:	4bb2      	ldr	r3, [pc, #712]	; (80078b4 <_dtoa_r+0x61c>)
 80075ec:	ec51 0b19 	vmov	r0, r1, d9
 80075f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075f4:	f7f9 f92a 	bl	800084c <__aeabi_ddiv>
 80075f8:	f007 070f 	and.w	r7, r7, #15
 80075fc:	4682      	mov	sl, r0
 80075fe:	468b      	mov	fp, r1
 8007600:	2503      	movs	r5, #3
 8007602:	4eac      	ldr	r6, [pc, #688]	; (80078b4 <_dtoa_r+0x61c>)
 8007604:	b957      	cbnz	r7, 800761c <_dtoa_r+0x384>
 8007606:	4642      	mov	r2, r8
 8007608:	464b      	mov	r3, r9
 800760a:	4650      	mov	r0, sl
 800760c:	4659      	mov	r1, fp
 800760e:	f7f9 f91d 	bl	800084c <__aeabi_ddiv>
 8007612:	4682      	mov	sl, r0
 8007614:	468b      	mov	fp, r1
 8007616:	e028      	b.n	800766a <_dtoa_r+0x3d2>
 8007618:	2502      	movs	r5, #2
 800761a:	e7f2      	b.n	8007602 <_dtoa_r+0x36a>
 800761c:	07f9      	lsls	r1, r7, #31
 800761e:	d508      	bpl.n	8007632 <_dtoa_r+0x39a>
 8007620:	4640      	mov	r0, r8
 8007622:	4649      	mov	r1, r9
 8007624:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007628:	f7f8 ffe6 	bl	80005f8 <__aeabi_dmul>
 800762c:	3501      	adds	r5, #1
 800762e:	4680      	mov	r8, r0
 8007630:	4689      	mov	r9, r1
 8007632:	107f      	asrs	r7, r7, #1
 8007634:	3608      	adds	r6, #8
 8007636:	e7e5      	b.n	8007604 <_dtoa_r+0x36c>
 8007638:	f000 809b 	beq.w	8007772 <_dtoa_r+0x4da>
 800763c:	9b00      	ldr	r3, [sp, #0]
 800763e:	4f9d      	ldr	r7, [pc, #628]	; (80078b4 <_dtoa_r+0x61c>)
 8007640:	425e      	negs	r6, r3
 8007642:	4b9b      	ldr	r3, [pc, #620]	; (80078b0 <_dtoa_r+0x618>)
 8007644:	f006 020f 	and.w	r2, r6, #15
 8007648:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	ec51 0b19 	vmov	r0, r1, d9
 8007654:	f7f8 ffd0 	bl	80005f8 <__aeabi_dmul>
 8007658:	1136      	asrs	r6, r6, #4
 800765a:	4682      	mov	sl, r0
 800765c:	468b      	mov	fp, r1
 800765e:	2300      	movs	r3, #0
 8007660:	2502      	movs	r5, #2
 8007662:	2e00      	cmp	r6, #0
 8007664:	d17a      	bne.n	800775c <_dtoa_r+0x4c4>
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1d3      	bne.n	8007612 <_dtoa_r+0x37a>
 800766a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800766c:	2b00      	cmp	r3, #0
 800766e:	f000 8082 	beq.w	8007776 <_dtoa_r+0x4de>
 8007672:	4b91      	ldr	r3, [pc, #580]	; (80078b8 <_dtoa_r+0x620>)
 8007674:	2200      	movs	r2, #0
 8007676:	4650      	mov	r0, sl
 8007678:	4659      	mov	r1, fp
 800767a:	f7f9 fa2f 	bl	8000adc <__aeabi_dcmplt>
 800767e:	2800      	cmp	r0, #0
 8007680:	d079      	beq.n	8007776 <_dtoa_r+0x4de>
 8007682:	9b03      	ldr	r3, [sp, #12]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d076      	beq.n	8007776 <_dtoa_r+0x4de>
 8007688:	9b02      	ldr	r3, [sp, #8]
 800768a:	2b00      	cmp	r3, #0
 800768c:	dd36      	ble.n	80076fc <_dtoa_r+0x464>
 800768e:	9b00      	ldr	r3, [sp, #0]
 8007690:	4650      	mov	r0, sl
 8007692:	4659      	mov	r1, fp
 8007694:	1e5f      	subs	r7, r3, #1
 8007696:	2200      	movs	r2, #0
 8007698:	4b88      	ldr	r3, [pc, #544]	; (80078bc <_dtoa_r+0x624>)
 800769a:	f7f8 ffad 	bl	80005f8 <__aeabi_dmul>
 800769e:	9e02      	ldr	r6, [sp, #8]
 80076a0:	4682      	mov	sl, r0
 80076a2:	468b      	mov	fp, r1
 80076a4:	3501      	adds	r5, #1
 80076a6:	4628      	mov	r0, r5
 80076a8:	f7f8 ff3c 	bl	8000524 <__aeabi_i2d>
 80076ac:	4652      	mov	r2, sl
 80076ae:	465b      	mov	r3, fp
 80076b0:	f7f8 ffa2 	bl	80005f8 <__aeabi_dmul>
 80076b4:	4b82      	ldr	r3, [pc, #520]	; (80078c0 <_dtoa_r+0x628>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	f7f8 fde8 	bl	800028c <__adddf3>
 80076bc:	46d0      	mov	r8, sl
 80076be:	46d9      	mov	r9, fp
 80076c0:	4682      	mov	sl, r0
 80076c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80076c6:	2e00      	cmp	r6, #0
 80076c8:	d158      	bne.n	800777c <_dtoa_r+0x4e4>
 80076ca:	4b7e      	ldr	r3, [pc, #504]	; (80078c4 <_dtoa_r+0x62c>)
 80076cc:	2200      	movs	r2, #0
 80076ce:	4640      	mov	r0, r8
 80076d0:	4649      	mov	r1, r9
 80076d2:	f7f8 fdd9 	bl	8000288 <__aeabi_dsub>
 80076d6:	4652      	mov	r2, sl
 80076d8:	465b      	mov	r3, fp
 80076da:	4680      	mov	r8, r0
 80076dc:	4689      	mov	r9, r1
 80076de:	f7f9 fa1b 	bl	8000b18 <__aeabi_dcmpgt>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	f040 8295 	bne.w	8007c12 <_dtoa_r+0x97a>
 80076e8:	4652      	mov	r2, sl
 80076ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80076ee:	4640      	mov	r0, r8
 80076f0:	4649      	mov	r1, r9
 80076f2:	f7f9 f9f3 	bl	8000adc <__aeabi_dcmplt>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	f040 8289 	bne.w	8007c0e <_dtoa_r+0x976>
 80076fc:	ec5b ab19 	vmov	sl, fp, d9
 8007700:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007702:	2b00      	cmp	r3, #0
 8007704:	f2c0 8148 	blt.w	8007998 <_dtoa_r+0x700>
 8007708:	9a00      	ldr	r2, [sp, #0]
 800770a:	2a0e      	cmp	r2, #14
 800770c:	f300 8144 	bgt.w	8007998 <_dtoa_r+0x700>
 8007710:	4b67      	ldr	r3, [pc, #412]	; (80078b0 <_dtoa_r+0x618>)
 8007712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007716:	e9d3 8900 	ldrd	r8, r9, [r3]
 800771a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800771c:	2b00      	cmp	r3, #0
 800771e:	f280 80d5 	bge.w	80078cc <_dtoa_r+0x634>
 8007722:	9b03      	ldr	r3, [sp, #12]
 8007724:	2b00      	cmp	r3, #0
 8007726:	f300 80d1 	bgt.w	80078cc <_dtoa_r+0x634>
 800772a:	f040 826f 	bne.w	8007c0c <_dtoa_r+0x974>
 800772e:	4b65      	ldr	r3, [pc, #404]	; (80078c4 <_dtoa_r+0x62c>)
 8007730:	2200      	movs	r2, #0
 8007732:	4640      	mov	r0, r8
 8007734:	4649      	mov	r1, r9
 8007736:	f7f8 ff5f 	bl	80005f8 <__aeabi_dmul>
 800773a:	4652      	mov	r2, sl
 800773c:	465b      	mov	r3, fp
 800773e:	f7f9 f9e1 	bl	8000b04 <__aeabi_dcmpge>
 8007742:	9e03      	ldr	r6, [sp, #12]
 8007744:	4637      	mov	r7, r6
 8007746:	2800      	cmp	r0, #0
 8007748:	f040 8245 	bne.w	8007bd6 <_dtoa_r+0x93e>
 800774c:	9d01      	ldr	r5, [sp, #4]
 800774e:	2331      	movs	r3, #49	; 0x31
 8007750:	f805 3b01 	strb.w	r3, [r5], #1
 8007754:	9b00      	ldr	r3, [sp, #0]
 8007756:	3301      	adds	r3, #1
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	e240      	b.n	8007bde <_dtoa_r+0x946>
 800775c:	07f2      	lsls	r2, r6, #31
 800775e:	d505      	bpl.n	800776c <_dtoa_r+0x4d4>
 8007760:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007764:	f7f8 ff48 	bl	80005f8 <__aeabi_dmul>
 8007768:	3501      	adds	r5, #1
 800776a:	2301      	movs	r3, #1
 800776c:	1076      	asrs	r6, r6, #1
 800776e:	3708      	adds	r7, #8
 8007770:	e777      	b.n	8007662 <_dtoa_r+0x3ca>
 8007772:	2502      	movs	r5, #2
 8007774:	e779      	b.n	800766a <_dtoa_r+0x3d2>
 8007776:	9f00      	ldr	r7, [sp, #0]
 8007778:	9e03      	ldr	r6, [sp, #12]
 800777a:	e794      	b.n	80076a6 <_dtoa_r+0x40e>
 800777c:	9901      	ldr	r1, [sp, #4]
 800777e:	4b4c      	ldr	r3, [pc, #304]	; (80078b0 <_dtoa_r+0x618>)
 8007780:	4431      	add	r1, r6
 8007782:	910d      	str	r1, [sp, #52]	; 0x34
 8007784:	9908      	ldr	r1, [sp, #32]
 8007786:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800778a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800778e:	2900      	cmp	r1, #0
 8007790:	d043      	beq.n	800781a <_dtoa_r+0x582>
 8007792:	494d      	ldr	r1, [pc, #308]	; (80078c8 <_dtoa_r+0x630>)
 8007794:	2000      	movs	r0, #0
 8007796:	f7f9 f859 	bl	800084c <__aeabi_ddiv>
 800779a:	4652      	mov	r2, sl
 800779c:	465b      	mov	r3, fp
 800779e:	f7f8 fd73 	bl	8000288 <__aeabi_dsub>
 80077a2:	9d01      	ldr	r5, [sp, #4]
 80077a4:	4682      	mov	sl, r0
 80077a6:	468b      	mov	fp, r1
 80077a8:	4649      	mov	r1, r9
 80077aa:	4640      	mov	r0, r8
 80077ac:	f7f9 f9d4 	bl	8000b58 <__aeabi_d2iz>
 80077b0:	4606      	mov	r6, r0
 80077b2:	f7f8 feb7 	bl	8000524 <__aeabi_i2d>
 80077b6:	4602      	mov	r2, r0
 80077b8:	460b      	mov	r3, r1
 80077ba:	4640      	mov	r0, r8
 80077bc:	4649      	mov	r1, r9
 80077be:	f7f8 fd63 	bl	8000288 <__aeabi_dsub>
 80077c2:	3630      	adds	r6, #48	; 0x30
 80077c4:	f805 6b01 	strb.w	r6, [r5], #1
 80077c8:	4652      	mov	r2, sl
 80077ca:	465b      	mov	r3, fp
 80077cc:	4680      	mov	r8, r0
 80077ce:	4689      	mov	r9, r1
 80077d0:	f7f9 f984 	bl	8000adc <__aeabi_dcmplt>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	d163      	bne.n	80078a0 <_dtoa_r+0x608>
 80077d8:	4642      	mov	r2, r8
 80077da:	464b      	mov	r3, r9
 80077dc:	4936      	ldr	r1, [pc, #216]	; (80078b8 <_dtoa_r+0x620>)
 80077de:	2000      	movs	r0, #0
 80077e0:	f7f8 fd52 	bl	8000288 <__aeabi_dsub>
 80077e4:	4652      	mov	r2, sl
 80077e6:	465b      	mov	r3, fp
 80077e8:	f7f9 f978 	bl	8000adc <__aeabi_dcmplt>
 80077ec:	2800      	cmp	r0, #0
 80077ee:	f040 80b5 	bne.w	800795c <_dtoa_r+0x6c4>
 80077f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077f4:	429d      	cmp	r5, r3
 80077f6:	d081      	beq.n	80076fc <_dtoa_r+0x464>
 80077f8:	4b30      	ldr	r3, [pc, #192]	; (80078bc <_dtoa_r+0x624>)
 80077fa:	2200      	movs	r2, #0
 80077fc:	4650      	mov	r0, sl
 80077fe:	4659      	mov	r1, fp
 8007800:	f7f8 fefa 	bl	80005f8 <__aeabi_dmul>
 8007804:	4b2d      	ldr	r3, [pc, #180]	; (80078bc <_dtoa_r+0x624>)
 8007806:	4682      	mov	sl, r0
 8007808:	468b      	mov	fp, r1
 800780a:	4640      	mov	r0, r8
 800780c:	4649      	mov	r1, r9
 800780e:	2200      	movs	r2, #0
 8007810:	f7f8 fef2 	bl	80005f8 <__aeabi_dmul>
 8007814:	4680      	mov	r8, r0
 8007816:	4689      	mov	r9, r1
 8007818:	e7c6      	b.n	80077a8 <_dtoa_r+0x510>
 800781a:	4650      	mov	r0, sl
 800781c:	4659      	mov	r1, fp
 800781e:	f7f8 feeb 	bl	80005f8 <__aeabi_dmul>
 8007822:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007824:	9d01      	ldr	r5, [sp, #4]
 8007826:	930f      	str	r3, [sp, #60]	; 0x3c
 8007828:	4682      	mov	sl, r0
 800782a:	468b      	mov	fp, r1
 800782c:	4649      	mov	r1, r9
 800782e:	4640      	mov	r0, r8
 8007830:	f7f9 f992 	bl	8000b58 <__aeabi_d2iz>
 8007834:	4606      	mov	r6, r0
 8007836:	f7f8 fe75 	bl	8000524 <__aeabi_i2d>
 800783a:	3630      	adds	r6, #48	; 0x30
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4640      	mov	r0, r8
 8007842:	4649      	mov	r1, r9
 8007844:	f7f8 fd20 	bl	8000288 <__aeabi_dsub>
 8007848:	f805 6b01 	strb.w	r6, [r5], #1
 800784c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800784e:	429d      	cmp	r5, r3
 8007850:	4680      	mov	r8, r0
 8007852:	4689      	mov	r9, r1
 8007854:	f04f 0200 	mov.w	r2, #0
 8007858:	d124      	bne.n	80078a4 <_dtoa_r+0x60c>
 800785a:	4b1b      	ldr	r3, [pc, #108]	; (80078c8 <_dtoa_r+0x630>)
 800785c:	4650      	mov	r0, sl
 800785e:	4659      	mov	r1, fp
 8007860:	f7f8 fd14 	bl	800028c <__adddf3>
 8007864:	4602      	mov	r2, r0
 8007866:	460b      	mov	r3, r1
 8007868:	4640      	mov	r0, r8
 800786a:	4649      	mov	r1, r9
 800786c:	f7f9 f954 	bl	8000b18 <__aeabi_dcmpgt>
 8007870:	2800      	cmp	r0, #0
 8007872:	d173      	bne.n	800795c <_dtoa_r+0x6c4>
 8007874:	4652      	mov	r2, sl
 8007876:	465b      	mov	r3, fp
 8007878:	4913      	ldr	r1, [pc, #76]	; (80078c8 <_dtoa_r+0x630>)
 800787a:	2000      	movs	r0, #0
 800787c:	f7f8 fd04 	bl	8000288 <__aeabi_dsub>
 8007880:	4602      	mov	r2, r0
 8007882:	460b      	mov	r3, r1
 8007884:	4640      	mov	r0, r8
 8007886:	4649      	mov	r1, r9
 8007888:	f7f9 f928 	bl	8000adc <__aeabi_dcmplt>
 800788c:	2800      	cmp	r0, #0
 800788e:	f43f af35 	beq.w	80076fc <_dtoa_r+0x464>
 8007892:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007894:	1e6b      	subs	r3, r5, #1
 8007896:	930f      	str	r3, [sp, #60]	; 0x3c
 8007898:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800789c:	2b30      	cmp	r3, #48	; 0x30
 800789e:	d0f8      	beq.n	8007892 <_dtoa_r+0x5fa>
 80078a0:	9700      	str	r7, [sp, #0]
 80078a2:	e049      	b.n	8007938 <_dtoa_r+0x6a0>
 80078a4:	4b05      	ldr	r3, [pc, #20]	; (80078bc <_dtoa_r+0x624>)
 80078a6:	f7f8 fea7 	bl	80005f8 <__aeabi_dmul>
 80078aa:	4680      	mov	r8, r0
 80078ac:	4689      	mov	r9, r1
 80078ae:	e7bd      	b.n	800782c <_dtoa_r+0x594>
 80078b0:	0800a238 	.word	0x0800a238
 80078b4:	0800a210 	.word	0x0800a210
 80078b8:	3ff00000 	.word	0x3ff00000
 80078bc:	40240000 	.word	0x40240000
 80078c0:	401c0000 	.word	0x401c0000
 80078c4:	40140000 	.word	0x40140000
 80078c8:	3fe00000 	.word	0x3fe00000
 80078cc:	9d01      	ldr	r5, [sp, #4]
 80078ce:	4656      	mov	r6, sl
 80078d0:	465f      	mov	r7, fp
 80078d2:	4642      	mov	r2, r8
 80078d4:	464b      	mov	r3, r9
 80078d6:	4630      	mov	r0, r6
 80078d8:	4639      	mov	r1, r7
 80078da:	f7f8 ffb7 	bl	800084c <__aeabi_ddiv>
 80078de:	f7f9 f93b 	bl	8000b58 <__aeabi_d2iz>
 80078e2:	4682      	mov	sl, r0
 80078e4:	f7f8 fe1e 	bl	8000524 <__aeabi_i2d>
 80078e8:	4642      	mov	r2, r8
 80078ea:	464b      	mov	r3, r9
 80078ec:	f7f8 fe84 	bl	80005f8 <__aeabi_dmul>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4630      	mov	r0, r6
 80078f6:	4639      	mov	r1, r7
 80078f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80078fc:	f7f8 fcc4 	bl	8000288 <__aeabi_dsub>
 8007900:	f805 6b01 	strb.w	r6, [r5], #1
 8007904:	9e01      	ldr	r6, [sp, #4]
 8007906:	9f03      	ldr	r7, [sp, #12]
 8007908:	1bae      	subs	r6, r5, r6
 800790a:	42b7      	cmp	r7, r6
 800790c:	4602      	mov	r2, r0
 800790e:	460b      	mov	r3, r1
 8007910:	d135      	bne.n	800797e <_dtoa_r+0x6e6>
 8007912:	f7f8 fcbb 	bl	800028c <__adddf3>
 8007916:	4642      	mov	r2, r8
 8007918:	464b      	mov	r3, r9
 800791a:	4606      	mov	r6, r0
 800791c:	460f      	mov	r7, r1
 800791e:	f7f9 f8fb 	bl	8000b18 <__aeabi_dcmpgt>
 8007922:	b9d0      	cbnz	r0, 800795a <_dtoa_r+0x6c2>
 8007924:	4642      	mov	r2, r8
 8007926:	464b      	mov	r3, r9
 8007928:	4630      	mov	r0, r6
 800792a:	4639      	mov	r1, r7
 800792c:	f7f9 f8cc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007930:	b110      	cbz	r0, 8007938 <_dtoa_r+0x6a0>
 8007932:	f01a 0f01 	tst.w	sl, #1
 8007936:	d110      	bne.n	800795a <_dtoa_r+0x6c2>
 8007938:	4620      	mov	r0, r4
 800793a:	ee18 1a10 	vmov	r1, s16
 800793e:	f001 f893 	bl	8008a68 <_Bfree>
 8007942:	2300      	movs	r3, #0
 8007944:	9800      	ldr	r0, [sp, #0]
 8007946:	702b      	strb	r3, [r5, #0]
 8007948:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800794a:	3001      	adds	r0, #1
 800794c:	6018      	str	r0, [r3, #0]
 800794e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007950:	2b00      	cmp	r3, #0
 8007952:	f43f acf1 	beq.w	8007338 <_dtoa_r+0xa0>
 8007956:	601d      	str	r5, [r3, #0]
 8007958:	e4ee      	b.n	8007338 <_dtoa_r+0xa0>
 800795a:	9f00      	ldr	r7, [sp, #0]
 800795c:	462b      	mov	r3, r5
 800795e:	461d      	mov	r5, r3
 8007960:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007964:	2a39      	cmp	r2, #57	; 0x39
 8007966:	d106      	bne.n	8007976 <_dtoa_r+0x6de>
 8007968:	9a01      	ldr	r2, [sp, #4]
 800796a:	429a      	cmp	r2, r3
 800796c:	d1f7      	bne.n	800795e <_dtoa_r+0x6c6>
 800796e:	9901      	ldr	r1, [sp, #4]
 8007970:	2230      	movs	r2, #48	; 0x30
 8007972:	3701      	adds	r7, #1
 8007974:	700a      	strb	r2, [r1, #0]
 8007976:	781a      	ldrb	r2, [r3, #0]
 8007978:	3201      	adds	r2, #1
 800797a:	701a      	strb	r2, [r3, #0]
 800797c:	e790      	b.n	80078a0 <_dtoa_r+0x608>
 800797e:	4ba6      	ldr	r3, [pc, #664]	; (8007c18 <_dtoa_r+0x980>)
 8007980:	2200      	movs	r2, #0
 8007982:	f7f8 fe39 	bl	80005f8 <__aeabi_dmul>
 8007986:	2200      	movs	r2, #0
 8007988:	2300      	movs	r3, #0
 800798a:	4606      	mov	r6, r0
 800798c:	460f      	mov	r7, r1
 800798e:	f7f9 f89b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007992:	2800      	cmp	r0, #0
 8007994:	d09d      	beq.n	80078d2 <_dtoa_r+0x63a>
 8007996:	e7cf      	b.n	8007938 <_dtoa_r+0x6a0>
 8007998:	9a08      	ldr	r2, [sp, #32]
 800799a:	2a00      	cmp	r2, #0
 800799c:	f000 80d7 	beq.w	8007b4e <_dtoa_r+0x8b6>
 80079a0:	9a06      	ldr	r2, [sp, #24]
 80079a2:	2a01      	cmp	r2, #1
 80079a4:	f300 80ba 	bgt.w	8007b1c <_dtoa_r+0x884>
 80079a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079aa:	2a00      	cmp	r2, #0
 80079ac:	f000 80b2 	beq.w	8007b14 <_dtoa_r+0x87c>
 80079b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079b4:	9e07      	ldr	r6, [sp, #28]
 80079b6:	9d04      	ldr	r5, [sp, #16]
 80079b8:	9a04      	ldr	r2, [sp, #16]
 80079ba:	441a      	add	r2, r3
 80079bc:	9204      	str	r2, [sp, #16]
 80079be:	9a05      	ldr	r2, [sp, #20]
 80079c0:	2101      	movs	r1, #1
 80079c2:	441a      	add	r2, r3
 80079c4:	4620      	mov	r0, r4
 80079c6:	9205      	str	r2, [sp, #20]
 80079c8:	f001 f950 	bl	8008c6c <__i2b>
 80079cc:	4607      	mov	r7, r0
 80079ce:	2d00      	cmp	r5, #0
 80079d0:	dd0c      	ble.n	80079ec <_dtoa_r+0x754>
 80079d2:	9b05      	ldr	r3, [sp, #20]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dd09      	ble.n	80079ec <_dtoa_r+0x754>
 80079d8:	42ab      	cmp	r3, r5
 80079da:	9a04      	ldr	r2, [sp, #16]
 80079dc:	bfa8      	it	ge
 80079de:	462b      	movge	r3, r5
 80079e0:	1ad2      	subs	r2, r2, r3
 80079e2:	9204      	str	r2, [sp, #16]
 80079e4:	9a05      	ldr	r2, [sp, #20]
 80079e6:	1aed      	subs	r5, r5, r3
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	9305      	str	r3, [sp, #20]
 80079ec:	9b07      	ldr	r3, [sp, #28]
 80079ee:	b31b      	cbz	r3, 8007a38 <_dtoa_r+0x7a0>
 80079f0:	9b08      	ldr	r3, [sp, #32]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 80af 	beq.w	8007b56 <_dtoa_r+0x8be>
 80079f8:	2e00      	cmp	r6, #0
 80079fa:	dd13      	ble.n	8007a24 <_dtoa_r+0x78c>
 80079fc:	4639      	mov	r1, r7
 80079fe:	4632      	mov	r2, r6
 8007a00:	4620      	mov	r0, r4
 8007a02:	f001 f9f3 	bl	8008dec <__pow5mult>
 8007a06:	ee18 2a10 	vmov	r2, s16
 8007a0a:	4601      	mov	r1, r0
 8007a0c:	4607      	mov	r7, r0
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f001 f942 	bl	8008c98 <__multiply>
 8007a14:	ee18 1a10 	vmov	r1, s16
 8007a18:	4680      	mov	r8, r0
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	f001 f824 	bl	8008a68 <_Bfree>
 8007a20:	ee08 8a10 	vmov	s16, r8
 8007a24:	9b07      	ldr	r3, [sp, #28]
 8007a26:	1b9a      	subs	r2, r3, r6
 8007a28:	d006      	beq.n	8007a38 <_dtoa_r+0x7a0>
 8007a2a:	ee18 1a10 	vmov	r1, s16
 8007a2e:	4620      	mov	r0, r4
 8007a30:	f001 f9dc 	bl	8008dec <__pow5mult>
 8007a34:	ee08 0a10 	vmov	s16, r0
 8007a38:	2101      	movs	r1, #1
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f001 f916 	bl	8008c6c <__i2b>
 8007a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	4606      	mov	r6, r0
 8007a46:	f340 8088 	ble.w	8007b5a <_dtoa_r+0x8c2>
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	4601      	mov	r1, r0
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f001 f9cc 	bl	8008dec <__pow5mult>
 8007a54:	9b06      	ldr	r3, [sp, #24]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	4606      	mov	r6, r0
 8007a5a:	f340 8081 	ble.w	8007b60 <_dtoa_r+0x8c8>
 8007a5e:	f04f 0800 	mov.w	r8, #0
 8007a62:	6933      	ldr	r3, [r6, #16]
 8007a64:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a68:	6918      	ldr	r0, [r3, #16]
 8007a6a:	f001 f8af 	bl	8008bcc <__hi0bits>
 8007a6e:	f1c0 0020 	rsb	r0, r0, #32
 8007a72:	9b05      	ldr	r3, [sp, #20]
 8007a74:	4418      	add	r0, r3
 8007a76:	f010 001f 	ands.w	r0, r0, #31
 8007a7a:	f000 8092 	beq.w	8007ba2 <_dtoa_r+0x90a>
 8007a7e:	f1c0 0320 	rsb	r3, r0, #32
 8007a82:	2b04      	cmp	r3, #4
 8007a84:	f340 808a 	ble.w	8007b9c <_dtoa_r+0x904>
 8007a88:	f1c0 001c 	rsb	r0, r0, #28
 8007a8c:	9b04      	ldr	r3, [sp, #16]
 8007a8e:	4403      	add	r3, r0
 8007a90:	9304      	str	r3, [sp, #16]
 8007a92:	9b05      	ldr	r3, [sp, #20]
 8007a94:	4403      	add	r3, r0
 8007a96:	4405      	add	r5, r0
 8007a98:	9305      	str	r3, [sp, #20]
 8007a9a:	9b04      	ldr	r3, [sp, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	dd07      	ble.n	8007ab0 <_dtoa_r+0x818>
 8007aa0:	ee18 1a10 	vmov	r1, s16
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	f001 f9fa 	bl	8008ea0 <__lshift>
 8007aac:	ee08 0a10 	vmov	s16, r0
 8007ab0:	9b05      	ldr	r3, [sp, #20]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	dd05      	ble.n	8007ac2 <_dtoa_r+0x82a>
 8007ab6:	4631      	mov	r1, r6
 8007ab8:	461a      	mov	r2, r3
 8007aba:	4620      	mov	r0, r4
 8007abc:	f001 f9f0 	bl	8008ea0 <__lshift>
 8007ac0:	4606      	mov	r6, r0
 8007ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d06e      	beq.n	8007ba6 <_dtoa_r+0x90e>
 8007ac8:	ee18 0a10 	vmov	r0, s16
 8007acc:	4631      	mov	r1, r6
 8007ace:	f001 fa57 	bl	8008f80 <__mcmp>
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	da67      	bge.n	8007ba6 <_dtoa_r+0x90e>
 8007ad6:	9b00      	ldr	r3, [sp, #0]
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	ee18 1a10 	vmov	r1, s16
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	220a      	movs	r2, #10
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f000 ffe1 	bl	8008aac <__multadd>
 8007aea:	9b08      	ldr	r3, [sp, #32]
 8007aec:	ee08 0a10 	vmov	s16, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	f000 81b1 	beq.w	8007e58 <_dtoa_r+0xbc0>
 8007af6:	2300      	movs	r3, #0
 8007af8:	4639      	mov	r1, r7
 8007afa:	220a      	movs	r2, #10
 8007afc:	4620      	mov	r0, r4
 8007afe:	f000 ffd5 	bl	8008aac <__multadd>
 8007b02:	9b02      	ldr	r3, [sp, #8]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	4607      	mov	r7, r0
 8007b08:	f300 808e 	bgt.w	8007c28 <_dtoa_r+0x990>
 8007b0c:	9b06      	ldr	r3, [sp, #24]
 8007b0e:	2b02      	cmp	r3, #2
 8007b10:	dc51      	bgt.n	8007bb6 <_dtoa_r+0x91e>
 8007b12:	e089      	b.n	8007c28 <_dtoa_r+0x990>
 8007b14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007b16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b1a:	e74b      	b.n	80079b4 <_dtoa_r+0x71c>
 8007b1c:	9b03      	ldr	r3, [sp, #12]
 8007b1e:	1e5e      	subs	r6, r3, #1
 8007b20:	9b07      	ldr	r3, [sp, #28]
 8007b22:	42b3      	cmp	r3, r6
 8007b24:	bfbf      	itttt	lt
 8007b26:	9b07      	ldrlt	r3, [sp, #28]
 8007b28:	9607      	strlt	r6, [sp, #28]
 8007b2a:	1af2      	sublt	r2, r6, r3
 8007b2c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007b2e:	bfb6      	itet	lt
 8007b30:	189b      	addlt	r3, r3, r2
 8007b32:	1b9e      	subge	r6, r3, r6
 8007b34:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007b36:	9b03      	ldr	r3, [sp, #12]
 8007b38:	bfb8      	it	lt
 8007b3a:	2600      	movlt	r6, #0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	bfb7      	itett	lt
 8007b40:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007b44:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007b48:	1a9d      	sublt	r5, r3, r2
 8007b4a:	2300      	movlt	r3, #0
 8007b4c:	e734      	b.n	80079b8 <_dtoa_r+0x720>
 8007b4e:	9e07      	ldr	r6, [sp, #28]
 8007b50:	9d04      	ldr	r5, [sp, #16]
 8007b52:	9f08      	ldr	r7, [sp, #32]
 8007b54:	e73b      	b.n	80079ce <_dtoa_r+0x736>
 8007b56:	9a07      	ldr	r2, [sp, #28]
 8007b58:	e767      	b.n	8007a2a <_dtoa_r+0x792>
 8007b5a:	9b06      	ldr	r3, [sp, #24]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	dc18      	bgt.n	8007b92 <_dtoa_r+0x8fa>
 8007b60:	f1ba 0f00 	cmp.w	sl, #0
 8007b64:	d115      	bne.n	8007b92 <_dtoa_r+0x8fa>
 8007b66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b6a:	b993      	cbnz	r3, 8007b92 <_dtoa_r+0x8fa>
 8007b6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007b70:	0d1b      	lsrs	r3, r3, #20
 8007b72:	051b      	lsls	r3, r3, #20
 8007b74:	b183      	cbz	r3, 8007b98 <_dtoa_r+0x900>
 8007b76:	9b04      	ldr	r3, [sp, #16]
 8007b78:	3301      	adds	r3, #1
 8007b7a:	9304      	str	r3, [sp, #16]
 8007b7c:	9b05      	ldr	r3, [sp, #20]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	9305      	str	r3, [sp, #20]
 8007b82:	f04f 0801 	mov.w	r8, #1
 8007b86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f47f af6a 	bne.w	8007a62 <_dtoa_r+0x7ca>
 8007b8e:	2001      	movs	r0, #1
 8007b90:	e76f      	b.n	8007a72 <_dtoa_r+0x7da>
 8007b92:	f04f 0800 	mov.w	r8, #0
 8007b96:	e7f6      	b.n	8007b86 <_dtoa_r+0x8ee>
 8007b98:	4698      	mov	r8, r3
 8007b9a:	e7f4      	b.n	8007b86 <_dtoa_r+0x8ee>
 8007b9c:	f43f af7d 	beq.w	8007a9a <_dtoa_r+0x802>
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	301c      	adds	r0, #28
 8007ba4:	e772      	b.n	8007a8c <_dtoa_r+0x7f4>
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	dc37      	bgt.n	8007c1c <_dtoa_r+0x984>
 8007bac:	9b06      	ldr	r3, [sp, #24]
 8007bae:	2b02      	cmp	r3, #2
 8007bb0:	dd34      	ble.n	8007c1c <_dtoa_r+0x984>
 8007bb2:	9b03      	ldr	r3, [sp, #12]
 8007bb4:	9302      	str	r3, [sp, #8]
 8007bb6:	9b02      	ldr	r3, [sp, #8]
 8007bb8:	b96b      	cbnz	r3, 8007bd6 <_dtoa_r+0x93e>
 8007bba:	4631      	mov	r1, r6
 8007bbc:	2205      	movs	r2, #5
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	f000 ff74 	bl	8008aac <__multadd>
 8007bc4:	4601      	mov	r1, r0
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	ee18 0a10 	vmov	r0, s16
 8007bcc:	f001 f9d8 	bl	8008f80 <__mcmp>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	f73f adbb 	bgt.w	800774c <_dtoa_r+0x4b4>
 8007bd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd8:	9d01      	ldr	r5, [sp, #4]
 8007bda:	43db      	mvns	r3, r3
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	f04f 0800 	mov.w	r8, #0
 8007be2:	4631      	mov	r1, r6
 8007be4:	4620      	mov	r0, r4
 8007be6:	f000 ff3f 	bl	8008a68 <_Bfree>
 8007bea:	2f00      	cmp	r7, #0
 8007bec:	f43f aea4 	beq.w	8007938 <_dtoa_r+0x6a0>
 8007bf0:	f1b8 0f00 	cmp.w	r8, #0
 8007bf4:	d005      	beq.n	8007c02 <_dtoa_r+0x96a>
 8007bf6:	45b8      	cmp	r8, r7
 8007bf8:	d003      	beq.n	8007c02 <_dtoa_r+0x96a>
 8007bfa:	4641      	mov	r1, r8
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f000 ff33 	bl	8008a68 <_Bfree>
 8007c02:	4639      	mov	r1, r7
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 ff2f 	bl	8008a68 <_Bfree>
 8007c0a:	e695      	b.n	8007938 <_dtoa_r+0x6a0>
 8007c0c:	2600      	movs	r6, #0
 8007c0e:	4637      	mov	r7, r6
 8007c10:	e7e1      	b.n	8007bd6 <_dtoa_r+0x93e>
 8007c12:	9700      	str	r7, [sp, #0]
 8007c14:	4637      	mov	r7, r6
 8007c16:	e599      	b.n	800774c <_dtoa_r+0x4b4>
 8007c18:	40240000 	.word	0x40240000
 8007c1c:	9b08      	ldr	r3, [sp, #32]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	f000 80ca 	beq.w	8007db8 <_dtoa_r+0xb20>
 8007c24:	9b03      	ldr	r3, [sp, #12]
 8007c26:	9302      	str	r3, [sp, #8]
 8007c28:	2d00      	cmp	r5, #0
 8007c2a:	dd05      	ble.n	8007c38 <_dtoa_r+0x9a0>
 8007c2c:	4639      	mov	r1, r7
 8007c2e:	462a      	mov	r2, r5
 8007c30:	4620      	mov	r0, r4
 8007c32:	f001 f935 	bl	8008ea0 <__lshift>
 8007c36:	4607      	mov	r7, r0
 8007c38:	f1b8 0f00 	cmp.w	r8, #0
 8007c3c:	d05b      	beq.n	8007cf6 <_dtoa_r+0xa5e>
 8007c3e:	6879      	ldr	r1, [r7, #4]
 8007c40:	4620      	mov	r0, r4
 8007c42:	f000 fed1 	bl	80089e8 <_Balloc>
 8007c46:	4605      	mov	r5, r0
 8007c48:	b928      	cbnz	r0, 8007c56 <_dtoa_r+0x9be>
 8007c4a:	4b87      	ldr	r3, [pc, #540]	; (8007e68 <_dtoa_r+0xbd0>)
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007c52:	f7ff bb3b 	b.w	80072cc <_dtoa_r+0x34>
 8007c56:	693a      	ldr	r2, [r7, #16]
 8007c58:	3202      	adds	r2, #2
 8007c5a:	0092      	lsls	r2, r2, #2
 8007c5c:	f107 010c 	add.w	r1, r7, #12
 8007c60:	300c      	adds	r0, #12
 8007c62:	f000 feb3 	bl	80089cc <memcpy>
 8007c66:	2201      	movs	r2, #1
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	f001 f918 	bl	8008ea0 <__lshift>
 8007c70:	9b01      	ldr	r3, [sp, #4]
 8007c72:	f103 0901 	add.w	r9, r3, #1
 8007c76:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	9305      	str	r3, [sp, #20]
 8007c7e:	f00a 0301 	and.w	r3, sl, #1
 8007c82:	46b8      	mov	r8, r7
 8007c84:	9304      	str	r3, [sp, #16]
 8007c86:	4607      	mov	r7, r0
 8007c88:	4631      	mov	r1, r6
 8007c8a:	ee18 0a10 	vmov	r0, s16
 8007c8e:	f7ff fa77 	bl	8007180 <quorem>
 8007c92:	4641      	mov	r1, r8
 8007c94:	9002      	str	r0, [sp, #8]
 8007c96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007c9a:	ee18 0a10 	vmov	r0, s16
 8007c9e:	f001 f96f 	bl	8008f80 <__mcmp>
 8007ca2:	463a      	mov	r2, r7
 8007ca4:	9003      	str	r0, [sp, #12]
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	4620      	mov	r0, r4
 8007caa:	f001 f985 	bl	8008fb8 <__mdiff>
 8007cae:	68c2      	ldr	r2, [r0, #12]
 8007cb0:	f109 3bff 	add.w	fp, r9, #4294967295
 8007cb4:	4605      	mov	r5, r0
 8007cb6:	bb02      	cbnz	r2, 8007cfa <_dtoa_r+0xa62>
 8007cb8:	4601      	mov	r1, r0
 8007cba:	ee18 0a10 	vmov	r0, s16
 8007cbe:	f001 f95f 	bl	8008f80 <__mcmp>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	4629      	mov	r1, r5
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	9207      	str	r2, [sp, #28]
 8007cca:	f000 fecd 	bl	8008a68 <_Bfree>
 8007cce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007cd2:	ea43 0102 	orr.w	r1, r3, r2
 8007cd6:	9b04      	ldr	r3, [sp, #16]
 8007cd8:	430b      	orrs	r3, r1
 8007cda:	464d      	mov	r5, r9
 8007cdc:	d10f      	bne.n	8007cfe <_dtoa_r+0xa66>
 8007cde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007ce2:	d02a      	beq.n	8007d3a <_dtoa_r+0xaa2>
 8007ce4:	9b03      	ldr	r3, [sp, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	dd02      	ble.n	8007cf0 <_dtoa_r+0xa58>
 8007cea:	9b02      	ldr	r3, [sp, #8]
 8007cec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007cf0:	f88b a000 	strb.w	sl, [fp]
 8007cf4:	e775      	b.n	8007be2 <_dtoa_r+0x94a>
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	e7ba      	b.n	8007c70 <_dtoa_r+0x9d8>
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	e7e2      	b.n	8007cc4 <_dtoa_r+0xa2c>
 8007cfe:	9b03      	ldr	r3, [sp, #12]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	db04      	blt.n	8007d0e <_dtoa_r+0xa76>
 8007d04:	9906      	ldr	r1, [sp, #24]
 8007d06:	430b      	orrs	r3, r1
 8007d08:	9904      	ldr	r1, [sp, #16]
 8007d0a:	430b      	orrs	r3, r1
 8007d0c:	d122      	bne.n	8007d54 <_dtoa_r+0xabc>
 8007d0e:	2a00      	cmp	r2, #0
 8007d10:	ddee      	ble.n	8007cf0 <_dtoa_r+0xa58>
 8007d12:	ee18 1a10 	vmov	r1, s16
 8007d16:	2201      	movs	r2, #1
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f001 f8c1 	bl	8008ea0 <__lshift>
 8007d1e:	4631      	mov	r1, r6
 8007d20:	ee08 0a10 	vmov	s16, r0
 8007d24:	f001 f92c 	bl	8008f80 <__mcmp>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	dc03      	bgt.n	8007d34 <_dtoa_r+0xa9c>
 8007d2c:	d1e0      	bne.n	8007cf0 <_dtoa_r+0xa58>
 8007d2e:	f01a 0f01 	tst.w	sl, #1
 8007d32:	d0dd      	beq.n	8007cf0 <_dtoa_r+0xa58>
 8007d34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d38:	d1d7      	bne.n	8007cea <_dtoa_r+0xa52>
 8007d3a:	2339      	movs	r3, #57	; 0x39
 8007d3c:	f88b 3000 	strb.w	r3, [fp]
 8007d40:	462b      	mov	r3, r5
 8007d42:	461d      	mov	r5, r3
 8007d44:	3b01      	subs	r3, #1
 8007d46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d4a:	2a39      	cmp	r2, #57	; 0x39
 8007d4c:	d071      	beq.n	8007e32 <_dtoa_r+0xb9a>
 8007d4e:	3201      	adds	r2, #1
 8007d50:	701a      	strb	r2, [r3, #0]
 8007d52:	e746      	b.n	8007be2 <_dtoa_r+0x94a>
 8007d54:	2a00      	cmp	r2, #0
 8007d56:	dd07      	ble.n	8007d68 <_dtoa_r+0xad0>
 8007d58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007d5c:	d0ed      	beq.n	8007d3a <_dtoa_r+0xaa2>
 8007d5e:	f10a 0301 	add.w	r3, sl, #1
 8007d62:	f88b 3000 	strb.w	r3, [fp]
 8007d66:	e73c      	b.n	8007be2 <_dtoa_r+0x94a>
 8007d68:	9b05      	ldr	r3, [sp, #20]
 8007d6a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007d6e:	4599      	cmp	r9, r3
 8007d70:	d047      	beq.n	8007e02 <_dtoa_r+0xb6a>
 8007d72:	ee18 1a10 	vmov	r1, s16
 8007d76:	2300      	movs	r3, #0
 8007d78:	220a      	movs	r2, #10
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	f000 fe96 	bl	8008aac <__multadd>
 8007d80:	45b8      	cmp	r8, r7
 8007d82:	ee08 0a10 	vmov	s16, r0
 8007d86:	f04f 0300 	mov.w	r3, #0
 8007d8a:	f04f 020a 	mov.w	r2, #10
 8007d8e:	4641      	mov	r1, r8
 8007d90:	4620      	mov	r0, r4
 8007d92:	d106      	bne.n	8007da2 <_dtoa_r+0xb0a>
 8007d94:	f000 fe8a 	bl	8008aac <__multadd>
 8007d98:	4680      	mov	r8, r0
 8007d9a:	4607      	mov	r7, r0
 8007d9c:	f109 0901 	add.w	r9, r9, #1
 8007da0:	e772      	b.n	8007c88 <_dtoa_r+0x9f0>
 8007da2:	f000 fe83 	bl	8008aac <__multadd>
 8007da6:	4639      	mov	r1, r7
 8007da8:	4680      	mov	r8, r0
 8007daa:	2300      	movs	r3, #0
 8007dac:	220a      	movs	r2, #10
 8007dae:	4620      	mov	r0, r4
 8007db0:	f000 fe7c 	bl	8008aac <__multadd>
 8007db4:	4607      	mov	r7, r0
 8007db6:	e7f1      	b.n	8007d9c <_dtoa_r+0xb04>
 8007db8:	9b03      	ldr	r3, [sp, #12]
 8007dba:	9302      	str	r3, [sp, #8]
 8007dbc:	9d01      	ldr	r5, [sp, #4]
 8007dbe:	ee18 0a10 	vmov	r0, s16
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	f7ff f9dc 	bl	8007180 <quorem>
 8007dc8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007dcc:	9b01      	ldr	r3, [sp, #4]
 8007dce:	f805 ab01 	strb.w	sl, [r5], #1
 8007dd2:	1aea      	subs	r2, r5, r3
 8007dd4:	9b02      	ldr	r3, [sp, #8]
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	dd09      	ble.n	8007dee <_dtoa_r+0xb56>
 8007dda:	ee18 1a10 	vmov	r1, s16
 8007dde:	2300      	movs	r3, #0
 8007de0:	220a      	movs	r2, #10
 8007de2:	4620      	mov	r0, r4
 8007de4:	f000 fe62 	bl	8008aac <__multadd>
 8007de8:	ee08 0a10 	vmov	s16, r0
 8007dec:	e7e7      	b.n	8007dbe <_dtoa_r+0xb26>
 8007dee:	9b02      	ldr	r3, [sp, #8]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	bfc8      	it	gt
 8007df4:	461d      	movgt	r5, r3
 8007df6:	9b01      	ldr	r3, [sp, #4]
 8007df8:	bfd8      	it	le
 8007dfa:	2501      	movle	r5, #1
 8007dfc:	441d      	add	r5, r3
 8007dfe:	f04f 0800 	mov.w	r8, #0
 8007e02:	ee18 1a10 	vmov	r1, s16
 8007e06:	2201      	movs	r2, #1
 8007e08:	4620      	mov	r0, r4
 8007e0a:	f001 f849 	bl	8008ea0 <__lshift>
 8007e0e:	4631      	mov	r1, r6
 8007e10:	ee08 0a10 	vmov	s16, r0
 8007e14:	f001 f8b4 	bl	8008f80 <__mcmp>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	dc91      	bgt.n	8007d40 <_dtoa_r+0xaa8>
 8007e1c:	d102      	bne.n	8007e24 <_dtoa_r+0xb8c>
 8007e1e:	f01a 0f01 	tst.w	sl, #1
 8007e22:	d18d      	bne.n	8007d40 <_dtoa_r+0xaa8>
 8007e24:	462b      	mov	r3, r5
 8007e26:	461d      	mov	r5, r3
 8007e28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e2c:	2a30      	cmp	r2, #48	; 0x30
 8007e2e:	d0fa      	beq.n	8007e26 <_dtoa_r+0xb8e>
 8007e30:	e6d7      	b.n	8007be2 <_dtoa_r+0x94a>
 8007e32:	9a01      	ldr	r2, [sp, #4]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d184      	bne.n	8007d42 <_dtoa_r+0xaaa>
 8007e38:	9b00      	ldr	r3, [sp, #0]
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	2331      	movs	r3, #49	; 0x31
 8007e40:	7013      	strb	r3, [r2, #0]
 8007e42:	e6ce      	b.n	8007be2 <_dtoa_r+0x94a>
 8007e44:	4b09      	ldr	r3, [pc, #36]	; (8007e6c <_dtoa_r+0xbd4>)
 8007e46:	f7ff ba95 	b.w	8007374 <_dtoa_r+0xdc>
 8007e4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f47f aa6e 	bne.w	800732e <_dtoa_r+0x96>
 8007e52:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <_dtoa_r+0xbd8>)
 8007e54:	f7ff ba8e 	b.w	8007374 <_dtoa_r+0xdc>
 8007e58:	9b02      	ldr	r3, [sp, #8]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	dcae      	bgt.n	8007dbc <_dtoa_r+0xb24>
 8007e5e:	9b06      	ldr	r3, [sp, #24]
 8007e60:	2b02      	cmp	r3, #2
 8007e62:	f73f aea8 	bgt.w	8007bb6 <_dtoa_r+0x91e>
 8007e66:	e7a9      	b.n	8007dbc <_dtoa_r+0xb24>
 8007e68:	0800a0c0 	.word	0x0800a0c0
 8007e6c:	08009ec4 	.word	0x08009ec4
 8007e70:	0800a041 	.word	0x0800a041

08007e74 <__sflush_r>:
 8007e74:	898a      	ldrh	r2, [r1, #12]
 8007e76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e7a:	4605      	mov	r5, r0
 8007e7c:	0710      	lsls	r0, r2, #28
 8007e7e:	460c      	mov	r4, r1
 8007e80:	d458      	bmi.n	8007f34 <__sflush_r+0xc0>
 8007e82:	684b      	ldr	r3, [r1, #4]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	dc05      	bgt.n	8007e94 <__sflush_r+0x20>
 8007e88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	dc02      	bgt.n	8007e94 <__sflush_r+0x20>
 8007e8e:	2000      	movs	r0, #0
 8007e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e96:	2e00      	cmp	r6, #0
 8007e98:	d0f9      	beq.n	8007e8e <__sflush_r+0x1a>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ea0:	682f      	ldr	r7, [r5, #0]
 8007ea2:	602b      	str	r3, [r5, #0]
 8007ea4:	d032      	beq.n	8007f0c <__sflush_r+0x98>
 8007ea6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ea8:	89a3      	ldrh	r3, [r4, #12]
 8007eaa:	075a      	lsls	r2, r3, #29
 8007eac:	d505      	bpl.n	8007eba <__sflush_r+0x46>
 8007eae:	6863      	ldr	r3, [r4, #4]
 8007eb0:	1ac0      	subs	r0, r0, r3
 8007eb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007eb4:	b10b      	cbz	r3, 8007eba <__sflush_r+0x46>
 8007eb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007eb8:	1ac0      	subs	r0, r0, r3
 8007eba:	2300      	movs	r3, #0
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ec0:	6a21      	ldr	r1, [r4, #32]
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	47b0      	blx	r6
 8007ec6:	1c43      	adds	r3, r0, #1
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	d106      	bne.n	8007eda <__sflush_r+0x66>
 8007ecc:	6829      	ldr	r1, [r5, #0]
 8007ece:	291d      	cmp	r1, #29
 8007ed0:	d82c      	bhi.n	8007f2c <__sflush_r+0xb8>
 8007ed2:	4a2a      	ldr	r2, [pc, #168]	; (8007f7c <__sflush_r+0x108>)
 8007ed4:	40ca      	lsrs	r2, r1
 8007ed6:	07d6      	lsls	r6, r2, #31
 8007ed8:	d528      	bpl.n	8007f2c <__sflush_r+0xb8>
 8007eda:	2200      	movs	r2, #0
 8007edc:	6062      	str	r2, [r4, #4]
 8007ede:	04d9      	lsls	r1, r3, #19
 8007ee0:	6922      	ldr	r2, [r4, #16]
 8007ee2:	6022      	str	r2, [r4, #0]
 8007ee4:	d504      	bpl.n	8007ef0 <__sflush_r+0x7c>
 8007ee6:	1c42      	adds	r2, r0, #1
 8007ee8:	d101      	bne.n	8007eee <__sflush_r+0x7a>
 8007eea:	682b      	ldr	r3, [r5, #0]
 8007eec:	b903      	cbnz	r3, 8007ef0 <__sflush_r+0x7c>
 8007eee:	6560      	str	r0, [r4, #84]	; 0x54
 8007ef0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ef2:	602f      	str	r7, [r5, #0]
 8007ef4:	2900      	cmp	r1, #0
 8007ef6:	d0ca      	beq.n	8007e8e <__sflush_r+0x1a>
 8007ef8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007efc:	4299      	cmp	r1, r3
 8007efe:	d002      	beq.n	8007f06 <__sflush_r+0x92>
 8007f00:	4628      	mov	r0, r5
 8007f02:	f001 fa49 	bl	8009398 <_free_r>
 8007f06:	2000      	movs	r0, #0
 8007f08:	6360      	str	r0, [r4, #52]	; 0x34
 8007f0a:	e7c1      	b.n	8007e90 <__sflush_r+0x1c>
 8007f0c:	6a21      	ldr	r1, [r4, #32]
 8007f0e:	2301      	movs	r3, #1
 8007f10:	4628      	mov	r0, r5
 8007f12:	47b0      	blx	r6
 8007f14:	1c41      	adds	r1, r0, #1
 8007f16:	d1c7      	bne.n	8007ea8 <__sflush_r+0x34>
 8007f18:	682b      	ldr	r3, [r5, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d0c4      	beq.n	8007ea8 <__sflush_r+0x34>
 8007f1e:	2b1d      	cmp	r3, #29
 8007f20:	d001      	beq.n	8007f26 <__sflush_r+0xb2>
 8007f22:	2b16      	cmp	r3, #22
 8007f24:	d101      	bne.n	8007f2a <__sflush_r+0xb6>
 8007f26:	602f      	str	r7, [r5, #0]
 8007f28:	e7b1      	b.n	8007e8e <__sflush_r+0x1a>
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f30:	81a3      	strh	r3, [r4, #12]
 8007f32:	e7ad      	b.n	8007e90 <__sflush_r+0x1c>
 8007f34:	690f      	ldr	r7, [r1, #16]
 8007f36:	2f00      	cmp	r7, #0
 8007f38:	d0a9      	beq.n	8007e8e <__sflush_r+0x1a>
 8007f3a:	0793      	lsls	r3, r2, #30
 8007f3c:	680e      	ldr	r6, [r1, #0]
 8007f3e:	bf08      	it	eq
 8007f40:	694b      	ldreq	r3, [r1, #20]
 8007f42:	600f      	str	r7, [r1, #0]
 8007f44:	bf18      	it	ne
 8007f46:	2300      	movne	r3, #0
 8007f48:	eba6 0807 	sub.w	r8, r6, r7
 8007f4c:	608b      	str	r3, [r1, #8]
 8007f4e:	f1b8 0f00 	cmp.w	r8, #0
 8007f52:	dd9c      	ble.n	8007e8e <__sflush_r+0x1a>
 8007f54:	6a21      	ldr	r1, [r4, #32]
 8007f56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f58:	4643      	mov	r3, r8
 8007f5a:	463a      	mov	r2, r7
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	47b0      	blx	r6
 8007f60:	2800      	cmp	r0, #0
 8007f62:	dc06      	bgt.n	8007f72 <__sflush_r+0xfe>
 8007f64:	89a3      	ldrh	r3, [r4, #12]
 8007f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f6a:	81a3      	strh	r3, [r4, #12]
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	e78e      	b.n	8007e90 <__sflush_r+0x1c>
 8007f72:	4407      	add	r7, r0
 8007f74:	eba8 0800 	sub.w	r8, r8, r0
 8007f78:	e7e9      	b.n	8007f4e <__sflush_r+0xda>
 8007f7a:	bf00      	nop
 8007f7c:	20400001 	.word	0x20400001

08007f80 <_fflush_r>:
 8007f80:	b538      	push	{r3, r4, r5, lr}
 8007f82:	690b      	ldr	r3, [r1, #16]
 8007f84:	4605      	mov	r5, r0
 8007f86:	460c      	mov	r4, r1
 8007f88:	b913      	cbnz	r3, 8007f90 <_fflush_r+0x10>
 8007f8a:	2500      	movs	r5, #0
 8007f8c:	4628      	mov	r0, r5
 8007f8e:	bd38      	pop	{r3, r4, r5, pc}
 8007f90:	b118      	cbz	r0, 8007f9a <_fflush_r+0x1a>
 8007f92:	6983      	ldr	r3, [r0, #24]
 8007f94:	b90b      	cbnz	r3, 8007f9a <_fflush_r+0x1a>
 8007f96:	f000 f887 	bl	80080a8 <__sinit>
 8007f9a:	4b14      	ldr	r3, [pc, #80]	; (8007fec <_fflush_r+0x6c>)
 8007f9c:	429c      	cmp	r4, r3
 8007f9e:	d11b      	bne.n	8007fd8 <_fflush_r+0x58>
 8007fa0:	686c      	ldr	r4, [r5, #4]
 8007fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d0ef      	beq.n	8007f8a <_fflush_r+0xa>
 8007faa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007fac:	07d0      	lsls	r0, r2, #31
 8007fae:	d404      	bmi.n	8007fba <_fflush_r+0x3a>
 8007fb0:	0599      	lsls	r1, r3, #22
 8007fb2:	d402      	bmi.n	8007fba <_fflush_r+0x3a>
 8007fb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fb6:	f000 fc88 	bl	80088ca <__retarget_lock_acquire_recursive>
 8007fba:	4628      	mov	r0, r5
 8007fbc:	4621      	mov	r1, r4
 8007fbe:	f7ff ff59 	bl	8007e74 <__sflush_r>
 8007fc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fc4:	07da      	lsls	r2, r3, #31
 8007fc6:	4605      	mov	r5, r0
 8007fc8:	d4e0      	bmi.n	8007f8c <_fflush_r+0xc>
 8007fca:	89a3      	ldrh	r3, [r4, #12]
 8007fcc:	059b      	lsls	r3, r3, #22
 8007fce:	d4dd      	bmi.n	8007f8c <_fflush_r+0xc>
 8007fd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fd2:	f000 fc7b 	bl	80088cc <__retarget_lock_release_recursive>
 8007fd6:	e7d9      	b.n	8007f8c <_fflush_r+0xc>
 8007fd8:	4b05      	ldr	r3, [pc, #20]	; (8007ff0 <_fflush_r+0x70>)
 8007fda:	429c      	cmp	r4, r3
 8007fdc:	d101      	bne.n	8007fe2 <_fflush_r+0x62>
 8007fde:	68ac      	ldr	r4, [r5, #8]
 8007fe0:	e7df      	b.n	8007fa2 <_fflush_r+0x22>
 8007fe2:	4b04      	ldr	r3, [pc, #16]	; (8007ff4 <_fflush_r+0x74>)
 8007fe4:	429c      	cmp	r4, r3
 8007fe6:	bf08      	it	eq
 8007fe8:	68ec      	ldreq	r4, [r5, #12]
 8007fea:	e7da      	b.n	8007fa2 <_fflush_r+0x22>
 8007fec:	0800a0f4 	.word	0x0800a0f4
 8007ff0:	0800a114 	.word	0x0800a114
 8007ff4:	0800a0d4 	.word	0x0800a0d4

08007ff8 <std>:
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	b510      	push	{r4, lr}
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	e9c0 3300 	strd	r3, r3, [r0]
 8008002:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008006:	6083      	str	r3, [r0, #8]
 8008008:	8181      	strh	r1, [r0, #12]
 800800a:	6643      	str	r3, [r0, #100]	; 0x64
 800800c:	81c2      	strh	r2, [r0, #14]
 800800e:	6183      	str	r3, [r0, #24]
 8008010:	4619      	mov	r1, r3
 8008012:	2208      	movs	r2, #8
 8008014:	305c      	adds	r0, #92	; 0x5c
 8008016:	f7fd fa0f 	bl	8005438 <memset>
 800801a:	4b05      	ldr	r3, [pc, #20]	; (8008030 <std+0x38>)
 800801c:	6263      	str	r3, [r4, #36]	; 0x24
 800801e:	4b05      	ldr	r3, [pc, #20]	; (8008034 <std+0x3c>)
 8008020:	62a3      	str	r3, [r4, #40]	; 0x28
 8008022:	4b05      	ldr	r3, [pc, #20]	; (8008038 <std+0x40>)
 8008024:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008026:	4b05      	ldr	r3, [pc, #20]	; (800803c <std+0x44>)
 8008028:	6224      	str	r4, [r4, #32]
 800802a:	6323      	str	r3, [r4, #48]	; 0x30
 800802c:	bd10      	pop	{r4, pc}
 800802e:	bf00      	nop
 8008030:	08009af9 	.word	0x08009af9
 8008034:	08009b1b 	.word	0x08009b1b
 8008038:	08009b53 	.word	0x08009b53
 800803c:	08009b77 	.word	0x08009b77

08008040 <_cleanup_r>:
 8008040:	4901      	ldr	r1, [pc, #4]	; (8008048 <_cleanup_r+0x8>)
 8008042:	f000 b8af 	b.w	80081a4 <_fwalk_reent>
 8008046:	bf00      	nop
 8008048:	08007f81 	.word	0x08007f81

0800804c <__sfmoreglue>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	2268      	movs	r2, #104	; 0x68
 8008050:	1e4d      	subs	r5, r1, #1
 8008052:	4355      	muls	r5, r2
 8008054:	460e      	mov	r6, r1
 8008056:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800805a:	f001 fa09 	bl	8009470 <_malloc_r>
 800805e:	4604      	mov	r4, r0
 8008060:	b140      	cbz	r0, 8008074 <__sfmoreglue+0x28>
 8008062:	2100      	movs	r1, #0
 8008064:	e9c0 1600 	strd	r1, r6, [r0]
 8008068:	300c      	adds	r0, #12
 800806a:	60a0      	str	r0, [r4, #8]
 800806c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008070:	f7fd f9e2 	bl	8005438 <memset>
 8008074:	4620      	mov	r0, r4
 8008076:	bd70      	pop	{r4, r5, r6, pc}

08008078 <__sfp_lock_acquire>:
 8008078:	4801      	ldr	r0, [pc, #4]	; (8008080 <__sfp_lock_acquire+0x8>)
 800807a:	f000 bc26 	b.w	80088ca <__retarget_lock_acquire_recursive>
 800807e:	bf00      	nop
 8008080:	20000371 	.word	0x20000371

08008084 <__sfp_lock_release>:
 8008084:	4801      	ldr	r0, [pc, #4]	; (800808c <__sfp_lock_release+0x8>)
 8008086:	f000 bc21 	b.w	80088cc <__retarget_lock_release_recursive>
 800808a:	bf00      	nop
 800808c:	20000371 	.word	0x20000371

08008090 <__sinit_lock_acquire>:
 8008090:	4801      	ldr	r0, [pc, #4]	; (8008098 <__sinit_lock_acquire+0x8>)
 8008092:	f000 bc1a 	b.w	80088ca <__retarget_lock_acquire_recursive>
 8008096:	bf00      	nop
 8008098:	20000372 	.word	0x20000372

0800809c <__sinit_lock_release>:
 800809c:	4801      	ldr	r0, [pc, #4]	; (80080a4 <__sinit_lock_release+0x8>)
 800809e:	f000 bc15 	b.w	80088cc <__retarget_lock_release_recursive>
 80080a2:	bf00      	nop
 80080a4:	20000372 	.word	0x20000372

080080a8 <__sinit>:
 80080a8:	b510      	push	{r4, lr}
 80080aa:	4604      	mov	r4, r0
 80080ac:	f7ff fff0 	bl	8008090 <__sinit_lock_acquire>
 80080b0:	69a3      	ldr	r3, [r4, #24]
 80080b2:	b11b      	cbz	r3, 80080bc <__sinit+0x14>
 80080b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080b8:	f7ff bff0 	b.w	800809c <__sinit_lock_release>
 80080bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80080c0:	6523      	str	r3, [r4, #80]	; 0x50
 80080c2:	4b13      	ldr	r3, [pc, #76]	; (8008110 <__sinit+0x68>)
 80080c4:	4a13      	ldr	r2, [pc, #76]	; (8008114 <__sinit+0x6c>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80080ca:	42a3      	cmp	r3, r4
 80080cc:	bf04      	itt	eq
 80080ce:	2301      	moveq	r3, #1
 80080d0:	61a3      	streq	r3, [r4, #24]
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 f820 	bl	8008118 <__sfp>
 80080d8:	6060      	str	r0, [r4, #4]
 80080da:	4620      	mov	r0, r4
 80080dc:	f000 f81c 	bl	8008118 <__sfp>
 80080e0:	60a0      	str	r0, [r4, #8]
 80080e2:	4620      	mov	r0, r4
 80080e4:	f000 f818 	bl	8008118 <__sfp>
 80080e8:	2200      	movs	r2, #0
 80080ea:	60e0      	str	r0, [r4, #12]
 80080ec:	2104      	movs	r1, #4
 80080ee:	6860      	ldr	r0, [r4, #4]
 80080f0:	f7ff ff82 	bl	8007ff8 <std>
 80080f4:	68a0      	ldr	r0, [r4, #8]
 80080f6:	2201      	movs	r2, #1
 80080f8:	2109      	movs	r1, #9
 80080fa:	f7ff ff7d 	bl	8007ff8 <std>
 80080fe:	68e0      	ldr	r0, [r4, #12]
 8008100:	2202      	movs	r2, #2
 8008102:	2112      	movs	r1, #18
 8008104:	f7ff ff78 	bl	8007ff8 <std>
 8008108:	2301      	movs	r3, #1
 800810a:	61a3      	str	r3, [r4, #24]
 800810c:	e7d2      	b.n	80080b4 <__sinit+0xc>
 800810e:	bf00      	nop
 8008110:	08009eb0 	.word	0x08009eb0
 8008114:	08008041 	.word	0x08008041

08008118 <__sfp>:
 8008118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811a:	4607      	mov	r7, r0
 800811c:	f7ff ffac 	bl	8008078 <__sfp_lock_acquire>
 8008120:	4b1e      	ldr	r3, [pc, #120]	; (800819c <__sfp+0x84>)
 8008122:	681e      	ldr	r6, [r3, #0]
 8008124:	69b3      	ldr	r3, [r6, #24]
 8008126:	b913      	cbnz	r3, 800812e <__sfp+0x16>
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff ffbd 	bl	80080a8 <__sinit>
 800812e:	3648      	adds	r6, #72	; 0x48
 8008130:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008134:	3b01      	subs	r3, #1
 8008136:	d503      	bpl.n	8008140 <__sfp+0x28>
 8008138:	6833      	ldr	r3, [r6, #0]
 800813a:	b30b      	cbz	r3, 8008180 <__sfp+0x68>
 800813c:	6836      	ldr	r6, [r6, #0]
 800813e:	e7f7      	b.n	8008130 <__sfp+0x18>
 8008140:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008144:	b9d5      	cbnz	r5, 800817c <__sfp+0x64>
 8008146:	4b16      	ldr	r3, [pc, #88]	; (80081a0 <__sfp+0x88>)
 8008148:	60e3      	str	r3, [r4, #12]
 800814a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800814e:	6665      	str	r5, [r4, #100]	; 0x64
 8008150:	f000 fbba 	bl	80088c8 <__retarget_lock_init_recursive>
 8008154:	f7ff ff96 	bl	8008084 <__sfp_lock_release>
 8008158:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800815c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008160:	6025      	str	r5, [r4, #0]
 8008162:	61a5      	str	r5, [r4, #24]
 8008164:	2208      	movs	r2, #8
 8008166:	4629      	mov	r1, r5
 8008168:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800816c:	f7fd f964 	bl	8005438 <memset>
 8008170:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008174:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008178:	4620      	mov	r0, r4
 800817a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800817c:	3468      	adds	r4, #104	; 0x68
 800817e:	e7d9      	b.n	8008134 <__sfp+0x1c>
 8008180:	2104      	movs	r1, #4
 8008182:	4638      	mov	r0, r7
 8008184:	f7ff ff62 	bl	800804c <__sfmoreglue>
 8008188:	4604      	mov	r4, r0
 800818a:	6030      	str	r0, [r6, #0]
 800818c:	2800      	cmp	r0, #0
 800818e:	d1d5      	bne.n	800813c <__sfp+0x24>
 8008190:	f7ff ff78 	bl	8008084 <__sfp_lock_release>
 8008194:	230c      	movs	r3, #12
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	e7ee      	b.n	8008178 <__sfp+0x60>
 800819a:	bf00      	nop
 800819c:	08009eb0 	.word	0x08009eb0
 80081a0:	ffff0001 	.word	0xffff0001

080081a4 <_fwalk_reent>:
 80081a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a8:	4606      	mov	r6, r0
 80081aa:	4688      	mov	r8, r1
 80081ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081b0:	2700      	movs	r7, #0
 80081b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081b6:	f1b9 0901 	subs.w	r9, r9, #1
 80081ba:	d505      	bpl.n	80081c8 <_fwalk_reent+0x24>
 80081bc:	6824      	ldr	r4, [r4, #0]
 80081be:	2c00      	cmp	r4, #0
 80081c0:	d1f7      	bne.n	80081b2 <_fwalk_reent+0xe>
 80081c2:	4638      	mov	r0, r7
 80081c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081c8:	89ab      	ldrh	r3, [r5, #12]
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d907      	bls.n	80081de <_fwalk_reent+0x3a>
 80081ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081d2:	3301      	adds	r3, #1
 80081d4:	d003      	beq.n	80081de <_fwalk_reent+0x3a>
 80081d6:	4629      	mov	r1, r5
 80081d8:	4630      	mov	r0, r6
 80081da:	47c0      	blx	r8
 80081dc:	4307      	orrs	r7, r0
 80081de:	3568      	adds	r5, #104	; 0x68
 80081e0:	e7e9      	b.n	80081b6 <_fwalk_reent+0x12>

080081e2 <rshift>:
 80081e2:	6903      	ldr	r3, [r0, #16]
 80081e4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80081e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80081ec:	ea4f 1261 	mov.w	r2, r1, asr #5
 80081f0:	f100 0414 	add.w	r4, r0, #20
 80081f4:	dd45      	ble.n	8008282 <rshift+0xa0>
 80081f6:	f011 011f 	ands.w	r1, r1, #31
 80081fa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80081fe:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008202:	d10c      	bne.n	800821e <rshift+0x3c>
 8008204:	f100 0710 	add.w	r7, r0, #16
 8008208:	4629      	mov	r1, r5
 800820a:	42b1      	cmp	r1, r6
 800820c:	d334      	bcc.n	8008278 <rshift+0x96>
 800820e:	1a9b      	subs	r3, r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	1eea      	subs	r2, r5, #3
 8008214:	4296      	cmp	r6, r2
 8008216:	bf38      	it	cc
 8008218:	2300      	movcc	r3, #0
 800821a:	4423      	add	r3, r4
 800821c:	e015      	b.n	800824a <rshift+0x68>
 800821e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008222:	f1c1 0820 	rsb	r8, r1, #32
 8008226:	40cf      	lsrs	r7, r1
 8008228:	f105 0e04 	add.w	lr, r5, #4
 800822c:	46a1      	mov	r9, r4
 800822e:	4576      	cmp	r6, lr
 8008230:	46f4      	mov	ip, lr
 8008232:	d815      	bhi.n	8008260 <rshift+0x7e>
 8008234:	1a9a      	subs	r2, r3, r2
 8008236:	0092      	lsls	r2, r2, #2
 8008238:	3a04      	subs	r2, #4
 800823a:	3501      	adds	r5, #1
 800823c:	42ae      	cmp	r6, r5
 800823e:	bf38      	it	cc
 8008240:	2200      	movcc	r2, #0
 8008242:	18a3      	adds	r3, r4, r2
 8008244:	50a7      	str	r7, [r4, r2]
 8008246:	b107      	cbz	r7, 800824a <rshift+0x68>
 8008248:	3304      	adds	r3, #4
 800824a:	1b1a      	subs	r2, r3, r4
 800824c:	42a3      	cmp	r3, r4
 800824e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008252:	bf08      	it	eq
 8008254:	2300      	moveq	r3, #0
 8008256:	6102      	str	r2, [r0, #16]
 8008258:	bf08      	it	eq
 800825a:	6143      	streq	r3, [r0, #20]
 800825c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008260:	f8dc c000 	ldr.w	ip, [ip]
 8008264:	fa0c fc08 	lsl.w	ip, ip, r8
 8008268:	ea4c 0707 	orr.w	r7, ip, r7
 800826c:	f849 7b04 	str.w	r7, [r9], #4
 8008270:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008274:	40cf      	lsrs	r7, r1
 8008276:	e7da      	b.n	800822e <rshift+0x4c>
 8008278:	f851 cb04 	ldr.w	ip, [r1], #4
 800827c:	f847 cf04 	str.w	ip, [r7, #4]!
 8008280:	e7c3      	b.n	800820a <rshift+0x28>
 8008282:	4623      	mov	r3, r4
 8008284:	e7e1      	b.n	800824a <rshift+0x68>

08008286 <__hexdig_fun>:
 8008286:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800828a:	2b09      	cmp	r3, #9
 800828c:	d802      	bhi.n	8008294 <__hexdig_fun+0xe>
 800828e:	3820      	subs	r0, #32
 8008290:	b2c0      	uxtb	r0, r0
 8008292:	4770      	bx	lr
 8008294:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008298:	2b05      	cmp	r3, #5
 800829a:	d801      	bhi.n	80082a0 <__hexdig_fun+0x1a>
 800829c:	3847      	subs	r0, #71	; 0x47
 800829e:	e7f7      	b.n	8008290 <__hexdig_fun+0xa>
 80082a0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80082a4:	2b05      	cmp	r3, #5
 80082a6:	d801      	bhi.n	80082ac <__hexdig_fun+0x26>
 80082a8:	3827      	subs	r0, #39	; 0x27
 80082aa:	e7f1      	b.n	8008290 <__hexdig_fun+0xa>
 80082ac:	2000      	movs	r0, #0
 80082ae:	4770      	bx	lr

080082b0 <__gethex>:
 80082b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b4:	ed2d 8b02 	vpush	{d8}
 80082b8:	b089      	sub	sp, #36	; 0x24
 80082ba:	ee08 0a10 	vmov	s16, r0
 80082be:	9304      	str	r3, [sp, #16]
 80082c0:	4bb4      	ldr	r3, [pc, #720]	; (8008594 <__gethex+0x2e4>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	9301      	str	r3, [sp, #4]
 80082c6:	4618      	mov	r0, r3
 80082c8:	468b      	mov	fp, r1
 80082ca:	4690      	mov	r8, r2
 80082cc:	f7f7 ff80 	bl	80001d0 <strlen>
 80082d0:	9b01      	ldr	r3, [sp, #4]
 80082d2:	f8db 2000 	ldr.w	r2, [fp]
 80082d6:	4403      	add	r3, r0
 80082d8:	4682      	mov	sl, r0
 80082da:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80082de:	9305      	str	r3, [sp, #20]
 80082e0:	1c93      	adds	r3, r2, #2
 80082e2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80082e6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80082ea:	32fe      	adds	r2, #254	; 0xfe
 80082ec:	18d1      	adds	r1, r2, r3
 80082ee:	461f      	mov	r7, r3
 80082f0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80082f4:	9100      	str	r1, [sp, #0]
 80082f6:	2830      	cmp	r0, #48	; 0x30
 80082f8:	d0f8      	beq.n	80082ec <__gethex+0x3c>
 80082fa:	f7ff ffc4 	bl	8008286 <__hexdig_fun>
 80082fe:	4604      	mov	r4, r0
 8008300:	2800      	cmp	r0, #0
 8008302:	d13a      	bne.n	800837a <__gethex+0xca>
 8008304:	9901      	ldr	r1, [sp, #4]
 8008306:	4652      	mov	r2, sl
 8008308:	4638      	mov	r0, r7
 800830a:	f001 fc38 	bl	8009b7e <strncmp>
 800830e:	4605      	mov	r5, r0
 8008310:	2800      	cmp	r0, #0
 8008312:	d168      	bne.n	80083e6 <__gethex+0x136>
 8008314:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008318:	eb07 060a 	add.w	r6, r7, sl
 800831c:	f7ff ffb3 	bl	8008286 <__hexdig_fun>
 8008320:	2800      	cmp	r0, #0
 8008322:	d062      	beq.n	80083ea <__gethex+0x13a>
 8008324:	4633      	mov	r3, r6
 8008326:	7818      	ldrb	r0, [r3, #0]
 8008328:	2830      	cmp	r0, #48	; 0x30
 800832a:	461f      	mov	r7, r3
 800832c:	f103 0301 	add.w	r3, r3, #1
 8008330:	d0f9      	beq.n	8008326 <__gethex+0x76>
 8008332:	f7ff ffa8 	bl	8008286 <__hexdig_fun>
 8008336:	2301      	movs	r3, #1
 8008338:	fab0 f480 	clz	r4, r0
 800833c:	0964      	lsrs	r4, r4, #5
 800833e:	4635      	mov	r5, r6
 8008340:	9300      	str	r3, [sp, #0]
 8008342:	463a      	mov	r2, r7
 8008344:	4616      	mov	r6, r2
 8008346:	3201      	adds	r2, #1
 8008348:	7830      	ldrb	r0, [r6, #0]
 800834a:	f7ff ff9c 	bl	8008286 <__hexdig_fun>
 800834e:	2800      	cmp	r0, #0
 8008350:	d1f8      	bne.n	8008344 <__gethex+0x94>
 8008352:	9901      	ldr	r1, [sp, #4]
 8008354:	4652      	mov	r2, sl
 8008356:	4630      	mov	r0, r6
 8008358:	f001 fc11 	bl	8009b7e <strncmp>
 800835c:	b980      	cbnz	r0, 8008380 <__gethex+0xd0>
 800835e:	b94d      	cbnz	r5, 8008374 <__gethex+0xc4>
 8008360:	eb06 050a 	add.w	r5, r6, sl
 8008364:	462a      	mov	r2, r5
 8008366:	4616      	mov	r6, r2
 8008368:	3201      	adds	r2, #1
 800836a:	7830      	ldrb	r0, [r6, #0]
 800836c:	f7ff ff8b 	bl	8008286 <__hexdig_fun>
 8008370:	2800      	cmp	r0, #0
 8008372:	d1f8      	bne.n	8008366 <__gethex+0xb6>
 8008374:	1bad      	subs	r5, r5, r6
 8008376:	00ad      	lsls	r5, r5, #2
 8008378:	e004      	b.n	8008384 <__gethex+0xd4>
 800837a:	2400      	movs	r4, #0
 800837c:	4625      	mov	r5, r4
 800837e:	e7e0      	b.n	8008342 <__gethex+0x92>
 8008380:	2d00      	cmp	r5, #0
 8008382:	d1f7      	bne.n	8008374 <__gethex+0xc4>
 8008384:	7833      	ldrb	r3, [r6, #0]
 8008386:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800838a:	2b50      	cmp	r3, #80	; 0x50
 800838c:	d13b      	bne.n	8008406 <__gethex+0x156>
 800838e:	7873      	ldrb	r3, [r6, #1]
 8008390:	2b2b      	cmp	r3, #43	; 0x2b
 8008392:	d02c      	beq.n	80083ee <__gethex+0x13e>
 8008394:	2b2d      	cmp	r3, #45	; 0x2d
 8008396:	d02e      	beq.n	80083f6 <__gethex+0x146>
 8008398:	1c71      	adds	r1, r6, #1
 800839a:	f04f 0900 	mov.w	r9, #0
 800839e:	7808      	ldrb	r0, [r1, #0]
 80083a0:	f7ff ff71 	bl	8008286 <__hexdig_fun>
 80083a4:	1e43      	subs	r3, r0, #1
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b18      	cmp	r3, #24
 80083aa:	d82c      	bhi.n	8008406 <__gethex+0x156>
 80083ac:	f1a0 0210 	sub.w	r2, r0, #16
 80083b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80083b4:	f7ff ff67 	bl	8008286 <__hexdig_fun>
 80083b8:	1e43      	subs	r3, r0, #1
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b18      	cmp	r3, #24
 80083be:	d91d      	bls.n	80083fc <__gethex+0x14c>
 80083c0:	f1b9 0f00 	cmp.w	r9, #0
 80083c4:	d000      	beq.n	80083c8 <__gethex+0x118>
 80083c6:	4252      	negs	r2, r2
 80083c8:	4415      	add	r5, r2
 80083ca:	f8cb 1000 	str.w	r1, [fp]
 80083ce:	b1e4      	cbz	r4, 800840a <__gethex+0x15a>
 80083d0:	9b00      	ldr	r3, [sp, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	bf14      	ite	ne
 80083d6:	2700      	movne	r7, #0
 80083d8:	2706      	moveq	r7, #6
 80083da:	4638      	mov	r0, r7
 80083dc:	b009      	add	sp, #36	; 0x24
 80083de:	ecbd 8b02 	vpop	{d8}
 80083e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083e6:	463e      	mov	r6, r7
 80083e8:	4625      	mov	r5, r4
 80083ea:	2401      	movs	r4, #1
 80083ec:	e7ca      	b.n	8008384 <__gethex+0xd4>
 80083ee:	f04f 0900 	mov.w	r9, #0
 80083f2:	1cb1      	adds	r1, r6, #2
 80083f4:	e7d3      	b.n	800839e <__gethex+0xee>
 80083f6:	f04f 0901 	mov.w	r9, #1
 80083fa:	e7fa      	b.n	80083f2 <__gethex+0x142>
 80083fc:	230a      	movs	r3, #10
 80083fe:	fb03 0202 	mla	r2, r3, r2, r0
 8008402:	3a10      	subs	r2, #16
 8008404:	e7d4      	b.n	80083b0 <__gethex+0x100>
 8008406:	4631      	mov	r1, r6
 8008408:	e7df      	b.n	80083ca <__gethex+0x11a>
 800840a:	1bf3      	subs	r3, r6, r7
 800840c:	3b01      	subs	r3, #1
 800840e:	4621      	mov	r1, r4
 8008410:	2b07      	cmp	r3, #7
 8008412:	dc0b      	bgt.n	800842c <__gethex+0x17c>
 8008414:	ee18 0a10 	vmov	r0, s16
 8008418:	f000 fae6 	bl	80089e8 <_Balloc>
 800841c:	4604      	mov	r4, r0
 800841e:	b940      	cbnz	r0, 8008432 <__gethex+0x182>
 8008420:	4b5d      	ldr	r3, [pc, #372]	; (8008598 <__gethex+0x2e8>)
 8008422:	4602      	mov	r2, r0
 8008424:	21de      	movs	r1, #222	; 0xde
 8008426:	485d      	ldr	r0, [pc, #372]	; (800859c <__gethex+0x2ec>)
 8008428:	f001 fbdc 	bl	8009be4 <__assert_func>
 800842c:	3101      	adds	r1, #1
 800842e:	105b      	asrs	r3, r3, #1
 8008430:	e7ee      	b.n	8008410 <__gethex+0x160>
 8008432:	f100 0914 	add.w	r9, r0, #20
 8008436:	f04f 0b00 	mov.w	fp, #0
 800843a:	f1ca 0301 	rsb	r3, sl, #1
 800843e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008442:	f8cd b000 	str.w	fp, [sp]
 8008446:	9306      	str	r3, [sp, #24]
 8008448:	42b7      	cmp	r7, r6
 800844a:	d340      	bcc.n	80084ce <__gethex+0x21e>
 800844c:	9802      	ldr	r0, [sp, #8]
 800844e:	9b00      	ldr	r3, [sp, #0]
 8008450:	f840 3b04 	str.w	r3, [r0], #4
 8008454:	eba0 0009 	sub.w	r0, r0, r9
 8008458:	1080      	asrs	r0, r0, #2
 800845a:	0146      	lsls	r6, r0, #5
 800845c:	6120      	str	r0, [r4, #16]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 fbb4 	bl	8008bcc <__hi0bits>
 8008464:	1a30      	subs	r0, r6, r0
 8008466:	f8d8 6000 	ldr.w	r6, [r8]
 800846a:	42b0      	cmp	r0, r6
 800846c:	dd63      	ble.n	8008536 <__gethex+0x286>
 800846e:	1b87      	subs	r7, r0, r6
 8008470:	4639      	mov	r1, r7
 8008472:	4620      	mov	r0, r4
 8008474:	f000 ff58 	bl	8009328 <__any_on>
 8008478:	4682      	mov	sl, r0
 800847a:	b1a8      	cbz	r0, 80084a8 <__gethex+0x1f8>
 800847c:	1e7b      	subs	r3, r7, #1
 800847e:	1159      	asrs	r1, r3, #5
 8008480:	f003 021f 	and.w	r2, r3, #31
 8008484:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008488:	f04f 0a01 	mov.w	sl, #1
 800848c:	fa0a f202 	lsl.w	r2, sl, r2
 8008490:	420a      	tst	r2, r1
 8008492:	d009      	beq.n	80084a8 <__gethex+0x1f8>
 8008494:	4553      	cmp	r3, sl
 8008496:	dd05      	ble.n	80084a4 <__gethex+0x1f4>
 8008498:	1eb9      	subs	r1, r7, #2
 800849a:	4620      	mov	r0, r4
 800849c:	f000 ff44 	bl	8009328 <__any_on>
 80084a0:	2800      	cmp	r0, #0
 80084a2:	d145      	bne.n	8008530 <__gethex+0x280>
 80084a4:	f04f 0a02 	mov.w	sl, #2
 80084a8:	4639      	mov	r1, r7
 80084aa:	4620      	mov	r0, r4
 80084ac:	f7ff fe99 	bl	80081e2 <rshift>
 80084b0:	443d      	add	r5, r7
 80084b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084b6:	42ab      	cmp	r3, r5
 80084b8:	da4c      	bge.n	8008554 <__gethex+0x2a4>
 80084ba:	ee18 0a10 	vmov	r0, s16
 80084be:	4621      	mov	r1, r4
 80084c0:	f000 fad2 	bl	8008a68 <_Bfree>
 80084c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084c6:	2300      	movs	r3, #0
 80084c8:	6013      	str	r3, [r2, #0]
 80084ca:	27a3      	movs	r7, #163	; 0xa3
 80084cc:	e785      	b.n	80083da <__gethex+0x12a>
 80084ce:	1e73      	subs	r3, r6, #1
 80084d0:	9a05      	ldr	r2, [sp, #20]
 80084d2:	9303      	str	r3, [sp, #12]
 80084d4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80084d8:	4293      	cmp	r3, r2
 80084da:	d019      	beq.n	8008510 <__gethex+0x260>
 80084dc:	f1bb 0f20 	cmp.w	fp, #32
 80084e0:	d107      	bne.n	80084f2 <__gethex+0x242>
 80084e2:	9b02      	ldr	r3, [sp, #8]
 80084e4:	9a00      	ldr	r2, [sp, #0]
 80084e6:	f843 2b04 	str.w	r2, [r3], #4
 80084ea:	9302      	str	r3, [sp, #8]
 80084ec:	2300      	movs	r3, #0
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	469b      	mov	fp, r3
 80084f2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80084f6:	f7ff fec6 	bl	8008286 <__hexdig_fun>
 80084fa:	9b00      	ldr	r3, [sp, #0]
 80084fc:	f000 000f 	and.w	r0, r0, #15
 8008500:	fa00 f00b 	lsl.w	r0, r0, fp
 8008504:	4303      	orrs	r3, r0
 8008506:	9300      	str	r3, [sp, #0]
 8008508:	f10b 0b04 	add.w	fp, fp, #4
 800850c:	9b03      	ldr	r3, [sp, #12]
 800850e:	e00d      	b.n	800852c <__gethex+0x27c>
 8008510:	9b03      	ldr	r3, [sp, #12]
 8008512:	9a06      	ldr	r2, [sp, #24]
 8008514:	4413      	add	r3, r2
 8008516:	42bb      	cmp	r3, r7
 8008518:	d3e0      	bcc.n	80084dc <__gethex+0x22c>
 800851a:	4618      	mov	r0, r3
 800851c:	9901      	ldr	r1, [sp, #4]
 800851e:	9307      	str	r3, [sp, #28]
 8008520:	4652      	mov	r2, sl
 8008522:	f001 fb2c 	bl	8009b7e <strncmp>
 8008526:	9b07      	ldr	r3, [sp, #28]
 8008528:	2800      	cmp	r0, #0
 800852a:	d1d7      	bne.n	80084dc <__gethex+0x22c>
 800852c:	461e      	mov	r6, r3
 800852e:	e78b      	b.n	8008448 <__gethex+0x198>
 8008530:	f04f 0a03 	mov.w	sl, #3
 8008534:	e7b8      	b.n	80084a8 <__gethex+0x1f8>
 8008536:	da0a      	bge.n	800854e <__gethex+0x29e>
 8008538:	1a37      	subs	r7, r6, r0
 800853a:	4621      	mov	r1, r4
 800853c:	ee18 0a10 	vmov	r0, s16
 8008540:	463a      	mov	r2, r7
 8008542:	f000 fcad 	bl	8008ea0 <__lshift>
 8008546:	1bed      	subs	r5, r5, r7
 8008548:	4604      	mov	r4, r0
 800854a:	f100 0914 	add.w	r9, r0, #20
 800854e:	f04f 0a00 	mov.w	sl, #0
 8008552:	e7ae      	b.n	80084b2 <__gethex+0x202>
 8008554:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008558:	42a8      	cmp	r0, r5
 800855a:	dd72      	ble.n	8008642 <__gethex+0x392>
 800855c:	1b45      	subs	r5, r0, r5
 800855e:	42ae      	cmp	r6, r5
 8008560:	dc36      	bgt.n	80085d0 <__gethex+0x320>
 8008562:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008566:	2b02      	cmp	r3, #2
 8008568:	d02a      	beq.n	80085c0 <__gethex+0x310>
 800856a:	2b03      	cmp	r3, #3
 800856c:	d02c      	beq.n	80085c8 <__gethex+0x318>
 800856e:	2b01      	cmp	r3, #1
 8008570:	d11c      	bne.n	80085ac <__gethex+0x2fc>
 8008572:	42ae      	cmp	r6, r5
 8008574:	d11a      	bne.n	80085ac <__gethex+0x2fc>
 8008576:	2e01      	cmp	r6, #1
 8008578:	d112      	bne.n	80085a0 <__gethex+0x2f0>
 800857a:	9a04      	ldr	r2, [sp, #16]
 800857c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008580:	6013      	str	r3, [r2, #0]
 8008582:	2301      	movs	r3, #1
 8008584:	6123      	str	r3, [r4, #16]
 8008586:	f8c9 3000 	str.w	r3, [r9]
 800858a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800858c:	2762      	movs	r7, #98	; 0x62
 800858e:	601c      	str	r4, [r3, #0]
 8008590:	e723      	b.n	80083da <__gethex+0x12a>
 8008592:	bf00      	nop
 8008594:	0800a19c 	.word	0x0800a19c
 8008598:	0800a0c0 	.word	0x0800a0c0
 800859c:	0800a134 	.word	0x0800a134
 80085a0:	1e71      	subs	r1, r6, #1
 80085a2:	4620      	mov	r0, r4
 80085a4:	f000 fec0 	bl	8009328 <__any_on>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d1e6      	bne.n	800857a <__gethex+0x2ca>
 80085ac:	ee18 0a10 	vmov	r0, s16
 80085b0:	4621      	mov	r1, r4
 80085b2:	f000 fa59 	bl	8008a68 <_Bfree>
 80085b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80085b8:	2300      	movs	r3, #0
 80085ba:	6013      	str	r3, [r2, #0]
 80085bc:	2750      	movs	r7, #80	; 0x50
 80085be:	e70c      	b.n	80083da <__gethex+0x12a>
 80085c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1f2      	bne.n	80085ac <__gethex+0x2fc>
 80085c6:	e7d8      	b.n	800857a <__gethex+0x2ca>
 80085c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d1d5      	bne.n	800857a <__gethex+0x2ca>
 80085ce:	e7ed      	b.n	80085ac <__gethex+0x2fc>
 80085d0:	1e6f      	subs	r7, r5, #1
 80085d2:	f1ba 0f00 	cmp.w	sl, #0
 80085d6:	d131      	bne.n	800863c <__gethex+0x38c>
 80085d8:	b127      	cbz	r7, 80085e4 <__gethex+0x334>
 80085da:	4639      	mov	r1, r7
 80085dc:	4620      	mov	r0, r4
 80085de:	f000 fea3 	bl	8009328 <__any_on>
 80085e2:	4682      	mov	sl, r0
 80085e4:	117b      	asrs	r3, r7, #5
 80085e6:	2101      	movs	r1, #1
 80085e8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80085ec:	f007 071f 	and.w	r7, r7, #31
 80085f0:	fa01 f707 	lsl.w	r7, r1, r7
 80085f4:	421f      	tst	r7, r3
 80085f6:	4629      	mov	r1, r5
 80085f8:	4620      	mov	r0, r4
 80085fa:	bf18      	it	ne
 80085fc:	f04a 0a02 	orrne.w	sl, sl, #2
 8008600:	1b76      	subs	r6, r6, r5
 8008602:	f7ff fdee 	bl	80081e2 <rshift>
 8008606:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800860a:	2702      	movs	r7, #2
 800860c:	f1ba 0f00 	cmp.w	sl, #0
 8008610:	d048      	beq.n	80086a4 <__gethex+0x3f4>
 8008612:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d015      	beq.n	8008646 <__gethex+0x396>
 800861a:	2b03      	cmp	r3, #3
 800861c:	d017      	beq.n	800864e <__gethex+0x39e>
 800861e:	2b01      	cmp	r3, #1
 8008620:	d109      	bne.n	8008636 <__gethex+0x386>
 8008622:	f01a 0f02 	tst.w	sl, #2
 8008626:	d006      	beq.n	8008636 <__gethex+0x386>
 8008628:	f8d9 0000 	ldr.w	r0, [r9]
 800862c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008630:	f01a 0f01 	tst.w	sl, #1
 8008634:	d10e      	bne.n	8008654 <__gethex+0x3a4>
 8008636:	f047 0710 	orr.w	r7, r7, #16
 800863a:	e033      	b.n	80086a4 <__gethex+0x3f4>
 800863c:	f04f 0a01 	mov.w	sl, #1
 8008640:	e7d0      	b.n	80085e4 <__gethex+0x334>
 8008642:	2701      	movs	r7, #1
 8008644:	e7e2      	b.n	800860c <__gethex+0x35c>
 8008646:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008648:	f1c3 0301 	rsb	r3, r3, #1
 800864c:	9315      	str	r3, [sp, #84]	; 0x54
 800864e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008650:	2b00      	cmp	r3, #0
 8008652:	d0f0      	beq.n	8008636 <__gethex+0x386>
 8008654:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008658:	f104 0314 	add.w	r3, r4, #20
 800865c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008660:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008664:	f04f 0c00 	mov.w	ip, #0
 8008668:	4618      	mov	r0, r3
 800866a:	f853 2b04 	ldr.w	r2, [r3], #4
 800866e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008672:	d01c      	beq.n	80086ae <__gethex+0x3fe>
 8008674:	3201      	adds	r2, #1
 8008676:	6002      	str	r2, [r0, #0]
 8008678:	2f02      	cmp	r7, #2
 800867a:	f104 0314 	add.w	r3, r4, #20
 800867e:	d13f      	bne.n	8008700 <__gethex+0x450>
 8008680:	f8d8 2000 	ldr.w	r2, [r8]
 8008684:	3a01      	subs	r2, #1
 8008686:	42b2      	cmp	r2, r6
 8008688:	d10a      	bne.n	80086a0 <__gethex+0x3f0>
 800868a:	1171      	asrs	r1, r6, #5
 800868c:	2201      	movs	r2, #1
 800868e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008692:	f006 061f 	and.w	r6, r6, #31
 8008696:	fa02 f606 	lsl.w	r6, r2, r6
 800869a:	421e      	tst	r6, r3
 800869c:	bf18      	it	ne
 800869e:	4617      	movne	r7, r2
 80086a0:	f047 0720 	orr.w	r7, r7, #32
 80086a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086a6:	601c      	str	r4, [r3, #0]
 80086a8:	9b04      	ldr	r3, [sp, #16]
 80086aa:	601d      	str	r5, [r3, #0]
 80086ac:	e695      	b.n	80083da <__gethex+0x12a>
 80086ae:	4299      	cmp	r1, r3
 80086b0:	f843 cc04 	str.w	ip, [r3, #-4]
 80086b4:	d8d8      	bhi.n	8008668 <__gethex+0x3b8>
 80086b6:	68a3      	ldr	r3, [r4, #8]
 80086b8:	459b      	cmp	fp, r3
 80086ba:	db19      	blt.n	80086f0 <__gethex+0x440>
 80086bc:	6861      	ldr	r1, [r4, #4]
 80086be:	ee18 0a10 	vmov	r0, s16
 80086c2:	3101      	adds	r1, #1
 80086c4:	f000 f990 	bl	80089e8 <_Balloc>
 80086c8:	4681      	mov	r9, r0
 80086ca:	b918      	cbnz	r0, 80086d4 <__gethex+0x424>
 80086cc:	4b1a      	ldr	r3, [pc, #104]	; (8008738 <__gethex+0x488>)
 80086ce:	4602      	mov	r2, r0
 80086d0:	2184      	movs	r1, #132	; 0x84
 80086d2:	e6a8      	b.n	8008426 <__gethex+0x176>
 80086d4:	6922      	ldr	r2, [r4, #16]
 80086d6:	3202      	adds	r2, #2
 80086d8:	f104 010c 	add.w	r1, r4, #12
 80086dc:	0092      	lsls	r2, r2, #2
 80086de:	300c      	adds	r0, #12
 80086e0:	f000 f974 	bl	80089cc <memcpy>
 80086e4:	4621      	mov	r1, r4
 80086e6:	ee18 0a10 	vmov	r0, s16
 80086ea:	f000 f9bd 	bl	8008a68 <_Bfree>
 80086ee:	464c      	mov	r4, r9
 80086f0:	6923      	ldr	r3, [r4, #16]
 80086f2:	1c5a      	adds	r2, r3, #1
 80086f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80086f8:	6122      	str	r2, [r4, #16]
 80086fa:	2201      	movs	r2, #1
 80086fc:	615a      	str	r2, [r3, #20]
 80086fe:	e7bb      	b.n	8008678 <__gethex+0x3c8>
 8008700:	6922      	ldr	r2, [r4, #16]
 8008702:	455a      	cmp	r2, fp
 8008704:	dd0b      	ble.n	800871e <__gethex+0x46e>
 8008706:	2101      	movs	r1, #1
 8008708:	4620      	mov	r0, r4
 800870a:	f7ff fd6a 	bl	80081e2 <rshift>
 800870e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008712:	3501      	adds	r5, #1
 8008714:	42ab      	cmp	r3, r5
 8008716:	f6ff aed0 	blt.w	80084ba <__gethex+0x20a>
 800871a:	2701      	movs	r7, #1
 800871c:	e7c0      	b.n	80086a0 <__gethex+0x3f0>
 800871e:	f016 061f 	ands.w	r6, r6, #31
 8008722:	d0fa      	beq.n	800871a <__gethex+0x46a>
 8008724:	4453      	add	r3, sl
 8008726:	f1c6 0620 	rsb	r6, r6, #32
 800872a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800872e:	f000 fa4d 	bl	8008bcc <__hi0bits>
 8008732:	42b0      	cmp	r0, r6
 8008734:	dbe7      	blt.n	8008706 <__gethex+0x456>
 8008736:	e7f0      	b.n	800871a <__gethex+0x46a>
 8008738:	0800a0c0 	.word	0x0800a0c0

0800873c <L_shift>:
 800873c:	f1c2 0208 	rsb	r2, r2, #8
 8008740:	0092      	lsls	r2, r2, #2
 8008742:	b570      	push	{r4, r5, r6, lr}
 8008744:	f1c2 0620 	rsb	r6, r2, #32
 8008748:	6843      	ldr	r3, [r0, #4]
 800874a:	6804      	ldr	r4, [r0, #0]
 800874c:	fa03 f506 	lsl.w	r5, r3, r6
 8008750:	432c      	orrs	r4, r5
 8008752:	40d3      	lsrs	r3, r2
 8008754:	6004      	str	r4, [r0, #0]
 8008756:	f840 3f04 	str.w	r3, [r0, #4]!
 800875a:	4288      	cmp	r0, r1
 800875c:	d3f4      	bcc.n	8008748 <L_shift+0xc>
 800875e:	bd70      	pop	{r4, r5, r6, pc}

08008760 <__match>:
 8008760:	b530      	push	{r4, r5, lr}
 8008762:	6803      	ldr	r3, [r0, #0]
 8008764:	3301      	adds	r3, #1
 8008766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800876a:	b914      	cbnz	r4, 8008772 <__match+0x12>
 800876c:	6003      	str	r3, [r0, #0]
 800876e:	2001      	movs	r0, #1
 8008770:	bd30      	pop	{r4, r5, pc}
 8008772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008776:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800877a:	2d19      	cmp	r5, #25
 800877c:	bf98      	it	ls
 800877e:	3220      	addls	r2, #32
 8008780:	42a2      	cmp	r2, r4
 8008782:	d0f0      	beq.n	8008766 <__match+0x6>
 8008784:	2000      	movs	r0, #0
 8008786:	e7f3      	b.n	8008770 <__match+0x10>

08008788 <__hexnan>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	680b      	ldr	r3, [r1, #0]
 800878e:	115e      	asrs	r6, r3, #5
 8008790:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008794:	f013 031f 	ands.w	r3, r3, #31
 8008798:	b087      	sub	sp, #28
 800879a:	bf18      	it	ne
 800879c:	3604      	addne	r6, #4
 800879e:	2500      	movs	r5, #0
 80087a0:	1f37      	subs	r7, r6, #4
 80087a2:	4690      	mov	r8, r2
 80087a4:	6802      	ldr	r2, [r0, #0]
 80087a6:	9301      	str	r3, [sp, #4]
 80087a8:	4682      	mov	sl, r0
 80087aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80087ae:	46b9      	mov	r9, r7
 80087b0:	463c      	mov	r4, r7
 80087b2:	9502      	str	r5, [sp, #8]
 80087b4:	46ab      	mov	fp, r5
 80087b6:	7851      	ldrb	r1, [r2, #1]
 80087b8:	1c53      	adds	r3, r2, #1
 80087ba:	9303      	str	r3, [sp, #12]
 80087bc:	b341      	cbz	r1, 8008810 <__hexnan+0x88>
 80087be:	4608      	mov	r0, r1
 80087c0:	9205      	str	r2, [sp, #20]
 80087c2:	9104      	str	r1, [sp, #16]
 80087c4:	f7ff fd5f 	bl	8008286 <__hexdig_fun>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d14f      	bne.n	800886c <__hexnan+0xe4>
 80087cc:	9904      	ldr	r1, [sp, #16]
 80087ce:	9a05      	ldr	r2, [sp, #20]
 80087d0:	2920      	cmp	r1, #32
 80087d2:	d818      	bhi.n	8008806 <__hexnan+0x7e>
 80087d4:	9b02      	ldr	r3, [sp, #8]
 80087d6:	459b      	cmp	fp, r3
 80087d8:	dd13      	ble.n	8008802 <__hexnan+0x7a>
 80087da:	454c      	cmp	r4, r9
 80087dc:	d206      	bcs.n	80087ec <__hexnan+0x64>
 80087de:	2d07      	cmp	r5, #7
 80087e0:	dc04      	bgt.n	80087ec <__hexnan+0x64>
 80087e2:	462a      	mov	r2, r5
 80087e4:	4649      	mov	r1, r9
 80087e6:	4620      	mov	r0, r4
 80087e8:	f7ff ffa8 	bl	800873c <L_shift>
 80087ec:	4544      	cmp	r4, r8
 80087ee:	d950      	bls.n	8008892 <__hexnan+0x10a>
 80087f0:	2300      	movs	r3, #0
 80087f2:	f1a4 0904 	sub.w	r9, r4, #4
 80087f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80087fa:	f8cd b008 	str.w	fp, [sp, #8]
 80087fe:	464c      	mov	r4, r9
 8008800:	461d      	mov	r5, r3
 8008802:	9a03      	ldr	r2, [sp, #12]
 8008804:	e7d7      	b.n	80087b6 <__hexnan+0x2e>
 8008806:	2929      	cmp	r1, #41	; 0x29
 8008808:	d156      	bne.n	80088b8 <__hexnan+0x130>
 800880a:	3202      	adds	r2, #2
 800880c:	f8ca 2000 	str.w	r2, [sl]
 8008810:	f1bb 0f00 	cmp.w	fp, #0
 8008814:	d050      	beq.n	80088b8 <__hexnan+0x130>
 8008816:	454c      	cmp	r4, r9
 8008818:	d206      	bcs.n	8008828 <__hexnan+0xa0>
 800881a:	2d07      	cmp	r5, #7
 800881c:	dc04      	bgt.n	8008828 <__hexnan+0xa0>
 800881e:	462a      	mov	r2, r5
 8008820:	4649      	mov	r1, r9
 8008822:	4620      	mov	r0, r4
 8008824:	f7ff ff8a 	bl	800873c <L_shift>
 8008828:	4544      	cmp	r4, r8
 800882a:	d934      	bls.n	8008896 <__hexnan+0x10e>
 800882c:	f1a8 0204 	sub.w	r2, r8, #4
 8008830:	4623      	mov	r3, r4
 8008832:	f853 1b04 	ldr.w	r1, [r3], #4
 8008836:	f842 1f04 	str.w	r1, [r2, #4]!
 800883a:	429f      	cmp	r7, r3
 800883c:	d2f9      	bcs.n	8008832 <__hexnan+0xaa>
 800883e:	1b3b      	subs	r3, r7, r4
 8008840:	f023 0303 	bic.w	r3, r3, #3
 8008844:	3304      	adds	r3, #4
 8008846:	3401      	adds	r4, #1
 8008848:	3e03      	subs	r6, #3
 800884a:	42b4      	cmp	r4, r6
 800884c:	bf88      	it	hi
 800884e:	2304      	movhi	r3, #4
 8008850:	4443      	add	r3, r8
 8008852:	2200      	movs	r2, #0
 8008854:	f843 2b04 	str.w	r2, [r3], #4
 8008858:	429f      	cmp	r7, r3
 800885a:	d2fb      	bcs.n	8008854 <__hexnan+0xcc>
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	b91b      	cbnz	r3, 8008868 <__hexnan+0xe0>
 8008860:	4547      	cmp	r7, r8
 8008862:	d127      	bne.n	80088b4 <__hexnan+0x12c>
 8008864:	2301      	movs	r3, #1
 8008866:	603b      	str	r3, [r7, #0]
 8008868:	2005      	movs	r0, #5
 800886a:	e026      	b.n	80088ba <__hexnan+0x132>
 800886c:	3501      	adds	r5, #1
 800886e:	2d08      	cmp	r5, #8
 8008870:	f10b 0b01 	add.w	fp, fp, #1
 8008874:	dd06      	ble.n	8008884 <__hexnan+0xfc>
 8008876:	4544      	cmp	r4, r8
 8008878:	d9c3      	bls.n	8008802 <__hexnan+0x7a>
 800887a:	2300      	movs	r3, #0
 800887c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008880:	2501      	movs	r5, #1
 8008882:	3c04      	subs	r4, #4
 8008884:	6822      	ldr	r2, [r4, #0]
 8008886:	f000 000f 	and.w	r0, r0, #15
 800888a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800888e:	6022      	str	r2, [r4, #0]
 8008890:	e7b7      	b.n	8008802 <__hexnan+0x7a>
 8008892:	2508      	movs	r5, #8
 8008894:	e7b5      	b.n	8008802 <__hexnan+0x7a>
 8008896:	9b01      	ldr	r3, [sp, #4]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d0df      	beq.n	800885c <__hexnan+0xd4>
 800889c:	f04f 32ff 	mov.w	r2, #4294967295
 80088a0:	f1c3 0320 	rsb	r3, r3, #32
 80088a4:	fa22 f303 	lsr.w	r3, r2, r3
 80088a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80088ac:	401a      	ands	r2, r3
 80088ae:	f846 2c04 	str.w	r2, [r6, #-4]
 80088b2:	e7d3      	b.n	800885c <__hexnan+0xd4>
 80088b4:	3f04      	subs	r7, #4
 80088b6:	e7d1      	b.n	800885c <__hexnan+0xd4>
 80088b8:	2004      	movs	r0, #4
 80088ba:	b007      	add	sp, #28
 80088bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080088c0 <_localeconv_r>:
 80088c0:	4800      	ldr	r0, [pc, #0]	; (80088c4 <_localeconv_r+0x4>)
 80088c2:	4770      	bx	lr
 80088c4:	20000164 	.word	0x20000164

080088c8 <__retarget_lock_init_recursive>:
 80088c8:	4770      	bx	lr

080088ca <__retarget_lock_acquire_recursive>:
 80088ca:	4770      	bx	lr

080088cc <__retarget_lock_release_recursive>:
 80088cc:	4770      	bx	lr

080088ce <__swhatbuf_r>:
 80088ce:	b570      	push	{r4, r5, r6, lr}
 80088d0:	460e      	mov	r6, r1
 80088d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088d6:	2900      	cmp	r1, #0
 80088d8:	b096      	sub	sp, #88	; 0x58
 80088da:	4614      	mov	r4, r2
 80088dc:	461d      	mov	r5, r3
 80088de:	da08      	bge.n	80088f2 <__swhatbuf_r+0x24>
 80088e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	602a      	str	r2, [r5, #0]
 80088e8:	061a      	lsls	r2, r3, #24
 80088ea:	d410      	bmi.n	800890e <__swhatbuf_r+0x40>
 80088ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088f0:	e00e      	b.n	8008910 <__swhatbuf_r+0x42>
 80088f2:	466a      	mov	r2, sp
 80088f4:	f001 f9b6 	bl	8009c64 <_fstat_r>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	dbf1      	blt.n	80088e0 <__swhatbuf_r+0x12>
 80088fc:	9a01      	ldr	r2, [sp, #4]
 80088fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008902:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008906:	425a      	negs	r2, r3
 8008908:	415a      	adcs	r2, r3
 800890a:	602a      	str	r2, [r5, #0]
 800890c:	e7ee      	b.n	80088ec <__swhatbuf_r+0x1e>
 800890e:	2340      	movs	r3, #64	; 0x40
 8008910:	2000      	movs	r0, #0
 8008912:	6023      	str	r3, [r4, #0]
 8008914:	b016      	add	sp, #88	; 0x58
 8008916:	bd70      	pop	{r4, r5, r6, pc}

08008918 <__smakebuf_r>:
 8008918:	898b      	ldrh	r3, [r1, #12]
 800891a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800891c:	079d      	lsls	r5, r3, #30
 800891e:	4606      	mov	r6, r0
 8008920:	460c      	mov	r4, r1
 8008922:	d507      	bpl.n	8008934 <__smakebuf_r+0x1c>
 8008924:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	6123      	str	r3, [r4, #16]
 800892c:	2301      	movs	r3, #1
 800892e:	6163      	str	r3, [r4, #20]
 8008930:	b002      	add	sp, #8
 8008932:	bd70      	pop	{r4, r5, r6, pc}
 8008934:	ab01      	add	r3, sp, #4
 8008936:	466a      	mov	r2, sp
 8008938:	f7ff ffc9 	bl	80088ce <__swhatbuf_r>
 800893c:	9900      	ldr	r1, [sp, #0]
 800893e:	4605      	mov	r5, r0
 8008940:	4630      	mov	r0, r6
 8008942:	f000 fd95 	bl	8009470 <_malloc_r>
 8008946:	b948      	cbnz	r0, 800895c <__smakebuf_r+0x44>
 8008948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800894c:	059a      	lsls	r2, r3, #22
 800894e:	d4ef      	bmi.n	8008930 <__smakebuf_r+0x18>
 8008950:	f023 0303 	bic.w	r3, r3, #3
 8008954:	f043 0302 	orr.w	r3, r3, #2
 8008958:	81a3      	strh	r3, [r4, #12]
 800895a:	e7e3      	b.n	8008924 <__smakebuf_r+0xc>
 800895c:	4b0d      	ldr	r3, [pc, #52]	; (8008994 <__smakebuf_r+0x7c>)
 800895e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008960:	89a3      	ldrh	r3, [r4, #12]
 8008962:	6020      	str	r0, [r4, #0]
 8008964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008968:	81a3      	strh	r3, [r4, #12]
 800896a:	9b00      	ldr	r3, [sp, #0]
 800896c:	6163      	str	r3, [r4, #20]
 800896e:	9b01      	ldr	r3, [sp, #4]
 8008970:	6120      	str	r0, [r4, #16]
 8008972:	b15b      	cbz	r3, 800898c <__smakebuf_r+0x74>
 8008974:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008978:	4630      	mov	r0, r6
 800897a:	f001 f985 	bl	8009c88 <_isatty_r>
 800897e:	b128      	cbz	r0, 800898c <__smakebuf_r+0x74>
 8008980:	89a3      	ldrh	r3, [r4, #12]
 8008982:	f023 0303 	bic.w	r3, r3, #3
 8008986:	f043 0301 	orr.w	r3, r3, #1
 800898a:	81a3      	strh	r3, [r4, #12]
 800898c:	89a0      	ldrh	r0, [r4, #12]
 800898e:	4305      	orrs	r5, r0
 8008990:	81a5      	strh	r5, [r4, #12]
 8008992:	e7cd      	b.n	8008930 <__smakebuf_r+0x18>
 8008994:	08008041 	.word	0x08008041

08008998 <malloc>:
 8008998:	4b02      	ldr	r3, [pc, #8]	; (80089a4 <malloc+0xc>)
 800899a:	4601      	mov	r1, r0
 800899c:	6818      	ldr	r0, [r3, #0]
 800899e:	f000 bd67 	b.w	8009470 <_malloc_r>
 80089a2:	bf00      	nop
 80089a4:	2000000c 	.word	0x2000000c

080089a8 <__ascii_mbtowc>:
 80089a8:	b082      	sub	sp, #8
 80089aa:	b901      	cbnz	r1, 80089ae <__ascii_mbtowc+0x6>
 80089ac:	a901      	add	r1, sp, #4
 80089ae:	b142      	cbz	r2, 80089c2 <__ascii_mbtowc+0x1a>
 80089b0:	b14b      	cbz	r3, 80089c6 <__ascii_mbtowc+0x1e>
 80089b2:	7813      	ldrb	r3, [r2, #0]
 80089b4:	600b      	str	r3, [r1, #0]
 80089b6:	7812      	ldrb	r2, [r2, #0]
 80089b8:	1e10      	subs	r0, r2, #0
 80089ba:	bf18      	it	ne
 80089bc:	2001      	movne	r0, #1
 80089be:	b002      	add	sp, #8
 80089c0:	4770      	bx	lr
 80089c2:	4610      	mov	r0, r2
 80089c4:	e7fb      	b.n	80089be <__ascii_mbtowc+0x16>
 80089c6:	f06f 0001 	mvn.w	r0, #1
 80089ca:	e7f8      	b.n	80089be <__ascii_mbtowc+0x16>

080089cc <memcpy>:
 80089cc:	440a      	add	r2, r1
 80089ce:	4291      	cmp	r1, r2
 80089d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80089d4:	d100      	bne.n	80089d8 <memcpy+0xc>
 80089d6:	4770      	bx	lr
 80089d8:	b510      	push	{r4, lr}
 80089da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089e2:	4291      	cmp	r1, r2
 80089e4:	d1f9      	bne.n	80089da <memcpy+0xe>
 80089e6:	bd10      	pop	{r4, pc}

080089e8 <_Balloc>:
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80089ec:	4604      	mov	r4, r0
 80089ee:	460d      	mov	r5, r1
 80089f0:	b976      	cbnz	r6, 8008a10 <_Balloc+0x28>
 80089f2:	2010      	movs	r0, #16
 80089f4:	f7ff ffd0 	bl	8008998 <malloc>
 80089f8:	4602      	mov	r2, r0
 80089fa:	6260      	str	r0, [r4, #36]	; 0x24
 80089fc:	b920      	cbnz	r0, 8008a08 <_Balloc+0x20>
 80089fe:	4b18      	ldr	r3, [pc, #96]	; (8008a60 <_Balloc+0x78>)
 8008a00:	4818      	ldr	r0, [pc, #96]	; (8008a64 <_Balloc+0x7c>)
 8008a02:	2166      	movs	r1, #102	; 0x66
 8008a04:	f001 f8ee 	bl	8009be4 <__assert_func>
 8008a08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a0c:	6006      	str	r6, [r0, #0]
 8008a0e:	60c6      	str	r6, [r0, #12]
 8008a10:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008a12:	68f3      	ldr	r3, [r6, #12]
 8008a14:	b183      	cbz	r3, 8008a38 <_Balloc+0x50>
 8008a16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a18:	68db      	ldr	r3, [r3, #12]
 8008a1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a1e:	b9b8      	cbnz	r0, 8008a50 <_Balloc+0x68>
 8008a20:	2101      	movs	r1, #1
 8008a22:	fa01 f605 	lsl.w	r6, r1, r5
 8008a26:	1d72      	adds	r2, r6, #5
 8008a28:	0092      	lsls	r2, r2, #2
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f000 fc9d 	bl	800936a <_calloc_r>
 8008a30:	b160      	cbz	r0, 8008a4c <_Balloc+0x64>
 8008a32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a36:	e00e      	b.n	8008a56 <_Balloc+0x6e>
 8008a38:	2221      	movs	r2, #33	; 0x21
 8008a3a:	2104      	movs	r1, #4
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f000 fc94 	bl	800936a <_calloc_r>
 8008a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a44:	60f0      	str	r0, [r6, #12]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d1e4      	bne.n	8008a16 <_Balloc+0x2e>
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	bd70      	pop	{r4, r5, r6, pc}
 8008a50:	6802      	ldr	r2, [r0, #0]
 8008a52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a56:	2300      	movs	r3, #0
 8008a58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a5c:	e7f7      	b.n	8008a4e <_Balloc+0x66>
 8008a5e:	bf00      	nop
 8008a60:	0800a04e 	.word	0x0800a04e
 8008a64:	0800a1b0 	.word	0x0800a1b0

08008a68 <_Bfree>:
 8008a68:	b570      	push	{r4, r5, r6, lr}
 8008a6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	b976      	cbnz	r6, 8008a90 <_Bfree+0x28>
 8008a72:	2010      	movs	r0, #16
 8008a74:	f7ff ff90 	bl	8008998 <malloc>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	6268      	str	r0, [r5, #36]	; 0x24
 8008a7c:	b920      	cbnz	r0, 8008a88 <_Bfree+0x20>
 8008a7e:	4b09      	ldr	r3, [pc, #36]	; (8008aa4 <_Bfree+0x3c>)
 8008a80:	4809      	ldr	r0, [pc, #36]	; (8008aa8 <_Bfree+0x40>)
 8008a82:	218a      	movs	r1, #138	; 0x8a
 8008a84:	f001 f8ae 	bl	8009be4 <__assert_func>
 8008a88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a8c:	6006      	str	r6, [r0, #0]
 8008a8e:	60c6      	str	r6, [r0, #12]
 8008a90:	b13c      	cbz	r4, 8008aa2 <_Bfree+0x3a>
 8008a92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a94:	6862      	ldr	r2, [r4, #4]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a9c:	6021      	str	r1, [r4, #0]
 8008a9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008aa2:	bd70      	pop	{r4, r5, r6, pc}
 8008aa4:	0800a04e 	.word	0x0800a04e
 8008aa8:	0800a1b0 	.word	0x0800a1b0

08008aac <__multadd>:
 8008aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab0:	690d      	ldr	r5, [r1, #16]
 8008ab2:	4607      	mov	r7, r0
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	461e      	mov	r6, r3
 8008ab8:	f101 0c14 	add.w	ip, r1, #20
 8008abc:	2000      	movs	r0, #0
 8008abe:	f8dc 3000 	ldr.w	r3, [ip]
 8008ac2:	b299      	uxth	r1, r3
 8008ac4:	fb02 6101 	mla	r1, r2, r1, r6
 8008ac8:	0c1e      	lsrs	r6, r3, #16
 8008aca:	0c0b      	lsrs	r3, r1, #16
 8008acc:	fb02 3306 	mla	r3, r2, r6, r3
 8008ad0:	b289      	uxth	r1, r1
 8008ad2:	3001      	adds	r0, #1
 8008ad4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ad8:	4285      	cmp	r5, r0
 8008ada:	f84c 1b04 	str.w	r1, [ip], #4
 8008ade:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ae2:	dcec      	bgt.n	8008abe <__multadd+0x12>
 8008ae4:	b30e      	cbz	r6, 8008b2a <__multadd+0x7e>
 8008ae6:	68a3      	ldr	r3, [r4, #8]
 8008ae8:	42ab      	cmp	r3, r5
 8008aea:	dc19      	bgt.n	8008b20 <__multadd+0x74>
 8008aec:	6861      	ldr	r1, [r4, #4]
 8008aee:	4638      	mov	r0, r7
 8008af0:	3101      	adds	r1, #1
 8008af2:	f7ff ff79 	bl	80089e8 <_Balloc>
 8008af6:	4680      	mov	r8, r0
 8008af8:	b928      	cbnz	r0, 8008b06 <__multadd+0x5a>
 8008afa:	4602      	mov	r2, r0
 8008afc:	4b0c      	ldr	r3, [pc, #48]	; (8008b30 <__multadd+0x84>)
 8008afe:	480d      	ldr	r0, [pc, #52]	; (8008b34 <__multadd+0x88>)
 8008b00:	21b5      	movs	r1, #181	; 0xb5
 8008b02:	f001 f86f 	bl	8009be4 <__assert_func>
 8008b06:	6922      	ldr	r2, [r4, #16]
 8008b08:	3202      	adds	r2, #2
 8008b0a:	f104 010c 	add.w	r1, r4, #12
 8008b0e:	0092      	lsls	r2, r2, #2
 8008b10:	300c      	adds	r0, #12
 8008b12:	f7ff ff5b 	bl	80089cc <memcpy>
 8008b16:	4621      	mov	r1, r4
 8008b18:	4638      	mov	r0, r7
 8008b1a:	f7ff ffa5 	bl	8008a68 <_Bfree>
 8008b1e:	4644      	mov	r4, r8
 8008b20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b24:	3501      	adds	r5, #1
 8008b26:	615e      	str	r6, [r3, #20]
 8008b28:	6125      	str	r5, [r4, #16]
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b30:	0800a0c0 	.word	0x0800a0c0
 8008b34:	0800a1b0 	.word	0x0800a1b0

08008b38 <__s2b>:
 8008b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b3c:	460c      	mov	r4, r1
 8008b3e:	4615      	mov	r5, r2
 8008b40:	461f      	mov	r7, r3
 8008b42:	2209      	movs	r2, #9
 8008b44:	3308      	adds	r3, #8
 8008b46:	4606      	mov	r6, r0
 8008b48:	fb93 f3f2 	sdiv	r3, r3, r2
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	2201      	movs	r2, #1
 8008b50:	429a      	cmp	r2, r3
 8008b52:	db09      	blt.n	8008b68 <__s2b+0x30>
 8008b54:	4630      	mov	r0, r6
 8008b56:	f7ff ff47 	bl	80089e8 <_Balloc>
 8008b5a:	b940      	cbnz	r0, 8008b6e <__s2b+0x36>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	4b19      	ldr	r3, [pc, #100]	; (8008bc4 <__s2b+0x8c>)
 8008b60:	4819      	ldr	r0, [pc, #100]	; (8008bc8 <__s2b+0x90>)
 8008b62:	21ce      	movs	r1, #206	; 0xce
 8008b64:	f001 f83e 	bl	8009be4 <__assert_func>
 8008b68:	0052      	lsls	r2, r2, #1
 8008b6a:	3101      	adds	r1, #1
 8008b6c:	e7f0      	b.n	8008b50 <__s2b+0x18>
 8008b6e:	9b08      	ldr	r3, [sp, #32]
 8008b70:	6143      	str	r3, [r0, #20]
 8008b72:	2d09      	cmp	r5, #9
 8008b74:	f04f 0301 	mov.w	r3, #1
 8008b78:	6103      	str	r3, [r0, #16]
 8008b7a:	dd16      	ble.n	8008baa <__s2b+0x72>
 8008b7c:	f104 0909 	add.w	r9, r4, #9
 8008b80:	46c8      	mov	r8, r9
 8008b82:	442c      	add	r4, r5
 8008b84:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008b88:	4601      	mov	r1, r0
 8008b8a:	3b30      	subs	r3, #48	; 0x30
 8008b8c:	220a      	movs	r2, #10
 8008b8e:	4630      	mov	r0, r6
 8008b90:	f7ff ff8c 	bl	8008aac <__multadd>
 8008b94:	45a0      	cmp	r8, r4
 8008b96:	d1f5      	bne.n	8008b84 <__s2b+0x4c>
 8008b98:	f1a5 0408 	sub.w	r4, r5, #8
 8008b9c:	444c      	add	r4, r9
 8008b9e:	1b2d      	subs	r5, r5, r4
 8008ba0:	1963      	adds	r3, r4, r5
 8008ba2:	42bb      	cmp	r3, r7
 8008ba4:	db04      	blt.n	8008bb0 <__s2b+0x78>
 8008ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008baa:	340a      	adds	r4, #10
 8008bac:	2509      	movs	r5, #9
 8008bae:	e7f6      	b.n	8008b9e <__s2b+0x66>
 8008bb0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008bb4:	4601      	mov	r1, r0
 8008bb6:	3b30      	subs	r3, #48	; 0x30
 8008bb8:	220a      	movs	r2, #10
 8008bba:	4630      	mov	r0, r6
 8008bbc:	f7ff ff76 	bl	8008aac <__multadd>
 8008bc0:	e7ee      	b.n	8008ba0 <__s2b+0x68>
 8008bc2:	bf00      	nop
 8008bc4:	0800a0c0 	.word	0x0800a0c0
 8008bc8:	0800a1b0 	.word	0x0800a1b0

08008bcc <__hi0bits>:
 8008bcc:	0c03      	lsrs	r3, r0, #16
 8008bce:	041b      	lsls	r3, r3, #16
 8008bd0:	b9d3      	cbnz	r3, 8008c08 <__hi0bits+0x3c>
 8008bd2:	0400      	lsls	r0, r0, #16
 8008bd4:	2310      	movs	r3, #16
 8008bd6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008bda:	bf04      	itt	eq
 8008bdc:	0200      	lsleq	r0, r0, #8
 8008bde:	3308      	addeq	r3, #8
 8008be0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008be4:	bf04      	itt	eq
 8008be6:	0100      	lsleq	r0, r0, #4
 8008be8:	3304      	addeq	r3, #4
 8008bea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008bee:	bf04      	itt	eq
 8008bf0:	0080      	lsleq	r0, r0, #2
 8008bf2:	3302      	addeq	r3, #2
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	db05      	blt.n	8008c04 <__hi0bits+0x38>
 8008bf8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008bfc:	f103 0301 	add.w	r3, r3, #1
 8008c00:	bf08      	it	eq
 8008c02:	2320      	moveq	r3, #32
 8008c04:	4618      	mov	r0, r3
 8008c06:	4770      	bx	lr
 8008c08:	2300      	movs	r3, #0
 8008c0a:	e7e4      	b.n	8008bd6 <__hi0bits+0xa>

08008c0c <__lo0bits>:
 8008c0c:	6803      	ldr	r3, [r0, #0]
 8008c0e:	f013 0207 	ands.w	r2, r3, #7
 8008c12:	4601      	mov	r1, r0
 8008c14:	d00b      	beq.n	8008c2e <__lo0bits+0x22>
 8008c16:	07da      	lsls	r2, r3, #31
 8008c18:	d423      	bmi.n	8008c62 <__lo0bits+0x56>
 8008c1a:	0798      	lsls	r0, r3, #30
 8008c1c:	bf49      	itett	mi
 8008c1e:	085b      	lsrmi	r3, r3, #1
 8008c20:	089b      	lsrpl	r3, r3, #2
 8008c22:	2001      	movmi	r0, #1
 8008c24:	600b      	strmi	r3, [r1, #0]
 8008c26:	bf5c      	itt	pl
 8008c28:	600b      	strpl	r3, [r1, #0]
 8008c2a:	2002      	movpl	r0, #2
 8008c2c:	4770      	bx	lr
 8008c2e:	b298      	uxth	r0, r3
 8008c30:	b9a8      	cbnz	r0, 8008c5e <__lo0bits+0x52>
 8008c32:	0c1b      	lsrs	r3, r3, #16
 8008c34:	2010      	movs	r0, #16
 8008c36:	b2da      	uxtb	r2, r3
 8008c38:	b90a      	cbnz	r2, 8008c3e <__lo0bits+0x32>
 8008c3a:	3008      	adds	r0, #8
 8008c3c:	0a1b      	lsrs	r3, r3, #8
 8008c3e:	071a      	lsls	r2, r3, #28
 8008c40:	bf04      	itt	eq
 8008c42:	091b      	lsreq	r3, r3, #4
 8008c44:	3004      	addeq	r0, #4
 8008c46:	079a      	lsls	r2, r3, #30
 8008c48:	bf04      	itt	eq
 8008c4a:	089b      	lsreq	r3, r3, #2
 8008c4c:	3002      	addeq	r0, #2
 8008c4e:	07da      	lsls	r2, r3, #31
 8008c50:	d403      	bmi.n	8008c5a <__lo0bits+0x4e>
 8008c52:	085b      	lsrs	r3, r3, #1
 8008c54:	f100 0001 	add.w	r0, r0, #1
 8008c58:	d005      	beq.n	8008c66 <__lo0bits+0x5a>
 8008c5a:	600b      	str	r3, [r1, #0]
 8008c5c:	4770      	bx	lr
 8008c5e:	4610      	mov	r0, r2
 8008c60:	e7e9      	b.n	8008c36 <__lo0bits+0x2a>
 8008c62:	2000      	movs	r0, #0
 8008c64:	4770      	bx	lr
 8008c66:	2020      	movs	r0, #32
 8008c68:	4770      	bx	lr
	...

08008c6c <__i2b>:
 8008c6c:	b510      	push	{r4, lr}
 8008c6e:	460c      	mov	r4, r1
 8008c70:	2101      	movs	r1, #1
 8008c72:	f7ff feb9 	bl	80089e8 <_Balloc>
 8008c76:	4602      	mov	r2, r0
 8008c78:	b928      	cbnz	r0, 8008c86 <__i2b+0x1a>
 8008c7a:	4b05      	ldr	r3, [pc, #20]	; (8008c90 <__i2b+0x24>)
 8008c7c:	4805      	ldr	r0, [pc, #20]	; (8008c94 <__i2b+0x28>)
 8008c7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008c82:	f000 ffaf 	bl	8009be4 <__assert_func>
 8008c86:	2301      	movs	r3, #1
 8008c88:	6144      	str	r4, [r0, #20]
 8008c8a:	6103      	str	r3, [r0, #16]
 8008c8c:	bd10      	pop	{r4, pc}
 8008c8e:	bf00      	nop
 8008c90:	0800a0c0 	.word	0x0800a0c0
 8008c94:	0800a1b0 	.word	0x0800a1b0

08008c98 <__multiply>:
 8008c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c9c:	4691      	mov	r9, r2
 8008c9e:	690a      	ldr	r2, [r1, #16]
 8008ca0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	bfb8      	it	lt
 8008ca8:	460b      	movlt	r3, r1
 8008caa:	460c      	mov	r4, r1
 8008cac:	bfbc      	itt	lt
 8008cae:	464c      	movlt	r4, r9
 8008cb0:	4699      	movlt	r9, r3
 8008cb2:	6927      	ldr	r7, [r4, #16]
 8008cb4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008cb8:	68a3      	ldr	r3, [r4, #8]
 8008cba:	6861      	ldr	r1, [r4, #4]
 8008cbc:	eb07 060a 	add.w	r6, r7, sl
 8008cc0:	42b3      	cmp	r3, r6
 8008cc2:	b085      	sub	sp, #20
 8008cc4:	bfb8      	it	lt
 8008cc6:	3101      	addlt	r1, #1
 8008cc8:	f7ff fe8e 	bl	80089e8 <_Balloc>
 8008ccc:	b930      	cbnz	r0, 8008cdc <__multiply+0x44>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	4b44      	ldr	r3, [pc, #272]	; (8008de4 <__multiply+0x14c>)
 8008cd2:	4845      	ldr	r0, [pc, #276]	; (8008de8 <__multiply+0x150>)
 8008cd4:	f240 115d 	movw	r1, #349	; 0x15d
 8008cd8:	f000 ff84 	bl	8009be4 <__assert_func>
 8008cdc:	f100 0514 	add.w	r5, r0, #20
 8008ce0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ce4:	462b      	mov	r3, r5
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	4543      	cmp	r3, r8
 8008cea:	d321      	bcc.n	8008d30 <__multiply+0x98>
 8008cec:	f104 0314 	add.w	r3, r4, #20
 8008cf0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008cf4:	f109 0314 	add.w	r3, r9, #20
 8008cf8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008cfc:	9202      	str	r2, [sp, #8]
 8008cfe:	1b3a      	subs	r2, r7, r4
 8008d00:	3a15      	subs	r2, #21
 8008d02:	f022 0203 	bic.w	r2, r2, #3
 8008d06:	3204      	adds	r2, #4
 8008d08:	f104 0115 	add.w	r1, r4, #21
 8008d0c:	428f      	cmp	r7, r1
 8008d0e:	bf38      	it	cc
 8008d10:	2204      	movcc	r2, #4
 8008d12:	9201      	str	r2, [sp, #4]
 8008d14:	9a02      	ldr	r2, [sp, #8]
 8008d16:	9303      	str	r3, [sp, #12]
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	d80c      	bhi.n	8008d36 <__multiply+0x9e>
 8008d1c:	2e00      	cmp	r6, #0
 8008d1e:	dd03      	ble.n	8008d28 <__multiply+0x90>
 8008d20:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d05a      	beq.n	8008dde <__multiply+0x146>
 8008d28:	6106      	str	r6, [r0, #16]
 8008d2a:	b005      	add	sp, #20
 8008d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d30:	f843 2b04 	str.w	r2, [r3], #4
 8008d34:	e7d8      	b.n	8008ce8 <__multiply+0x50>
 8008d36:	f8b3 a000 	ldrh.w	sl, [r3]
 8008d3a:	f1ba 0f00 	cmp.w	sl, #0
 8008d3e:	d024      	beq.n	8008d8a <__multiply+0xf2>
 8008d40:	f104 0e14 	add.w	lr, r4, #20
 8008d44:	46a9      	mov	r9, r5
 8008d46:	f04f 0c00 	mov.w	ip, #0
 8008d4a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008d4e:	f8d9 1000 	ldr.w	r1, [r9]
 8008d52:	fa1f fb82 	uxth.w	fp, r2
 8008d56:	b289      	uxth	r1, r1
 8008d58:	fb0a 110b 	mla	r1, sl, fp, r1
 8008d5c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008d60:	f8d9 2000 	ldr.w	r2, [r9]
 8008d64:	4461      	add	r1, ip
 8008d66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d6a:	fb0a c20b 	mla	r2, sl, fp, ip
 8008d6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d72:	b289      	uxth	r1, r1
 8008d74:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008d78:	4577      	cmp	r7, lr
 8008d7a:	f849 1b04 	str.w	r1, [r9], #4
 8008d7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d82:	d8e2      	bhi.n	8008d4a <__multiply+0xb2>
 8008d84:	9a01      	ldr	r2, [sp, #4]
 8008d86:	f845 c002 	str.w	ip, [r5, r2]
 8008d8a:	9a03      	ldr	r2, [sp, #12]
 8008d8c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008d90:	3304      	adds	r3, #4
 8008d92:	f1b9 0f00 	cmp.w	r9, #0
 8008d96:	d020      	beq.n	8008dda <__multiply+0x142>
 8008d98:	6829      	ldr	r1, [r5, #0]
 8008d9a:	f104 0c14 	add.w	ip, r4, #20
 8008d9e:	46ae      	mov	lr, r5
 8008da0:	f04f 0a00 	mov.w	sl, #0
 8008da4:	f8bc b000 	ldrh.w	fp, [ip]
 8008da8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008dac:	fb09 220b 	mla	r2, r9, fp, r2
 8008db0:	4492      	add	sl, r2
 8008db2:	b289      	uxth	r1, r1
 8008db4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008db8:	f84e 1b04 	str.w	r1, [lr], #4
 8008dbc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008dc0:	f8be 1000 	ldrh.w	r1, [lr]
 8008dc4:	0c12      	lsrs	r2, r2, #16
 8008dc6:	fb09 1102 	mla	r1, r9, r2, r1
 8008dca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008dce:	4567      	cmp	r7, ip
 8008dd0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008dd4:	d8e6      	bhi.n	8008da4 <__multiply+0x10c>
 8008dd6:	9a01      	ldr	r2, [sp, #4]
 8008dd8:	50a9      	str	r1, [r5, r2]
 8008dda:	3504      	adds	r5, #4
 8008ddc:	e79a      	b.n	8008d14 <__multiply+0x7c>
 8008dde:	3e01      	subs	r6, #1
 8008de0:	e79c      	b.n	8008d1c <__multiply+0x84>
 8008de2:	bf00      	nop
 8008de4:	0800a0c0 	.word	0x0800a0c0
 8008de8:	0800a1b0 	.word	0x0800a1b0

08008dec <__pow5mult>:
 8008dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df0:	4615      	mov	r5, r2
 8008df2:	f012 0203 	ands.w	r2, r2, #3
 8008df6:	4606      	mov	r6, r0
 8008df8:	460f      	mov	r7, r1
 8008dfa:	d007      	beq.n	8008e0c <__pow5mult+0x20>
 8008dfc:	4c25      	ldr	r4, [pc, #148]	; (8008e94 <__pow5mult+0xa8>)
 8008dfe:	3a01      	subs	r2, #1
 8008e00:	2300      	movs	r3, #0
 8008e02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e06:	f7ff fe51 	bl	8008aac <__multadd>
 8008e0a:	4607      	mov	r7, r0
 8008e0c:	10ad      	asrs	r5, r5, #2
 8008e0e:	d03d      	beq.n	8008e8c <__pow5mult+0xa0>
 8008e10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e12:	b97c      	cbnz	r4, 8008e34 <__pow5mult+0x48>
 8008e14:	2010      	movs	r0, #16
 8008e16:	f7ff fdbf 	bl	8008998 <malloc>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	6270      	str	r0, [r6, #36]	; 0x24
 8008e1e:	b928      	cbnz	r0, 8008e2c <__pow5mult+0x40>
 8008e20:	4b1d      	ldr	r3, [pc, #116]	; (8008e98 <__pow5mult+0xac>)
 8008e22:	481e      	ldr	r0, [pc, #120]	; (8008e9c <__pow5mult+0xb0>)
 8008e24:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e28:	f000 fedc 	bl	8009be4 <__assert_func>
 8008e2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e30:	6004      	str	r4, [r0, #0]
 8008e32:	60c4      	str	r4, [r0, #12]
 8008e34:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008e38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e3c:	b94c      	cbnz	r4, 8008e52 <__pow5mult+0x66>
 8008e3e:	f240 2171 	movw	r1, #625	; 0x271
 8008e42:	4630      	mov	r0, r6
 8008e44:	f7ff ff12 	bl	8008c6c <__i2b>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e4e:	4604      	mov	r4, r0
 8008e50:	6003      	str	r3, [r0, #0]
 8008e52:	f04f 0900 	mov.w	r9, #0
 8008e56:	07eb      	lsls	r3, r5, #31
 8008e58:	d50a      	bpl.n	8008e70 <__pow5mult+0x84>
 8008e5a:	4639      	mov	r1, r7
 8008e5c:	4622      	mov	r2, r4
 8008e5e:	4630      	mov	r0, r6
 8008e60:	f7ff ff1a 	bl	8008c98 <__multiply>
 8008e64:	4639      	mov	r1, r7
 8008e66:	4680      	mov	r8, r0
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f7ff fdfd 	bl	8008a68 <_Bfree>
 8008e6e:	4647      	mov	r7, r8
 8008e70:	106d      	asrs	r5, r5, #1
 8008e72:	d00b      	beq.n	8008e8c <__pow5mult+0xa0>
 8008e74:	6820      	ldr	r0, [r4, #0]
 8008e76:	b938      	cbnz	r0, 8008e88 <__pow5mult+0x9c>
 8008e78:	4622      	mov	r2, r4
 8008e7a:	4621      	mov	r1, r4
 8008e7c:	4630      	mov	r0, r6
 8008e7e:	f7ff ff0b 	bl	8008c98 <__multiply>
 8008e82:	6020      	str	r0, [r4, #0]
 8008e84:	f8c0 9000 	str.w	r9, [r0]
 8008e88:	4604      	mov	r4, r0
 8008e8a:	e7e4      	b.n	8008e56 <__pow5mult+0x6a>
 8008e8c:	4638      	mov	r0, r7
 8008e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e92:	bf00      	nop
 8008e94:	0800a300 	.word	0x0800a300
 8008e98:	0800a04e 	.word	0x0800a04e
 8008e9c:	0800a1b0 	.word	0x0800a1b0

08008ea0 <__lshift>:
 8008ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea4:	460c      	mov	r4, r1
 8008ea6:	6849      	ldr	r1, [r1, #4]
 8008ea8:	6923      	ldr	r3, [r4, #16]
 8008eaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eae:	68a3      	ldr	r3, [r4, #8]
 8008eb0:	4607      	mov	r7, r0
 8008eb2:	4691      	mov	r9, r2
 8008eb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008eb8:	f108 0601 	add.w	r6, r8, #1
 8008ebc:	42b3      	cmp	r3, r6
 8008ebe:	db0b      	blt.n	8008ed8 <__lshift+0x38>
 8008ec0:	4638      	mov	r0, r7
 8008ec2:	f7ff fd91 	bl	80089e8 <_Balloc>
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	b948      	cbnz	r0, 8008ede <__lshift+0x3e>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	4b2a      	ldr	r3, [pc, #168]	; (8008f78 <__lshift+0xd8>)
 8008ece:	482b      	ldr	r0, [pc, #172]	; (8008f7c <__lshift+0xdc>)
 8008ed0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008ed4:	f000 fe86 	bl	8009be4 <__assert_func>
 8008ed8:	3101      	adds	r1, #1
 8008eda:	005b      	lsls	r3, r3, #1
 8008edc:	e7ee      	b.n	8008ebc <__lshift+0x1c>
 8008ede:	2300      	movs	r3, #0
 8008ee0:	f100 0114 	add.w	r1, r0, #20
 8008ee4:	f100 0210 	add.w	r2, r0, #16
 8008ee8:	4618      	mov	r0, r3
 8008eea:	4553      	cmp	r3, sl
 8008eec:	db37      	blt.n	8008f5e <__lshift+0xbe>
 8008eee:	6920      	ldr	r0, [r4, #16]
 8008ef0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ef4:	f104 0314 	add.w	r3, r4, #20
 8008ef8:	f019 091f 	ands.w	r9, r9, #31
 8008efc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f00:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f04:	d02f      	beq.n	8008f66 <__lshift+0xc6>
 8008f06:	f1c9 0e20 	rsb	lr, r9, #32
 8008f0a:	468a      	mov	sl, r1
 8008f0c:	f04f 0c00 	mov.w	ip, #0
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	fa02 f209 	lsl.w	r2, r2, r9
 8008f16:	ea42 020c 	orr.w	r2, r2, ip
 8008f1a:	f84a 2b04 	str.w	r2, [sl], #4
 8008f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f22:	4298      	cmp	r0, r3
 8008f24:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008f28:	d8f2      	bhi.n	8008f10 <__lshift+0x70>
 8008f2a:	1b03      	subs	r3, r0, r4
 8008f2c:	3b15      	subs	r3, #21
 8008f2e:	f023 0303 	bic.w	r3, r3, #3
 8008f32:	3304      	adds	r3, #4
 8008f34:	f104 0215 	add.w	r2, r4, #21
 8008f38:	4290      	cmp	r0, r2
 8008f3a:	bf38      	it	cc
 8008f3c:	2304      	movcc	r3, #4
 8008f3e:	f841 c003 	str.w	ip, [r1, r3]
 8008f42:	f1bc 0f00 	cmp.w	ip, #0
 8008f46:	d001      	beq.n	8008f4c <__lshift+0xac>
 8008f48:	f108 0602 	add.w	r6, r8, #2
 8008f4c:	3e01      	subs	r6, #1
 8008f4e:	4638      	mov	r0, r7
 8008f50:	612e      	str	r6, [r5, #16]
 8008f52:	4621      	mov	r1, r4
 8008f54:	f7ff fd88 	bl	8008a68 <_Bfree>
 8008f58:	4628      	mov	r0, r5
 8008f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f62:	3301      	adds	r3, #1
 8008f64:	e7c1      	b.n	8008eea <__lshift+0x4a>
 8008f66:	3904      	subs	r1, #4
 8008f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f70:	4298      	cmp	r0, r3
 8008f72:	d8f9      	bhi.n	8008f68 <__lshift+0xc8>
 8008f74:	e7ea      	b.n	8008f4c <__lshift+0xac>
 8008f76:	bf00      	nop
 8008f78:	0800a0c0 	.word	0x0800a0c0
 8008f7c:	0800a1b0 	.word	0x0800a1b0

08008f80 <__mcmp>:
 8008f80:	b530      	push	{r4, r5, lr}
 8008f82:	6902      	ldr	r2, [r0, #16]
 8008f84:	690c      	ldr	r4, [r1, #16]
 8008f86:	1b12      	subs	r2, r2, r4
 8008f88:	d10e      	bne.n	8008fa8 <__mcmp+0x28>
 8008f8a:	f100 0314 	add.w	r3, r0, #20
 8008f8e:	3114      	adds	r1, #20
 8008f90:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008f94:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008f98:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008f9c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008fa0:	42a5      	cmp	r5, r4
 8008fa2:	d003      	beq.n	8008fac <__mcmp+0x2c>
 8008fa4:	d305      	bcc.n	8008fb2 <__mcmp+0x32>
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	4610      	mov	r0, r2
 8008faa:	bd30      	pop	{r4, r5, pc}
 8008fac:	4283      	cmp	r3, r0
 8008fae:	d3f3      	bcc.n	8008f98 <__mcmp+0x18>
 8008fb0:	e7fa      	b.n	8008fa8 <__mcmp+0x28>
 8008fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb6:	e7f7      	b.n	8008fa8 <__mcmp+0x28>

08008fb8 <__mdiff>:
 8008fb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fbc:	460c      	mov	r4, r1
 8008fbe:	4606      	mov	r6, r0
 8008fc0:	4611      	mov	r1, r2
 8008fc2:	4620      	mov	r0, r4
 8008fc4:	4690      	mov	r8, r2
 8008fc6:	f7ff ffdb 	bl	8008f80 <__mcmp>
 8008fca:	1e05      	subs	r5, r0, #0
 8008fcc:	d110      	bne.n	8008ff0 <__mdiff+0x38>
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	f7ff fd09 	bl	80089e8 <_Balloc>
 8008fd6:	b930      	cbnz	r0, 8008fe6 <__mdiff+0x2e>
 8008fd8:	4b3a      	ldr	r3, [pc, #232]	; (80090c4 <__mdiff+0x10c>)
 8008fda:	4602      	mov	r2, r0
 8008fdc:	f240 2132 	movw	r1, #562	; 0x232
 8008fe0:	4839      	ldr	r0, [pc, #228]	; (80090c8 <__mdiff+0x110>)
 8008fe2:	f000 fdff 	bl	8009be4 <__assert_func>
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff0:	bfa4      	itt	ge
 8008ff2:	4643      	movge	r3, r8
 8008ff4:	46a0      	movge	r8, r4
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008ffc:	bfa6      	itte	ge
 8008ffe:	461c      	movge	r4, r3
 8009000:	2500      	movge	r5, #0
 8009002:	2501      	movlt	r5, #1
 8009004:	f7ff fcf0 	bl	80089e8 <_Balloc>
 8009008:	b920      	cbnz	r0, 8009014 <__mdiff+0x5c>
 800900a:	4b2e      	ldr	r3, [pc, #184]	; (80090c4 <__mdiff+0x10c>)
 800900c:	4602      	mov	r2, r0
 800900e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009012:	e7e5      	b.n	8008fe0 <__mdiff+0x28>
 8009014:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009018:	6926      	ldr	r6, [r4, #16]
 800901a:	60c5      	str	r5, [r0, #12]
 800901c:	f104 0914 	add.w	r9, r4, #20
 8009020:	f108 0514 	add.w	r5, r8, #20
 8009024:	f100 0e14 	add.w	lr, r0, #20
 8009028:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800902c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009030:	f108 0210 	add.w	r2, r8, #16
 8009034:	46f2      	mov	sl, lr
 8009036:	2100      	movs	r1, #0
 8009038:	f859 3b04 	ldr.w	r3, [r9], #4
 800903c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009040:	fa1f f883 	uxth.w	r8, r3
 8009044:	fa11 f18b 	uxtah	r1, r1, fp
 8009048:	0c1b      	lsrs	r3, r3, #16
 800904a:	eba1 0808 	sub.w	r8, r1, r8
 800904e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009052:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009056:	fa1f f888 	uxth.w	r8, r8
 800905a:	1419      	asrs	r1, r3, #16
 800905c:	454e      	cmp	r6, r9
 800905e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009062:	f84a 3b04 	str.w	r3, [sl], #4
 8009066:	d8e7      	bhi.n	8009038 <__mdiff+0x80>
 8009068:	1b33      	subs	r3, r6, r4
 800906a:	3b15      	subs	r3, #21
 800906c:	f023 0303 	bic.w	r3, r3, #3
 8009070:	3304      	adds	r3, #4
 8009072:	3415      	adds	r4, #21
 8009074:	42a6      	cmp	r6, r4
 8009076:	bf38      	it	cc
 8009078:	2304      	movcc	r3, #4
 800907a:	441d      	add	r5, r3
 800907c:	4473      	add	r3, lr
 800907e:	469e      	mov	lr, r3
 8009080:	462e      	mov	r6, r5
 8009082:	4566      	cmp	r6, ip
 8009084:	d30e      	bcc.n	80090a4 <__mdiff+0xec>
 8009086:	f10c 0203 	add.w	r2, ip, #3
 800908a:	1b52      	subs	r2, r2, r5
 800908c:	f022 0203 	bic.w	r2, r2, #3
 8009090:	3d03      	subs	r5, #3
 8009092:	45ac      	cmp	ip, r5
 8009094:	bf38      	it	cc
 8009096:	2200      	movcc	r2, #0
 8009098:	441a      	add	r2, r3
 800909a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800909e:	b17b      	cbz	r3, 80090c0 <__mdiff+0x108>
 80090a0:	6107      	str	r7, [r0, #16]
 80090a2:	e7a3      	b.n	8008fec <__mdiff+0x34>
 80090a4:	f856 8b04 	ldr.w	r8, [r6], #4
 80090a8:	fa11 f288 	uxtah	r2, r1, r8
 80090ac:	1414      	asrs	r4, r2, #16
 80090ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80090b2:	b292      	uxth	r2, r2
 80090b4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80090b8:	f84e 2b04 	str.w	r2, [lr], #4
 80090bc:	1421      	asrs	r1, r4, #16
 80090be:	e7e0      	b.n	8009082 <__mdiff+0xca>
 80090c0:	3f01      	subs	r7, #1
 80090c2:	e7ea      	b.n	800909a <__mdiff+0xe2>
 80090c4:	0800a0c0 	.word	0x0800a0c0
 80090c8:	0800a1b0 	.word	0x0800a1b0

080090cc <__ulp>:
 80090cc:	b082      	sub	sp, #8
 80090ce:	ed8d 0b00 	vstr	d0, [sp]
 80090d2:	9b01      	ldr	r3, [sp, #4]
 80090d4:	4912      	ldr	r1, [pc, #72]	; (8009120 <__ulp+0x54>)
 80090d6:	4019      	ands	r1, r3
 80090d8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80090dc:	2900      	cmp	r1, #0
 80090de:	dd05      	ble.n	80090ec <__ulp+0x20>
 80090e0:	2200      	movs	r2, #0
 80090e2:	460b      	mov	r3, r1
 80090e4:	ec43 2b10 	vmov	d0, r2, r3
 80090e8:	b002      	add	sp, #8
 80090ea:	4770      	bx	lr
 80090ec:	4249      	negs	r1, r1
 80090ee:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80090f2:	ea4f 5021 	mov.w	r0, r1, asr #20
 80090f6:	f04f 0200 	mov.w	r2, #0
 80090fa:	f04f 0300 	mov.w	r3, #0
 80090fe:	da04      	bge.n	800910a <__ulp+0x3e>
 8009100:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009104:	fa41 f300 	asr.w	r3, r1, r0
 8009108:	e7ec      	b.n	80090e4 <__ulp+0x18>
 800910a:	f1a0 0114 	sub.w	r1, r0, #20
 800910e:	291e      	cmp	r1, #30
 8009110:	bfda      	itte	le
 8009112:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009116:	fa20 f101 	lsrle.w	r1, r0, r1
 800911a:	2101      	movgt	r1, #1
 800911c:	460a      	mov	r2, r1
 800911e:	e7e1      	b.n	80090e4 <__ulp+0x18>
 8009120:	7ff00000 	.word	0x7ff00000

08009124 <__b2d>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	6905      	ldr	r5, [r0, #16]
 8009128:	f100 0714 	add.w	r7, r0, #20
 800912c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009130:	1f2e      	subs	r6, r5, #4
 8009132:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009136:	4620      	mov	r0, r4
 8009138:	f7ff fd48 	bl	8008bcc <__hi0bits>
 800913c:	f1c0 0320 	rsb	r3, r0, #32
 8009140:	280a      	cmp	r0, #10
 8009142:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80091c0 <__b2d+0x9c>
 8009146:	600b      	str	r3, [r1, #0]
 8009148:	dc14      	bgt.n	8009174 <__b2d+0x50>
 800914a:	f1c0 0e0b 	rsb	lr, r0, #11
 800914e:	fa24 f10e 	lsr.w	r1, r4, lr
 8009152:	42b7      	cmp	r7, r6
 8009154:	ea41 030c 	orr.w	r3, r1, ip
 8009158:	bf34      	ite	cc
 800915a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800915e:	2100      	movcs	r1, #0
 8009160:	3015      	adds	r0, #21
 8009162:	fa04 f000 	lsl.w	r0, r4, r0
 8009166:	fa21 f10e 	lsr.w	r1, r1, lr
 800916a:	ea40 0201 	orr.w	r2, r0, r1
 800916e:	ec43 2b10 	vmov	d0, r2, r3
 8009172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009174:	42b7      	cmp	r7, r6
 8009176:	bf3a      	itte	cc
 8009178:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800917c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009180:	2100      	movcs	r1, #0
 8009182:	380b      	subs	r0, #11
 8009184:	d017      	beq.n	80091b6 <__b2d+0x92>
 8009186:	f1c0 0c20 	rsb	ip, r0, #32
 800918a:	fa04 f500 	lsl.w	r5, r4, r0
 800918e:	42be      	cmp	r6, r7
 8009190:	fa21 f40c 	lsr.w	r4, r1, ip
 8009194:	ea45 0504 	orr.w	r5, r5, r4
 8009198:	bf8c      	ite	hi
 800919a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800919e:	2400      	movls	r4, #0
 80091a0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80091a4:	fa01 f000 	lsl.w	r0, r1, r0
 80091a8:	fa24 f40c 	lsr.w	r4, r4, ip
 80091ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80091b0:	ea40 0204 	orr.w	r2, r0, r4
 80091b4:	e7db      	b.n	800916e <__b2d+0x4a>
 80091b6:	ea44 030c 	orr.w	r3, r4, ip
 80091ba:	460a      	mov	r2, r1
 80091bc:	e7d7      	b.n	800916e <__b2d+0x4a>
 80091be:	bf00      	nop
 80091c0:	3ff00000 	.word	0x3ff00000

080091c4 <__d2b>:
 80091c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091c8:	4689      	mov	r9, r1
 80091ca:	2101      	movs	r1, #1
 80091cc:	ec57 6b10 	vmov	r6, r7, d0
 80091d0:	4690      	mov	r8, r2
 80091d2:	f7ff fc09 	bl	80089e8 <_Balloc>
 80091d6:	4604      	mov	r4, r0
 80091d8:	b930      	cbnz	r0, 80091e8 <__d2b+0x24>
 80091da:	4602      	mov	r2, r0
 80091dc:	4b25      	ldr	r3, [pc, #148]	; (8009274 <__d2b+0xb0>)
 80091de:	4826      	ldr	r0, [pc, #152]	; (8009278 <__d2b+0xb4>)
 80091e0:	f240 310a 	movw	r1, #778	; 0x30a
 80091e4:	f000 fcfe 	bl	8009be4 <__assert_func>
 80091e8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80091ec:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091f0:	bb35      	cbnz	r5, 8009240 <__d2b+0x7c>
 80091f2:	2e00      	cmp	r6, #0
 80091f4:	9301      	str	r3, [sp, #4]
 80091f6:	d028      	beq.n	800924a <__d2b+0x86>
 80091f8:	4668      	mov	r0, sp
 80091fa:	9600      	str	r6, [sp, #0]
 80091fc:	f7ff fd06 	bl	8008c0c <__lo0bits>
 8009200:	9900      	ldr	r1, [sp, #0]
 8009202:	b300      	cbz	r0, 8009246 <__d2b+0x82>
 8009204:	9a01      	ldr	r2, [sp, #4]
 8009206:	f1c0 0320 	rsb	r3, r0, #32
 800920a:	fa02 f303 	lsl.w	r3, r2, r3
 800920e:	430b      	orrs	r3, r1
 8009210:	40c2      	lsrs	r2, r0
 8009212:	6163      	str	r3, [r4, #20]
 8009214:	9201      	str	r2, [sp, #4]
 8009216:	9b01      	ldr	r3, [sp, #4]
 8009218:	61a3      	str	r3, [r4, #24]
 800921a:	2b00      	cmp	r3, #0
 800921c:	bf14      	ite	ne
 800921e:	2202      	movne	r2, #2
 8009220:	2201      	moveq	r2, #1
 8009222:	6122      	str	r2, [r4, #16]
 8009224:	b1d5      	cbz	r5, 800925c <__d2b+0x98>
 8009226:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800922a:	4405      	add	r5, r0
 800922c:	f8c9 5000 	str.w	r5, [r9]
 8009230:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009234:	f8c8 0000 	str.w	r0, [r8]
 8009238:	4620      	mov	r0, r4
 800923a:	b003      	add	sp, #12
 800923c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009240:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009244:	e7d5      	b.n	80091f2 <__d2b+0x2e>
 8009246:	6161      	str	r1, [r4, #20]
 8009248:	e7e5      	b.n	8009216 <__d2b+0x52>
 800924a:	a801      	add	r0, sp, #4
 800924c:	f7ff fcde 	bl	8008c0c <__lo0bits>
 8009250:	9b01      	ldr	r3, [sp, #4]
 8009252:	6163      	str	r3, [r4, #20]
 8009254:	2201      	movs	r2, #1
 8009256:	6122      	str	r2, [r4, #16]
 8009258:	3020      	adds	r0, #32
 800925a:	e7e3      	b.n	8009224 <__d2b+0x60>
 800925c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009260:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009264:	f8c9 0000 	str.w	r0, [r9]
 8009268:	6918      	ldr	r0, [r3, #16]
 800926a:	f7ff fcaf 	bl	8008bcc <__hi0bits>
 800926e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009272:	e7df      	b.n	8009234 <__d2b+0x70>
 8009274:	0800a0c0 	.word	0x0800a0c0
 8009278:	0800a1b0 	.word	0x0800a1b0

0800927c <__ratio>:
 800927c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009280:	4688      	mov	r8, r1
 8009282:	4669      	mov	r1, sp
 8009284:	4681      	mov	r9, r0
 8009286:	f7ff ff4d 	bl	8009124 <__b2d>
 800928a:	a901      	add	r1, sp, #4
 800928c:	4640      	mov	r0, r8
 800928e:	ec55 4b10 	vmov	r4, r5, d0
 8009292:	f7ff ff47 	bl	8009124 <__b2d>
 8009296:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800929a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800929e:	eba3 0c02 	sub.w	ip, r3, r2
 80092a2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80092a6:	1a9b      	subs	r3, r3, r2
 80092a8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80092ac:	ec51 0b10 	vmov	r0, r1, d0
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	bfd6      	itet	le
 80092b4:	460a      	movle	r2, r1
 80092b6:	462a      	movgt	r2, r5
 80092b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80092bc:	468b      	mov	fp, r1
 80092be:	462f      	mov	r7, r5
 80092c0:	bfd4      	ite	le
 80092c2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80092c6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80092ca:	4620      	mov	r0, r4
 80092cc:	ee10 2a10 	vmov	r2, s0
 80092d0:	465b      	mov	r3, fp
 80092d2:	4639      	mov	r1, r7
 80092d4:	f7f7 faba 	bl	800084c <__aeabi_ddiv>
 80092d8:	ec41 0b10 	vmov	d0, r0, r1
 80092dc:	b003      	add	sp, #12
 80092de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092e2 <__copybits>:
 80092e2:	3901      	subs	r1, #1
 80092e4:	b570      	push	{r4, r5, r6, lr}
 80092e6:	1149      	asrs	r1, r1, #5
 80092e8:	6914      	ldr	r4, [r2, #16]
 80092ea:	3101      	adds	r1, #1
 80092ec:	f102 0314 	add.w	r3, r2, #20
 80092f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092f4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092f8:	1f05      	subs	r5, r0, #4
 80092fa:	42a3      	cmp	r3, r4
 80092fc:	d30c      	bcc.n	8009318 <__copybits+0x36>
 80092fe:	1aa3      	subs	r3, r4, r2
 8009300:	3b11      	subs	r3, #17
 8009302:	f023 0303 	bic.w	r3, r3, #3
 8009306:	3211      	adds	r2, #17
 8009308:	42a2      	cmp	r2, r4
 800930a:	bf88      	it	hi
 800930c:	2300      	movhi	r3, #0
 800930e:	4418      	add	r0, r3
 8009310:	2300      	movs	r3, #0
 8009312:	4288      	cmp	r0, r1
 8009314:	d305      	bcc.n	8009322 <__copybits+0x40>
 8009316:	bd70      	pop	{r4, r5, r6, pc}
 8009318:	f853 6b04 	ldr.w	r6, [r3], #4
 800931c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009320:	e7eb      	b.n	80092fa <__copybits+0x18>
 8009322:	f840 3b04 	str.w	r3, [r0], #4
 8009326:	e7f4      	b.n	8009312 <__copybits+0x30>

08009328 <__any_on>:
 8009328:	f100 0214 	add.w	r2, r0, #20
 800932c:	6900      	ldr	r0, [r0, #16]
 800932e:	114b      	asrs	r3, r1, #5
 8009330:	4298      	cmp	r0, r3
 8009332:	b510      	push	{r4, lr}
 8009334:	db11      	blt.n	800935a <__any_on+0x32>
 8009336:	dd0a      	ble.n	800934e <__any_on+0x26>
 8009338:	f011 011f 	ands.w	r1, r1, #31
 800933c:	d007      	beq.n	800934e <__any_on+0x26>
 800933e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009342:	fa24 f001 	lsr.w	r0, r4, r1
 8009346:	fa00 f101 	lsl.w	r1, r0, r1
 800934a:	428c      	cmp	r4, r1
 800934c:	d10b      	bne.n	8009366 <__any_on+0x3e>
 800934e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009352:	4293      	cmp	r3, r2
 8009354:	d803      	bhi.n	800935e <__any_on+0x36>
 8009356:	2000      	movs	r0, #0
 8009358:	bd10      	pop	{r4, pc}
 800935a:	4603      	mov	r3, r0
 800935c:	e7f7      	b.n	800934e <__any_on+0x26>
 800935e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009362:	2900      	cmp	r1, #0
 8009364:	d0f5      	beq.n	8009352 <__any_on+0x2a>
 8009366:	2001      	movs	r0, #1
 8009368:	e7f6      	b.n	8009358 <__any_on+0x30>

0800936a <_calloc_r>:
 800936a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800936c:	fba1 2402 	umull	r2, r4, r1, r2
 8009370:	b94c      	cbnz	r4, 8009386 <_calloc_r+0x1c>
 8009372:	4611      	mov	r1, r2
 8009374:	9201      	str	r2, [sp, #4]
 8009376:	f000 f87b 	bl	8009470 <_malloc_r>
 800937a:	9a01      	ldr	r2, [sp, #4]
 800937c:	4605      	mov	r5, r0
 800937e:	b930      	cbnz	r0, 800938e <_calloc_r+0x24>
 8009380:	4628      	mov	r0, r5
 8009382:	b003      	add	sp, #12
 8009384:	bd30      	pop	{r4, r5, pc}
 8009386:	220c      	movs	r2, #12
 8009388:	6002      	str	r2, [r0, #0]
 800938a:	2500      	movs	r5, #0
 800938c:	e7f8      	b.n	8009380 <_calloc_r+0x16>
 800938e:	4621      	mov	r1, r4
 8009390:	f7fc f852 	bl	8005438 <memset>
 8009394:	e7f4      	b.n	8009380 <_calloc_r+0x16>
	...

08009398 <_free_r>:
 8009398:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800939a:	2900      	cmp	r1, #0
 800939c:	d044      	beq.n	8009428 <_free_r+0x90>
 800939e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093a2:	9001      	str	r0, [sp, #4]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f1a1 0404 	sub.w	r4, r1, #4
 80093aa:	bfb8      	it	lt
 80093ac:	18e4      	addlt	r4, r4, r3
 80093ae:	f000 fca7 	bl	8009d00 <__malloc_lock>
 80093b2:	4a1e      	ldr	r2, [pc, #120]	; (800942c <_free_r+0x94>)
 80093b4:	9801      	ldr	r0, [sp, #4]
 80093b6:	6813      	ldr	r3, [r2, #0]
 80093b8:	b933      	cbnz	r3, 80093c8 <_free_r+0x30>
 80093ba:	6063      	str	r3, [r4, #4]
 80093bc:	6014      	str	r4, [r2, #0]
 80093be:	b003      	add	sp, #12
 80093c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093c4:	f000 bca2 	b.w	8009d0c <__malloc_unlock>
 80093c8:	42a3      	cmp	r3, r4
 80093ca:	d908      	bls.n	80093de <_free_r+0x46>
 80093cc:	6825      	ldr	r5, [r4, #0]
 80093ce:	1961      	adds	r1, r4, r5
 80093d0:	428b      	cmp	r3, r1
 80093d2:	bf01      	itttt	eq
 80093d4:	6819      	ldreq	r1, [r3, #0]
 80093d6:	685b      	ldreq	r3, [r3, #4]
 80093d8:	1949      	addeq	r1, r1, r5
 80093da:	6021      	streq	r1, [r4, #0]
 80093dc:	e7ed      	b.n	80093ba <_free_r+0x22>
 80093de:	461a      	mov	r2, r3
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	b10b      	cbz	r3, 80093e8 <_free_r+0x50>
 80093e4:	42a3      	cmp	r3, r4
 80093e6:	d9fa      	bls.n	80093de <_free_r+0x46>
 80093e8:	6811      	ldr	r1, [r2, #0]
 80093ea:	1855      	adds	r5, r2, r1
 80093ec:	42a5      	cmp	r5, r4
 80093ee:	d10b      	bne.n	8009408 <_free_r+0x70>
 80093f0:	6824      	ldr	r4, [r4, #0]
 80093f2:	4421      	add	r1, r4
 80093f4:	1854      	adds	r4, r2, r1
 80093f6:	42a3      	cmp	r3, r4
 80093f8:	6011      	str	r1, [r2, #0]
 80093fa:	d1e0      	bne.n	80093be <_free_r+0x26>
 80093fc:	681c      	ldr	r4, [r3, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	6053      	str	r3, [r2, #4]
 8009402:	4421      	add	r1, r4
 8009404:	6011      	str	r1, [r2, #0]
 8009406:	e7da      	b.n	80093be <_free_r+0x26>
 8009408:	d902      	bls.n	8009410 <_free_r+0x78>
 800940a:	230c      	movs	r3, #12
 800940c:	6003      	str	r3, [r0, #0]
 800940e:	e7d6      	b.n	80093be <_free_r+0x26>
 8009410:	6825      	ldr	r5, [r4, #0]
 8009412:	1961      	adds	r1, r4, r5
 8009414:	428b      	cmp	r3, r1
 8009416:	bf04      	itt	eq
 8009418:	6819      	ldreq	r1, [r3, #0]
 800941a:	685b      	ldreq	r3, [r3, #4]
 800941c:	6063      	str	r3, [r4, #4]
 800941e:	bf04      	itt	eq
 8009420:	1949      	addeq	r1, r1, r5
 8009422:	6021      	streq	r1, [r4, #0]
 8009424:	6054      	str	r4, [r2, #4]
 8009426:	e7ca      	b.n	80093be <_free_r+0x26>
 8009428:	b003      	add	sp, #12
 800942a:	bd30      	pop	{r4, r5, pc}
 800942c:	20000374 	.word	0x20000374

08009430 <sbrk_aligned>:
 8009430:	b570      	push	{r4, r5, r6, lr}
 8009432:	4e0e      	ldr	r6, [pc, #56]	; (800946c <sbrk_aligned+0x3c>)
 8009434:	460c      	mov	r4, r1
 8009436:	6831      	ldr	r1, [r6, #0]
 8009438:	4605      	mov	r5, r0
 800943a:	b911      	cbnz	r1, 8009442 <sbrk_aligned+0x12>
 800943c:	f000 fb4c 	bl	8009ad8 <_sbrk_r>
 8009440:	6030      	str	r0, [r6, #0]
 8009442:	4621      	mov	r1, r4
 8009444:	4628      	mov	r0, r5
 8009446:	f000 fb47 	bl	8009ad8 <_sbrk_r>
 800944a:	1c43      	adds	r3, r0, #1
 800944c:	d00a      	beq.n	8009464 <sbrk_aligned+0x34>
 800944e:	1cc4      	adds	r4, r0, #3
 8009450:	f024 0403 	bic.w	r4, r4, #3
 8009454:	42a0      	cmp	r0, r4
 8009456:	d007      	beq.n	8009468 <sbrk_aligned+0x38>
 8009458:	1a21      	subs	r1, r4, r0
 800945a:	4628      	mov	r0, r5
 800945c:	f000 fb3c 	bl	8009ad8 <_sbrk_r>
 8009460:	3001      	adds	r0, #1
 8009462:	d101      	bne.n	8009468 <sbrk_aligned+0x38>
 8009464:	f04f 34ff 	mov.w	r4, #4294967295
 8009468:	4620      	mov	r0, r4
 800946a:	bd70      	pop	{r4, r5, r6, pc}
 800946c:	20000378 	.word	0x20000378

08009470 <_malloc_r>:
 8009470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009474:	1ccd      	adds	r5, r1, #3
 8009476:	f025 0503 	bic.w	r5, r5, #3
 800947a:	3508      	adds	r5, #8
 800947c:	2d0c      	cmp	r5, #12
 800947e:	bf38      	it	cc
 8009480:	250c      	movcc	r5, #12
 8009482:	2d00      	cmp	r5, #0
 8009484:	4607      	mov	r7, r0
 8009486:	db01      	blt.n	800948c <_malloc_r+0x1c>
 8009488:	42a9      	cmp	r1, r5
 800948a:	d905      	bls.n	8009498 <_malloc_r+0x28>
 800948c:	230c      	movs	r3, #12
 800948e:	603b      	str	r3, [r7, #0]
 8009490:	2600      	movs	r6, #0
 8009492:	4630      	mov	r0, r6
 8009494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009498:	4e2e      	ldr	r6, [pc, #184]	; (8009554 <_malloc_r+0xe4>)
 800949a:	f000 fc31 	bl	8009d00 <__malloc_lock>
 800949e:	6833      	ldr	r3, [r6, #0]
 80094a0:	461c      	mov	r4, r3
 80094a2:	bb34      	cbnz	r4, 80094f2 <_malloc_r+0x82>
 80094a4:	4629      	mov	r1, r5
 80094a6:	4638      	mov	r0, r7
 80094a8:	f7ff ffc2 	bl	8009430 <sbrk_aligned>
 80094ac:	1c43      	adds	r3, r0, #1
 80094ae:	4604      	mov	r4, r0
 80094b0:	d14d      	bne.n	800954e <_malloc_r+0xde>
 80094b2:	6834      	ldr	r4, [r6, #0]
 80094b4:	4626      	mov	r6, r4
 80094b6:	2e00      	cmp	r6, #0
 80094b8:	d140      	bne.n	800953c <_malloc_r+0xcc>
 80094ba:	6823      	ldr	r3, [r4, #0]
 80094bc:	4631      	mov	r1, r6
 80094be:	4638      	mov	r0, r7
 80094c0:	eb04 0803 	add.w	r8, r4, r3
 80094c4:	f000 fb08 	bl	8009ad8 <_sbrk_r>
 80094c8:	4580      	cmp	r8, r0
 80094ca:	d13a      	bne.n	8009542 <_malloc_r+0xd2>
 80094cc:	6821      	ldr	r1, [r4, #0]
 80094ce:	3503      	adds	r5, #3
 80094d0:	1a6d      	subs	r5, r5, r1
 80094d2:	f025 0503 	bic.w	r5, r5, #3
 80094d6:	3508      	adds	r5, #8
 80094d8:	2d0c      	cmp	r5, #12
 80094da:	bf38      	it	cc
 80094dc:	250c      	movcc	r5, #12
 80094de:	4629      	mov	r1, r5
 80094e0:	4638      	mov	r0, r7
 80094e2:	f7ff ffa5 	bl	8009430 <sbrk_aligned>
 80094e6:	3001      	adds	r0, #1
 80094e8:	d02b      	beq.n	8009542 <_malloc_r+0xd2>
 80094ea:	6823      	ldr	r3, [r4, #0]
 80094ec:	442b      	add	r3, r5
 80094ee:	6023      	str	r3, [r4, #0]
 80094f0:	e00e      	b.n	8009510 <_malloc_r+0xa0>
 80094f2:	6822      	ldr	r2, [r4, #0]
 80094f4:	1b52      	subs	r2, r2, r5
 80094f6:	d41e      	bmi.n	8009536 <_malloc_r+0xc6>
 80094f8:	2a0b      	cmp	r2, #11
 80094fa:	d916      	bls.n	800952a <_malloc_r+0xba>
 80094fc:	1961      	adds	r1, r4, r5
 80094fe:	42a3      	cmp	r3, r4
 8009500:	6025      	str	r5, [r4, #0]
 8009502:	bf18      	it	ne
 8009504:	6059      	strne	r1, [r3, #4]
 8009506:	6863      	ldr	r3, [r4, #4]
 8009508:	bf08      	it	eq
 800950a:	6031      	streq	r1, [r6, #0]
 800950c:	5162      	str	r2, [r4, r5]
 800950e:	604b      	str	r3, [r1, #4]
 8009510:	4638      	mov	r0, r7
 8009512:	f104 060b 	add.w	r6, r4, #11
 8009516:	f000 fbf9 	bl	8009d0c <__malloc_unlock>
 800951a:	f026 0607 	bic.w	r6, r6, #7
 800951e:	1d23      	adds	r3, r4, #4
 8009520:	1af2      	subs	r2, r6, r3
 8009522:	d0b6      	beq.n	8009492 <_malloc_r+0x22>
 8009524:	1b9b      	subs	r3, r3, r6
 8009526:	50a3      	str	r3, [r4, r2]
 8009528:	e7b3      	b.n	8009492 <_malloc_r+0x22>
 800952a:	6862      	ldr	r2, [r4, #4]
 800952c:	42a3      	cmp	r3, r4
 800952e:	bf0c      	ite	eq
 8009530:	6032      	streq	r2, [r6, #0]
 8009532:	605a      	strne	r2, [r3, #4]
 8009534:	e7ec      	b.n	8009510 <_malloc_r+0xa0>
 8009536:	4623      	mov	r3, r4
 8009538:	6864      	ldr	r4, [r4, #4]
 800953a:	e7b2      	b.n	80094a2 <_malloc_r+0x32>
 800953c:	4634      	mov	r4, r6
 800953e:	6876      	ldr	r6, [r6, #4]
 8009540:	e7b9      	b.n	80094b6 <_malloc_r+0x46>
 8009542:	230c      	movs	r3, #12
 8009544:	603b      	str	r3, [r7, #0]
 8009546:	4638      	mov	r0, r7
 8009548:	f000 fbe0 	bl	8009d0c <__malloc_unlock>
 800954c:	e7a1      	b.n	8009492 <_malloc_r+0x22>
 800954e:	6025      	str	r5, [r4, #0]
 8009550:	e7de      	b.n	8009510 <_malloc_r+0xa0>
 8009552:	bf00      	nop
 8009554:	20000374 	.word	0x20000374

08009558 <__ssputs_r>:
 8009558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800955c:	688e      	ldr	r6, [r1, #8]
 800955e:	429e      	cmp	r6, r3
 8009560:	4682      	mov	sl, r0
 8009562:	460c      	mov	r4, r1
 8009564:	4690      	mov	r8, r2
 8009566:	461f      	mov	r7, r3
 8009568:	d838      	bhi.n	80095dc <__ssputs_r+0x84>
 800956a:	898a      	ldrh	r2, [r1, #12]
 800956c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009570:	d032      	beq.n	80095d8 <__ssputs_r+0x80>
 8009572:	6825      	ldr	r5, [r4, #0]
 8009574:	6909      	ldr	r1, [r1, #16]
 8009576:	eba5 0901 	sub.w	r9, r5, r1
 800957a:	6965      	ldr	r5, [r4, #20]
 800957c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009580:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009584:	3301      	adds	r3, #1
 8009586:	444b      	add	r3, r9
 8009588:	106d      	asrs	r5, r5, #1
 800958a:	429d      	cmp	r5, r3
 800958c:	bf38      	it	cc
 800958e:	461d      	movcc	r5, r3
 8009590:	0553      	lsls	r3, r2, #21
 8009592:	d531      	bpl.n	80095f8 <__ssputs_r+0xa0>
 8009594:	4629      	mov	r1, r5
 8009596:	f7ff ff6b 	bl	8009470 <_malloc_r>
 800959a:	4606      	mov	r6, r0
 800959c:	b950      	cbnz	r0, 80095b4 <__ssputs_r+0x5c>
 800959e:	230c      	movs	r3, #12
 80095a0:	f8ca 3000 	str.w	r3, [sl]
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095aa:	81a3      	strh	r3, [r4, #12]
 80095ac:	f04f 30ff 	mov.w	r0, #4294967295
 80095b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b4:	6921      	ldr	r1, [r4, #16]
 80095b6:	464a      	mov	r2, r9
 80095b8:	f7ff fa08 	bl	80089cc <memcpy>
 80095bc:	89a3      	ldrh	r3, [r4, #12]
 80095be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095c6:	81a3      	strh	r3, [r4, #12]
 80095c8:	6126      	str	r6, [r4, #16]
 80095ca:	6165      	str	r5, [r4, #20]
 80095cc:	444e      	add	r6, r9
 80095ce:	eba5 0509 	sub.w	r5, r5, r9
 80095d2:	6026      	str	r6, [r4, #0]
 80095d4:	60a5      	str	r5, [r4, #8]
 80095d6:	463e      	mov	r6, r7
 80095d8:	42be      	cmp	r6, r7
 80095da:	d900      	bls.n	80095de <__ssputs_r+0x86>
 80095dc:	463e      	mov	r6, r7
 80095de:	6820      	ldr	r0, [r4, #0]
 80095e0:	4632      	mov	r2, r6
 80095e2:	4641      	mov	r1, r8
 80095e4:	f000 fb72 	bl	8009ccc <memmove>
 80095e8:	68a3      	ldr	r3, [r4, #8]
 80095ea:	1b9b      	subs	r3, r3, r6
 80095ec:	60a3      	str	r3, [r4, #8]
 80095ee:	6823      	ldr	r3, [r4, #0]
 80095f0:	4433      	add	r3, r6
 80095f2:	6023      	str	r3, [r4, #0]
 80095f4:	2000      	movs	r0, #0
 80095f6:	e7db      	b.n	80095b0 <__ssputs_r+0x58>
 80095f8:	462a      	mov	r2, r5
 80095fa:	f000 fb8d 	bl	8009d18 <_realloc_r>
 80095fe:	4606      	mov	r6, r0
 8009600:	2800      	cmp	r0, #0
 8009602:	d1e1      	bne.n	80095c8 <__ssputs_r+0x70>
 8009604:	6921      	ldr	r1, [r4, #16]
 8009606:	4650      	mov	r0, sl
 8009608:	f7ff fec6 	bl	8009398 <_free_r>
 800960c:	e7c7      	b.n	800959e <__ssputs_r+0x46>
	...

08009610 <_svfiprintf_r>:
 8009610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	4698      	mov	r8, r3
 8009616:	898b      	ldrh	r3, [r1, #12]
 8009618:	061b      	lsls	r3, r3, #24
 800961a:	b09d      	sub	sp, #116	; 0x74
 800961c:	4607      	mov	r7, r0
 800961e:	460d      	mov	r5, r1
 8009620:	4614      	mov	r4, r2
 8009622:	d50e      	bpl.n	8009642 <_svfiprintf_r+0x32>
 8009624:	690b      	ldr	r3, [r1, #16]
 8009626:	b963      	cbnz	r3, 8009642 <_svfiprintf_r+0x32>
 8009628:	2140      	movs	r1, #64	; 0x40
 800962a:	f7ff ff21 	bl	8009470 <_malloc_r>
 800962e:	6028      	str	r0, [r5, #0]
 8009630:	6128      	str	r0, [r5, #16]
 8009632:	b920      	cbnz	r0, 800963e <_svfiprintf_r+0x2e>
 8009634:	230c      	movs	r3, #12
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	f04f 30ff 	mov.w	r0, #4294967295
 800963c:	e0d1      	b.n	80097e2 <_svfiprintf_r+0x1d2>
 800963e:	2340      	movs	r3, #64	; 0x40
 8009640:	616b      	str	r3, [r5, #20]
 8009642:	2300      	movs	r3, #0
 8009644:	9309      	str	r3, [sp, #36]	; 0x24
 8009646:	2320      	movs	r3, #32
 8009648:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800964c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009650:	2330      	movs	r3, #48	; 0x30
 8009652:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80097fc <_svfiprintf_r+0x1ec>
 8009656:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800965a:	f04f 0901 	mov.w	r9, #1
 800965e:	4623      	mov	r3, r4
 8009660:	469a      	mov	sl, r3
 8009662:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009666:	b10a      	cbz	r2, 800966c <_svfiprintf_r+0x5c>
 8009668:	2a25      	cmp	r2, #37	; 0x25
 800966a:	d1f9      	bne.n	8009660 <_svfiprintf_r+0x50>
 800966c:	ebba 0b04 	subs.w	fp, sl, r4
 8009670:	d00b      	beq.n	800968a <_svfiprintf_r+0x7a>
 8009672:	465b      	mov	r3, fp
 8009674:	4622      	mov	r2, r4
 8009676:	4629      	mov	r1, r5
 8009678:	4638      	mov	r0, r7
 800967a:	f7ff ff6d 	bl	8009558 <__ssputs_r>
 800967e:	3001      	adds	r0, #1
 8009680:	f000 80aa 	beq.w	80097d8 <_svfiprintf_r+0x1c8>
 8009684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009686:	445a      	add	r2, fp
 8009688:	9209      	str	r2, [sp, #36]	; 0x24
 800968a:	f89a 3000 	ldrb.w	r3, [sl]
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 80a2 	beq.w	80097d8 <_svfiprintf_r+0x1c8>
 8009694:	2300      	movs	r3, #0
 8009696:	f04f 32ff 	mov.w	r2, #4294967295
 800969a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800969e:	f10a 0a01 	add.w	sl, sl, #1
 80096a2:	9304      	str	r3, [sp, #16]
 80096a4:	9307      	str	r3, [sp, #28]
 80096a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096aa:	931a      	str	r3, [sp, #104]	; 0x68
 80096ac:	4654      	mov	r4, sl
 80096ae:	2205      	movs	r2, #5
 80096b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b4:	4851      	ldr	r0, [pc, #324]	; (80097fc <_svfiprintf_r+0x1ec>)
 80096b6:	f7f6 fd93 	bl	80001e0 <memchr>
 80096ba:	9a04      	ldr	r2, [sp, #16]
 80096bc:	b9d8      	cbnz	r0, 80096f6 <_svfiprintf_r+0xe6>
 80096be:	06d0      	lsls	r0, r2, #27
 80096c0:	bf44      	itt	mi
 80096c2:	2320      	movmi	r3, #32
 80096c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096c8:	0711      	lsls	r1, r2, #28
 80096ca:	bf44      	itt	mi
 80096cc:	232b      	movmi	r3, #43	; 0x2b
 80096ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096d2:	f89a 3000 	ldrb.w	r3, [sl]
 80096d6:	2b2a      	cmp	r3, #42	; 0x2a
 80096d8:	d015      	beq.n	8009706 <_svfiprintf_r+0xf6>
 80096da:	9a07      	ldr	r2, [sp, #28]
 80096dc:	4654      	mov	r4, sl
 80096de:	2000      	movs	r0, #0
 80096e0:	f04f 0c0a 	mov.w	ip, #10
 80096e4:	4621      	mov	r1, r4
 80096e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ea:	3b30      	subs	r3, #48	; 0x30
 80096ec:	2b09      	cmp	r3, #9
 80096ee:	d94e      	bls.n	800978e <_svfiprintf_r+0x17e>
 80096f0:	b1b0      	cbz	r0, 8009720 <_svfiprintf_r+0x110>
 80096f2:	9207      	str	r2, [sp, #28]
 80096f4:	e014      	b.n	8009720 <_svfiprintf_r+0x110>
 80096f6:	eba0 0308 	sub.w	r3, r0, r8
 80096fa:	fa09 f303 	lsl.w	r3, r9, r3
 80096fe:	4313      	orrs	r3, r2
 8009700:	9304      	str	r3, [sp, #16]
 8009702:	46a2      	mov	sl, r4
 8009704:	e7d2      	b.n	80096ac <_svfiprintf_r+0x9c>
 8009706:	9b03      	ldr	r3, [sp, #12]
 8009708:	1d19      	adds	r1, r3, #4
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	9103      	str	r1, [sp, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	bfbb      	ittet	lt
 8009712:	425b      	neglt	r3, r3
 8009714:	f042 0202 	orrlt.w	r2, r2, #2
 8009718:	9307      	strge	r3, [sp, #28]
 800971a:	9307      	strlt	r3, [sp, #28]
 800971c:	bfb8      	it	lt
 800971e:	9204      	strlt	r2, [sp, #16]
 8009720:	7823      	ldrb	r3, [r4, #0]
 8009722:	2b2e      	cmp	r3, #46	; 0x2e
 8009724:	d10c      	bne.n	8009740 <_svfiprintf_r+0x130>
 8009726:	7863      	ldrb	r3, [r4, #1]
 8009728:	2b2a      	cmp	r3, #42	; 0x2a
 800972a:	d135      	bne.n	8009798 <_svfiprintf_r+0x188>
 800972c:	9b03      	ldr	r3, [sp, #12]
 800972e:	1d1a      	adds	r2, r3, #4
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	9203      	str	r2, [sp, #12]
 8009734:	2b00      	cmp	r3, #0
 8009736:	bfb8      	it	lt
 8009738:	f04f 33ff 	movlt.w	r3, #4294967295
 800973c:	3402      	adds	r4, #2
 800973e:	9305      	str	r3, [sp, #20]
 8009740:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800980c <_svfiprintf_r+0x1fc>
 8009744:	7821      	ldrb	r1, [r4, #0]
 8009746:	2203      	movs	r2, #3
 8009748:	4650      	mov	r0, sl
 800974a:	f7f6 fd49 	bl	80001e0 <memchr>
 800974e:	b140      	cbz	r0, 8009762 <_svfiprintf_r+0x152>
 8009750:	2340      	movs	r3, #64	; 0x40
 8009752:	eba0 000a 	sub.w	r0, r0, sl
 8009756:	fa03 f000 	lsl.w	r0, r3, r0
 800975a:	9b04      	ldr	r3, [sp, #16]
 800975c:	4303      	orrs	r3, r0
 800975e:	3401      	adds	r4, #1
 8009760:	9304      	str	r3, [sp, #16]
 8009762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009766:	4826      	ldr	r0, [pc, #152]	; (8009800 <_svfiprintf_r+0x1f0>)
 8009768:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800976c:	2206      	movs	r2, #6
 800976e:	f7f6 fd37 	bl	80001e0 <memchr>
 8009772:	2800      	cmp	r0, #0
 8009774:	d038      	beq.n	80097e8 <_svfiprintf_r+0x1d8>
 8009776:	4b23      	ldr	r3, [pc, #140]	; (8009804 <_svfiprintf_r+0x1f4>)
 8009778:	bb1b      	cbnz	r3, 80097c2 <_svfiprintf_r+0x1b2>
 800977a:	9b03      	ldr	r3, [sp, #12]
 800977c:	3307      	adds	r3, #7
 800977e:	f023 0307 	bic.w	r3, r3, #7
 8009782:	3308      	adds	r3, #8
 8009784:	9303      	str	r3, [sp, #12]
 8009786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009788:	4433      	add	r3, r6
 800978a:	9309      	str	r3, [sp, #36]	; 0x24
 800978c:	e767      	b.n	800965e <_svfiprintf_r+0x4e>
 800978e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009792:	460c      	mov	r4, r1
 8009794:	2001      	movs	r0, #1
 8009796:	e7a5      	b.n	80096e4 <_svfiprintf_r+0xd4>
 8009798:	2300      	movs	r3, #0
 800979a:	3401      	adds	r4, #1
 800979c:	9305      	str	r3, [sp, #20]
 800979e:	4619      	mov	r1, r3
 80097a0:	f04f 0c0a 	mov.w	ip, #10
 80097a4:	4620      	mov	r0, r4
 80097a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097aa:	3a30      	subs	r2, #48	; 0x30
 80097ac:	2a09      	cmp	r2, #9
 80097ae:	d903      	bls.n	80097b8 <_svfiprintf_r+0x1a8>
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d0c5      	beq.n	8009740 <_svfiprintf_r+0x130>
 80097b4:	9105      	str	r1, [sp, #20]
 80097b6:	e7c3      	b.n	8009740 <_svfiprintf_r+0x130>
 80097b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80097bc:	4604      	mov	r4, r0
 80097be:	2301      	movs	r3, #1
 80097c0:	e7f0      	b.n	80097a4 <_svfiprintf_r+0x194>
 80097c2:	ab03      	add	r3, sp, #12
 80097c4:	9300      	str	r3, [sp, #0]
 80097c6:	462a      	mov	r2, r5
 80097c8:	4b0f      	ldr	r3, [pc, #60]	; (8009808 <_svfiprintf_r+0x1f8>)
 80097ca:	a904      	add	r1, sp, #16
 80097cc:	4638      	mov	r0, r7
 80097ce:	f7fb fedb 	bl	8005588 <_printf_float>
 80097d2:	1c42      	adds	r2, r0, #1
 80097d4:	4606      	mov	r6, r0
 80097d6:	d1d6      	bne.n	8009786 <_svfiprintf_r+0x176>
 80097d8:	89ab      	ldrh	r3, [r5, #12]
 80097da:	065b      	lsls	r3, r3, #25
 80097dc:	f53f af2c 	bmi.w	8009638 <_svfiprintf_r+0x28>
 80097e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097e2:	b01d      	add	sp, #116	; 0x74
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e8:	ab03      	add	r3, sp, #12
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	462a      	mov	r2, r5
 80097ee:	4b06      	ldr	r3, [pc, #24]	; (8009808 <_svfiprintf_r+0x1f8>)
 80097f0:	a904      	add	r1, sp, #16
 80097f2:	4638      	mov	r0, r7
 80097f4:	f7fc f96c 	bl	8005ad0 <_printf_i>
 80097f8:	e7eb      	b.n	80097d2 <_svfiprintf_r+0x1c2>
 80097fa:	bf00      	nop
 80097fc:	0800a30c 	.word	0x0800a30c
 8009800:	0800a316 	.word	0x0800a316
 8009804:	08005589 	.word	0x08005589
 8009808:	08009559 	.word	0x08009559
 800980c:	0800a312 	.word	0x0800a312

08009810 <__sfputc_r>:
 8009810:	6893      	ldr	r3, [r2, #8]
 8009812:	3b01      	subs	r3, #1
 8009814:	2b00      	cmp	r3, #0
 8009816:	b410      	push	{r4}
 8009818:	6093      	str	r3, [r2, #8]
 800981a:	da08      	bge.n	800982e <__sfputc_r+0x1e>
 800981c:	6994      	ldr	r4, [r2, #24]
 800981e:	42a3      	cmp	r3, r4
 8009820:	db01      	blt.n	8009826 <__sfputc_r+0x16>
 8009822:	290a      	cmp	r1, #10
 8009824:	d103      	bne.n	800982e <__sfputc_r+0x1e>
 8009826:	f85d 4b04 	ldr.w	r4, [sp], #4
 800982a:	f7fd bbe9 	b.w	8007000 <__swbuf_r>
 800982e:	6813      	ldr	r3, [r2, #0]
 8009830:	1c58      	adds	r0, r3, #1
 8009832:	6010      	str	r0, [r2, #0]
 8009834:	7019      	strb	r1, [r3, #0]
 8009836:	4608      	mov	r0, r1
 8009838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800983c:	4770      	bx	lr

0800983e <__sfputs_r>:
 800983e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009840:	4606      	mov	r6, r0
 8009842:	460f      	mov	r7, r1
 8009844:	4614      	mov	r4, r2
 8009846:	18d5      	adds	r5, r2, r3
 8009848:	42ac      	cmp	r4, r5
 800984a:	d101      	bne.n	8009850 <__sfputs_r+0x12>
 800984c:	2000      	movs	r0, #0
 800984e:	e007      	b.n	8009860 <__sfputs_r+0x22>
 8009850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009854:	463a      	mov	r2, r7
 8009856:	4630      	mov	r0, r6
 8009858:	f7ff ffda 	bl	8009810 <__sfputc_r>
 800985c:	1c43      	adds	r3, r0, #1
 800985e:	d1f3      	bne.n	8009848 <__sfputs_r+0xa>
 8009860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009864 <_vfiprintf_r>:
 8009864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009868:	460d      	mov	r5, r1
 800986a:	b09d      	sub	sp, #116	; 0x74
 800986c:	4614      	mov	r4, r2
 800986e:	4698      	mov	r8, r3
 8009870:	4606      	mov	r6, r0
 8009872:	b118      	cbz	r0, 800987c <_vfiprintf_r+0x18>
 8009874:	6983      	ldr	r3, [r0, #24]
 8009876:	b90b      	cbnz	r3, 800987c <_vfiprintf_r+0x18>
 8009878:	f7fe fc16 	bl	80080a8 <__sinit>
 800987c:	4b89      	ldr	r3, [pc, #548]	; (8009aa4 <_vfiprintf_r+0x240>)
 800987e:	429d      	cmp	r5, r3
 8009880:	d11b      	bne.n	80098ba <_vfiprintf_r+0x56>
 8009882:	6875      	ldr	r5, [r6, #4]
 8009884:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009886:	07d9      	lsls	r1, r3, #31
 8009888:	d405      	bmi.n	8009896 <_vfiprintf_r+0x32>
 800988a:	89ab      	ldrh	r3, [r5, #12]
 800988c:	059a      	lsls	r2, r3, #22
 800988e:	d402      	bmi.n	8009896 <_vfiprintf_r+0x32>
 8009890:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009892:	f7ff f81a 	bl	80088ca <__retarget_lock_acquire_recursive>
 8009896:	89ab      	ldrh	r3, [r5, #12]
 8009898:	071b      	lsls	r3, r3, #28
 800989a:	d501      	bpl.n	80098a0 <_vfiprintf_r+0x3c>
 800989c:	692b      	ldr	r3, [r5, #16]
 800989e:	b9eb      	cbnz	r3, 80098dc <_vfiprintf_r+0x78>
 80098a0:	4629      	mov	r1, r5
 80098a2:	4630      	mov	r0, r6
 80098a4:	f7fd fbfe 	bl	80070a4 <__swsetup_r>
 80098a8:	b1c0      	cbz	r0, 80098dc <_vfiprintf_r+0x78>
 80098aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098ac:	07dc      	lsls	r4, r3, #31
 80098ae:	d50e      	bpl.n	80098ce <_vfiprintf_r+0x6a>
 80098b0:	f04f 30ff 	mov.w	r0, #4294967295
 80098b4:	b01d      	add	sp, #116	; 0x74
 80098b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ba:	4b7b      	ldr	r3, [pc, #492]	; (8009aa8 <_vfiprintf_r+0x244>)
 80098bc:	429d      	cmp	r5, r3
 80098be:	d101      	bne.n	80098c4 <_vfiprintf_r+0x60>
 80098c0:	68b5      	ldr	r5, [r6, #8]
 80098c2:	e7df      	b.n	8009884 <_vfiprintf_r+0x20>
 80098c4:	4b79      	ldr	r3, [pc, #484]	; (8009aac <_vfiprintf_r+0x248>)
 80098c6:	429d      	cmp	r5, r3
 80098c8:	bf08      	it	eq
 80098ca:	68f5      	ldreq	r5, [r6, #12]
 80098cc:	e7da      	b.n	8009884 <_vfiprintf_r+0x20>
 80098ce:	89ab      	ldrh	r3, [r5, #12]
 80098d0:	0598      	lsls	r0, r3, #22
 80098d2:	d4ed      	bmi.n	80098b0 <_vfiprintf_r+0x4c>
 80098d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098d6:	f7fe fff9 	bl	80088cc <__retarget_lock_release_recursive>
 80098da:	e7e9      	b.n	80098b0 <_vfiprintf_r+0x4c>
 80098dc:	2300      	movs	r3, #0
 80098de:	9309      	str	r3, [sp, #36]	; 0x24
 80098e0:	2320      	movs	r3, #32
 80098e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80098ea:	2330      	movs	r3, #48	; 0x30
 80098ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009ab0 <_vfiprintf_r+0x24c>
 80098f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098f4:	f04f 0901 	mov.w	r9, #1
 80098f8:	4623      	mov	r3, r4
 80098fa:	469a      	mov	sl, r3
 80098fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009900:	b10a      	cbz	r2, 8009906 <_vfiprintf_r+0xa2>
 8009902:	2a25      	cmp	r2, #37	; 0x25
 8009904:	d1f9      	bne.n	80098fa <_vfiprintf_r+0x96>
 8009906:	ebba 0b04 	subs.w	fp, sl, r4
 800990a:	d00b      	beq.n	8009924 <_vfiprintf_r+0xc0>
 800990c:	465b      	mov	r3, fp
 800990e:	4622      	mov	r2, r4
 8009910:	4629      	mov	r1, r5
 8009912:	4630      	mov	r0, r6
 8009914:	f7ff ff93 	bl	800983e <__sfputs_r>
 8009918:	3001      	adds	r0, #1
 800991a:	f000 80aa 	beq.w	8009a72 <_vfiprintf_r+0x20e>
 800991e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009920:	445a      	add	r2, fp
 8009922:	9209      	str	r2, [sp, #36]	; 0x24
 8009924:	f89a 3000 	ldrb.w	r3, [sl]
 8009928:	2b00      	cmp	r3, #0
 800992a:	f000 80a2 	beq.w	8009a72 <_vfiprintf_r+0x20e>
 800992e:	2300      	movs	r3, #0
 8009930:	f04f 32ff 	mov.w	r2, #4294967295
 8009934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009938:	f10a 0a01 	add.w	sl, sl, #1
 800993c:	9304      	str	r3, [sp, #16]
 800993e:	9307      	str	r3, [sp, #28]
 8009940:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009944:	931a      	str	r3, [sp, #104]	; 0x68
 8009946:	4654      	mov	r4, sl
 8009948:	2205      	movs	r2, #5
 800994a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800994e:	4858      	ldr	r0, [pc, #352]	; (8009ab0 <_vfiprintf_r+0x24c>)
 8009950:	f7f6 fc46 	bl	80001e0 <memchr>
 8009954:	9a04      	ldr	r2, [sp, #16]
 8009956:	b9d8      	cbnz	r0, 8009990 <_vfiprintf_r+0x12c>
 8009958:	06d1      	lsls	r1, r2, #27
 800995a:	bf44      	itt	mi
 800995c:	2320      	movmi	r3, #32
 800995e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009962:	0713      	lsls	r3, r2, #28
 8009964:	bf44      	itt	mi
 8009966:	232b      	movmi	r3, #43	; 0x2b
 8009968:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800996c:	f89a 3000 	ldrb.w	r3, [sl]
 8009970:	2b2a      	cmp	r3, #42	; 0x2a
 8009972:	d015      	beq.n	80099a0 <_vfiprintf_r+0x13c>
 8009974:	9a07      	ldr	r2, [sp, #28]
 8009976:	4654      	mov	r4, sl
 8009978:	2000      	movs	r0, #0
 800997a:	f04f 0c0a 	mov.w	ip, #10
 800997e:	4621      	mov	r1, r4
 8009980:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009984:	3b30      	subs	r3, #48	; 0x30
 8009986:	2b09      	cmp	r3, #9
 8009988:	d94e      	bls.n	8009a28 <_vfiprintf_r+0x1c4>
 800998a:	b1b0      	cbz	r0, 80099ba <_vfiprintf_r+0x156>
 800998c:	9207      	str	r2, [sp, #28]
 800998e:	e014      	b.n	80099ba <_vfiprintf_r+0x156>
 8009990:	eba0 0308 	sub.w	r3, r0, r8
 8009994:	fa09 f303 	lsl.w	r3, r9, r3
 8009998:	4313      	orrs	r3, r2
 800999a:	9304      	str	r3, [sp, #16]
 800999c:	46a2      	mov	sl, r4
 800999e:	e7d2      	b.n	8009946 <_vfiprintf_r+0xe2>
 80099a0:	9b03      	ldr	r3, [sp, #12]
 80099a2:	1d19      	adds	r1, r3, #4
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	9103      	str	r1, [sp, #12]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	bfbb      	ittet	lt
 80099ac:	425b      	neglt	r3, r3
 80099ae:	f042 0202 	orrlt.w	r2, r2, #2
 80099b2:	9307      	strge	r3, [sp, #28]
 80099b4:	9307      	strlt	r3, [sp, #28]
 80099b6:	bfb8      	it	lt
 80099b8:	9204      	strlt	r2, [sp, #16]
 80099ba:	7823      	ldrb	r3, [r4, #0]
 80099bc:	2b2e      	cmp	r3, #46	; 0x2e
 80099be:	d10c      	bne.n	80099da <_vfiprintf_r+0x176>
 80099c0:	7863      	ldrb	r3, [r4, #1]
 80099c2:	2b2a      	cmp	r3, #42	; 0x2a
 80099c4:	d135      	bne.n	8009a32 <_vfiprintf_r+0x1ce>
 80099c6:	9b03      	ldr	r3, [sp, #12]
 80099c8:	1d1a      	adds	r2, r3, #4
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	9203      	str	r2, [sp, #12]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	bfb8      	it	lt
 80099d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80099d6:	3402      	adds	r4, #2
 80099d8:	9305      	str	r3, [sp, #20]
 80099da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ac0 <_vfiprintf_r+0x25c>
 80099de:	7821      	ldrb	r1, [r4, #0]
 80099e0:	2203      	movs	r2, #3
 80099e2:	4650      	mov	r0, sl
 80099e4:	f7f6 fbfc 	bl	80001e0 <memchr>
 80099e8:	b140      	cbz	r0, 80099fc <_vfiprintf_r+0x198>
 80099ea:	2340      	movs	r3, #64	; 0x40
 80099ec:	eba0 000a 	sub.w	r0, r0, sl
 80099f0:	fa03 f000 	lsl.w	r0, r3, r0
 80099f4:	9b04      	ldr	r3, [sp, #16]
 80099f6:	4303      	orrs	r3, r0
 80099f8:	3401      	adds	r4, #1
 80099fa:	9304      	str	r3, [sp, #16]
 80099fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a00:	482c      	ldr	r0, [pc, #176]	; (8009ab4 <_vfiprintf_r+0x250>)
 8009a02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a06:	2206      	movs	r2, #6
 8009a08:	f7f6 fbea 	bl	80001e0 <memchr>
 8009a0c:	2800      	cmp	r0, #0
 8009a0e:	d03f      	beq.n	8009a90 <_vfiprintf_r+0x22c>
 8009a10:	4b29      	ldr	r3, [pc, #164]	; (8009ab8 <_vfiprintf_r+0x254>)
 8009a12:	bb1b      	cbnz	r3, 8009a5c <_vfiprintf_r+0x1f8>
 8009a14:	9b03      	ldr	r3, [sp, #12]
 8009a16:	3307      	adds	r3, #7
 8009a18:	f023 0307 	bic.w	r3, r3, #7
 8009a1c:	3308      	adds	r3, #8
 8009a1e:	9303      	str	r3, [sp, #12]
 8009a20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a22:	443b      	add	r3, r7
 8009a24:	9309      	str	r3, [sp, #36]	; 0x24
 8009a26:	e767      	b.n	80098f8 <_vfiprintf_r+0x94>
 8009a28:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	2001      	movs	r0, #1
 8009a30:	e7a5      	b.n	800997e <_vfiprintf_r+0x11a>
 8009a32:	2300      	movs	r3, #0
 8009a34:	3401      	adds	r4, #1
 8009a36:	9305      	str	r3, [sp, #20]
 8009a38:	4619      	mov	r1, r3
 8009a3a:	f04f 0c0a 	mov.w	ip, #10
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a44:	3a30      	subs	r2, #48	; 0x30
 8009a46:	2a09      	cmp	r2, #9
 8009a48:	d903      	bls.n	8009a52 <_vfiprintf_r+0x1ee>
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d0c5      	beq.n	80099da <_vfiprintf_r+0x176>
 8009a4e:	9105      	str	r1, [sp, #20]
 8009a50:	e7c3      	b.n	80099da <_vfiprintf_r+0x176>
 8009a52:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a56:	4604      	mov	r4, r0
 8009a58:	2301      	movs	r3, #1
 8009a5a:	e7f0      	b.n	8009a3e <_vfiprintf_r+0x1da>
 8009a5c:	ab03      	add	r3, sp, #12
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	462a      	mov	r2, r5
 8009a62:	4b16      	ldr	r3, [pc, #88]	; (8009abc <_vfiprintf_r+0x258>)
 8009a64:	a904      	add	r1, sp, #16
 8009a66:	4630      	mov	r0, r6
 8009a68:	f7fb fd8e 	bl	8005588 <_printf_float>
 8009a6c:	4607      	mov	r7, r0
 8009a6e:	1c78      	adds	r0, r7, #1
 8009a70:	d1d6      	bne.n	8009a20 <_vfiprintf_r+0x1bc>
 8009a72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a74:	07d9      	lsls	r1, r3, #31
 8009a76:	d405      	bmi.n	8009a84 <_vfiprintf_r+0x220>
 8009a78:	89ab      	ldrh	r3, [r5, #12]
 8009a7a:	059a      	lsls	r2, r3, #22
 8009a7c:	d402      	bmi.n	8009a84 <_vfiprintf_r+0x220>
 8009a7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a80:	f7fe ff24 	bl	80088cc <__retarget_lock_release_recursive>
 8009a84:	89ab      	ldrh	r3, [r5, #12]
 8009a86:	065b      	lsls	r3, r3, #25
 8009a88:	f53f af12 	bmi.w	80098b0 <_vfiprintf_r+0x4c>
 8009a8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a8e:	e711      	b.n	80098b4 <_vfiprintf_r+0x50>
 8009a90:	ab03      	add	r3, sp, #12
 8009a92:	9300      	str	r3, [sp, #0]
 8009a94:	462a      	mov	r2, r5
 8009a96:	4b09      	ldr	r3, [pc, #36]	; (8009abc <_vfiprintf_r+0x258>)
 8009a98:	a904      	add	r1, sp, #16
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f7fc f818 	bl	8005ad0 <_printf_i>
 8009aa0:	e7e4      	b.n	8009a6c <_vfiprintf_r+0x208>
 8009aa2:	bf00      	nop
 8009aa4:	0800a0f4 	.word	0x0800a0f4
 8009aa8:	0800a114 	.word	0x0800a114
 8009aac:	0800a0d4 	.word	0x0800a0d4
 8009ab0:	0800a30c 	.word	0x0800a30c
 8009ab4:	0800a316 	.word	0x0800a316
 8009ab8:	08005589 	.word	0x08005589
 8009abc:	0800983f 	.word	0x0800983f
 8009ac0:	0800a312 	.word	0x0800a312
 8009ac4:	00000000 	.word	0x00000000

08009ac8 <nan>:
 8009ac8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009ad0 <nan+0x8>
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	00000000 	.word	0x00000000
 8009ad4:	7ff80000 	.word	0x7ff80000

08009ad8 <_sbrk_r>:
 8009ad8:	b538      	push	{r3, r4, r5, lr}
 8009ada:	4d06      	ldr	r5, [pc, #24]	; (8009af4 <_sbrk_r+0x1c>)
 8009adc:	2300      	movs	r3, #0
 8009ade:	4604      	mov	r4, r0
 8009ae0:	4608      	mov	r0, r1
 8009ae2:	602b      	str	r3, [r5, #0]
 8009ae4:	f7f7 fdc8 	bl	8001678 <_sbrk>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_sbrk_r+0x1a>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_sbrk_r+0x1a>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	2000037c 	.word	0x2000037c

08009af8 <__sread>:
 8009af8:	b510      	push	{r4, lr}
 8009afa:	460c      	mov	r4, r1
 8009afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b00:	f000 f93a 	bl	8009d78 <_read_r>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	bfab      	itete	ge
 8009b08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b0a:	89a3      	ldrhlt	r3, [r4, #12]
 8009b0c:	181b      	addge	r3, r3, r0
 8009b0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b12:	bfac      	ite	ge
 8009b14:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b16:	81a3      	strhlt	r3, [r4, #12]
 8009b18:	bd10      	pop	{r4, pc}

08009b1a <__swrite>:
 8009b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b1e:	461f      	mov	r7, r3
 8009b20:	898b      	ldrh	r3, [r1, #12]
 8009b22:	05db      	lsls	r3, r3, #23
 8009b24:	4605      	mov	r5, r0
 8009b26:	460c      	mov	r4, r1
 8009b28:	4616      	mov	r6, r2
 8009b2a:	d505      	bpl.n	8009b38 <__swrite+0x1e>
 8009b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b30:	2302      	movs	r3, #2
 8009b32:	2200      	movs	r2, #0
 8009b34:	f000 f8b8 	bl	8009ca8 <_lseek_r>
 8009b38:	89a3      	ldrh	r3, [r4, #12]
 8009b3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b42:	81a3      	strh	r3, [r4, #12]
 8009b44:	4632      	mov	r2, r6
 8009b46:	463b      	mov	r3, r7
 8009b48:	4628      	mov	r0, r5
 8009b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b4e:	f000 b837 	b.w	8009bc0 <_write_r>

08009b52 <__sseek>:
 8009b52:	b510      	push	{r4, lr}
 8009b54:	460c      	mov	r4, r1
 8009b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b5a:	f000 f8a5 	bl	8009ca8 <_lseek_r>
 8009b5e:	1c43      	adds	r3, r0, #1
 8009b60:	89a3      	ldrh	r3, [r4, #12]
 8009b62:	bf15      	itete	ne
 8009b64:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b6e:	81a3      	strheq	r3, [r4, #12]
 8009b70:	bf18      	it	ne
 8009b72:	81a3      	strhne	r3, [r4, #12]
 8009b74:	bd10      	pop	{r4, pc}

08009b76 <__sclose>:
 8009b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b7a:	f000 b851 	b.w	8009c20 <_close_r>

08009b7e <strncmp>:
 8009b7e:	b510      	push	{r4, lr}
 8009b80:	b17a      	cbz	r2, 8009ba2 <strncmp+0x24>
 8009b82:	4603      	mov	r3, r0
 8009b84:	3901      	subs	r1, #1
 8009b86:	1884      	adds	r4, r0, r2
 8009b88:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b8c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009b90:	4290      	cmp	r0, r2
 8009b92:	d101      	bne.n	8009b98 <strncmp+0x1a>
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	d101      	bne.n	8009b9c <strncmp+0x1e>
 8009b98:	1a80      	subs	r0, r0, r2
 8009b9a:	bd10      	pop	{r4, pc}
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	d1f3      	bne.n	8009b88 <strncmp+0xa>
 8009ba0:	e7fa      	b.n	8009b98 <strncmp+0x1a>
 8009ba2:	4610      	mov	r0, r2
 8009ba4:	e7f9      	b.n	8009b9a <strncmp+0x1c>

08009ba6 <__ascii_wctomb>:
 8009ba6:	b149      	cbz	r1, 8009bbc <__ascii_wctomb+0x16>
 8009ba8:	2aff      	cmp	r2, #255	; 0xff
 8009baa:	bf85      	ittet	hi
 8009bac:	238a      	movhi	r3, #138	; 0x8a
 8009bae:	6003      	strhi	r3, [r0, #0]
 8009bb0:	700a      	strbls	r2, [r1, #0]
 8009bb2:	f04f 30ff 	movhi.w	r0, #4294967295
 8009bb6:	bf98      	it	ls
 8009bb8:	2001      	movls	r0, #1
 8009bba:	4770      	bx	lr
 8009bbc:	4608      	mov	r0, r1
 8009bbe:	4770      	bx	lr

08009bc0 <_write_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	4d07      	ldr	r5, [pc, #28]	; (8009be0 <_write_r+0x20>)
 8009bc4:	4604      	mov	r4, r0
 8009bc6:	4608      	mov	r0, r1
 8009bc8:	4611      	mov	r1, r2
 8009bca:	2200      	movs	r2, #0
 8009bcc:	602a      	str	r2, [r5, #0]
 8009bce:	461a      	mov	r2, r3
 8009bd0:	f7f7 fbaa 	bl	8001328 <_write>
 8009bd4:	1c43      	adds	r3, r0, #1
 8009bd6:	d102      	bne.n	8009bde <_write_r+0x1e>
 8009bd8:	682b      	ldr	r3, [r5, #0]
 8009bda:	b103      	cbz	r3, 8009bde <_write_r+0x1e>
 8009bdc:	6023      	str	r3, [r4, #0]
 8009bde:	bd38      	pop	{r3, r4, r5, pc}
 8009be0:	2000037c 	.word	0x2000037c

08009be4 <__assert_func>:
 8009be4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009be6:	4614      	mov	r4, r2
 8009be8:	461a      	mov	r2, r3
 8009bea:	4b09      	ldr	r3, [pc, #36]	; (8009c10 <__assert_func+0x2c>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4605      	mov	r5, r0
 8009bf0:	68d8      	ldr	r0, [r3, #12]
 8009bf2:	b14c      	cbz	r4, 8009c08 <__assert_func+0x24>
 8009bf4:	4b07      	ldr	r3, [pc, #28]	; (8009c14 <__assert_func+0x30>)
 8009bf6:	9100      	str	r1, [sp, #0]
 8009bf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009bfc:	4906      	ldr	r1, [pc, #24]	; (8009c18 <__assert_func+0x34>)
 8009bfe:	462b      	mov	r3, r5
 8009c00:	f000 f81e 	bl	8009c40 <fiprintf>
 8009c04:	f000 f8ca 	bl	8009d9c <abort>
 8009c08:	4b04      	ldr	r3, [pc, #16]	; (8009c1c <__assert_func+0x38>)
 8009c0a:	461c      	mov	r4, r3
 8009c0c:	e7f3      	b.n	8009bf6 <__assert_func+0x12>
 8009c0e:	bf00      	nop
 8009c10:	2000000c 	.word	0x2000000c
 8009c14:	0800a31d 	.word	0x0800a31d
 8009c18:	0800a32a 	.word	0x0800a32a
 8009c1c:	0800a358 	.word	0x0800a358

08009c20 <_close_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	4d06      	ldr	r5, [pc, #24]	; (8009c3c <_close_r+0x1c>)
 8009c24:	2300      	movs	r3, #0
 8009c26:	4604      	mov	r4, r0
 8009c28:	4608      	mov	r0, r1
 8009c2a:	602b      	str	r3, [r5, #0]
 8009c2c:	f7f7 fcef 	bl	800160e <_close>
 8009c30:	1c43      	adds	r3, r0, #1
 8009c32:	d102      	bne.n	8009c3a <_close_r+0x1a>
 8009c34:	682b      	ldr	r3, [r5, #0]
 8009c36:	b103      	cbz	r3, 8009c3a <_close_r+0x1a>
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	bd38      	pop	{r3, r4, r5, pc}
 8009c3c:	2000037c 	.word	0x2000037c

08009c40 <fiprintf>:
 8009c40:	b40e      	push	{r1, r2, r3}
 8009c42:	b503      	push	{r0, r1, lr}
 8009c44:	4601      	mov	r1, r0
 8009c46:	ab03      	add	r3, sp, #12
 8009c48:	4805      	ldr	r0, [pc, #20]	; (8009c60 <fiprintf+0x20>)
 8009c4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c4e:	6800      	ldr	r0, [r0, #0]
 8009c50:	9301      	str	r3, [sp, #4]
 8009c52:	f7ff fe07 	bl	8009864 <_vfiprintf_r>
 8009c56:	b002      	add	sp, #8
 8009c58:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c5c:	b003      	add	sp, #12
 8009c5e:	4770      	bx	lr
 8009c60:	2000000c 	.word	0x2000000c

08009c64 <_fstat_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	4d07      	ldr	r5, [pc, #28]	; (8009c84 <_fstat_r+0x20>)
 8009c68:	2300      	movs	r3, #0
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	4611      	mov	r1, r2
 8009c70:	602b      	str	r3, [r5, #0]
 8009c72:	f7f7 fcd8 	bl	8001626 <_fstat>
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	d102      	bne.n	8009c80 <_fstat_r+0x1c>
 8009c7a:	682b      	ldr	r3, [r5, #0]
 8009c7c:	b103      	cbz	r3, 8009c80 <_fstat_r+0x1c>
 8009c7e:	6023      	str	r3, [r4, #0]
 8009c80:	bd38      	pop	{r3, r4, r5, pc}
 8009c82:	bf00      	nop
 8009c84:	2000037c 	.word	0x2000037c

08009c88 <_isatty_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	4d06      	ldr	r5, [pc, #24]	; (8009ca4 <_isatty_r+0x1c>)
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4604      	mov	r4, r0
 8009c90:	4608      	mov	r0, r1
 8009c92:	602b      	str	r3, [r5, #0]
 8009c94:	f7f7 fcd7 	bl	8001646 <_isatty>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d102      	bne.n	8009ca2 <_isatty_r+0x1a>
 8009c9c:	682b      	ldr	r3, [r5, #0]
 8009c9e:	b103      	cbz	r3, 8009ca2 <_isatty_r+0x1a>
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	2000037c 	.word	0x2000037c

08009ca8 <_lseek_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d07      	ldr	r5, [pc, #28]	; (8009cc8 <_lseek_r+0x20>)
 8009cac:	4604      	mov	r4, r0
 8009cae:	4608      	mov	r0, r1
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	602a      	str	r2, [r5, #0]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	f7f7 fcd0 	bl	800165c <_lseek>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d102      	bne.n	8009cc6 <_lseek_r+0x1e>
 8009cc0:	682b      	ldr	r3, [r5, #0]
 8009cc2:	b103      	cbz	r3, 8009cc6 <_lseek_r+0x1e>
 8009cc4:	6023      	str	r3, [r4, #0]
 8009cc6:	bd38      	pop	{r3, r4, r5, pc}
 8009cc8:	2000037c 	.word	0x2000037c

08009ccc <memmove>:
 8009ccc:	4288      	cmp	r0, r1
 8009cce:	b510      	push	{r4, lr}
 8009cd0:	eb01 0402 	add.w	r4, r1, r2
 8009cd4:	d902      	bls.n	8009cdc <memmove+0x10>
 8009cd6:	4284      	cmp	r4, r0
 8009cd8:	4623      	mov	r3, r4
 8009cda:	d807      	bhi.n	8009cec <memmove+0x20>
 8009cdc:	1e43      	subs	r3, r0, #1
 8009cde:	42a1      	cmp	r1, r4
 8009ce0:	d008      	beq.n	8009cf4 <memmove+0x28>
 8009ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ce6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cea:	e7f8      	b.n	8009cde <memmove+0x12>
 8009cec:	4402      	add	r2, r0
 8009cee:	4601      	mov	r1, r0
 8009cf0:	428a      	cmp	r2, r1
 8009cf2:	d100      	bne.n	8009cf6 <memmove+0x2a>
 8009cf4:	bd10      	pop	{r4, pc}
 8009cf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cfe:	e7f7      	b.n	8009cf0 <memmove+0x24>

08009d00 <__malloc_lock>:
 8009d00:	4801      	ldr	r0, [pc, #4]	; (8009d08 <__malloc_lock+0x8>)
 8009d02:	f7fe bde2 	b.w	80088ca <__retarget_lock_acquire_recursive>
 8009d06:	bf00      	nop
 8009d08:	20000370 	.word	0x20000370

08009d0c <__malloc_unlock>:
 8009d0c:	4801      	ldr	r0, [pc, #4]	; (8009d14 <__malloc_unlock+0x8>)
 8009d0e:	f7fe bddd 	b.w	80088cc <__retarget_lock_release_recursive>
 8009d12:	bf00      	nop
 8009d14:	20000370 	.word	0x20000370

08009d18 <_realloc_r>:
 8009d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d1c:	4680      	mov	r8, r0
 8009d1e:	4614      	mov	r4, r2
 8009d20:	460e      	mov	r6, r1
 8009d22:	b921      	cbnz	r1, 8009d2e <_realloc_r+0x16>
 8009d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d28:	4611      	mov	r1, r2
 8009d2a:	f7ff bba1 	b.w	8009470 <_malloc_r>
 8009d2e:	b92a      	cbnz	r2, 8009d3c <_realloc_r+0x24>
 8009d30:	f7ff fb32 	bl	8009398 <_free_r>
 8009d34:	4625      	mov	r5, r4
 8009d36:	4628      	mov	r0, r5
 8009d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d3c:	f000 f835 	bl	8009daa <_malloc_usable_size_r>
 8009d40:	4284      	cmp	r4, r0
 8009d42:	4607      	mov	r7, r0
 8009d44:	d802      	bhi.n	8009d4c <_realloc_r+0x34>
 8009d46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d4a:	d812      	bhi.n	8009d72 <_realloc_r+0x5a>
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	4640      	mov	r0, r8
 8009d50:	f7ff fb8e 	bl	8009470 <_malloc_r>
 8009d54:	4605      	mov	r5, r0
 8009d56:	2800      	cmp	r0, #0
 8009d58:	d0ed      	beq.n	8009d36 <_realloc_r+0x1e>
 8009d5a:	42bc      	cmp	r4, r7
 8009d5c:	4622      	mov	r2, r4
 8009d5e:	4631      	mov	r1, r6
 8009d60:	bf28      	it	cs
 8009d62:	463a      	movcs	r2, r7
 8009d64:	f7fe fe32 	bl	80089cc <memcpy>
 8009d68:	4631      	mov	r1, r6
 8009d6a:	4640      	mov	r0, r8
 8009d6c:	f7ff fb14 	bl	8009398 <_free_r>
 8009d70:	e7e1      	b.n	8009d36 <_realloc_r+0x1e>
 8009d72:	4635      	mov	r5, r6
 8009d74:	e7df      	b.n	8009d36 <_realloc_r+0x1e>
	...

08009d78 <_read_r>:
 8009d78:	b538      	push	{r3, r4, r5, lr}
 8009d7a:	4d07      	ldr	r5, [pc, #28]	; (8009d98 <_read_r+0x20>)
 8009d7c:	4604      	mov	r4, r0
 8009d7e:	4608      	mov	r0, r1
 8009d80:	4611      	mov	r1, r2
 8009d82:	2200      	movs	r2, #0
 8009d84:	602a      	str	r2, [r5, #0]
 8009d86:	461a      	mov	r2, r3
 8009d88:	f7f7 fc24 	bl	80015d4 <_read>
 8009d8c:	1c43      	adds	r3, r0, #1
 8009d8e:	d102      	bne.n	8009d96 <_read_r+0x1e>
 8009d90:	682b      	ldr	r3, [r5, #0]
 8009d92:	b103      	cbz	r3, 8009d96 <_read_r+0x1e>
 8009d94:	6023      	str	r3, [r4, #0]
 8009d96:	bd38      	pop	{r3, r4, r5, pc}
 8009d98:	2000037c 	.word	0x2000037c

08009d9c <abort>:
 8009d9c:	b508      	push	{r3, lr}
 8009d9e:	2006      	movs	r0, #6
 8009da0:	f000 f834 	bl	8009e0c <raise>
 8009da4:	2001      	movs	r0, #1
 8009da6:	f7f7 fc0b 	bl	80015c0 <_exit>

08009daa <_malloc_usable_size_r>:
 8009daa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dae:	1f18      	subs	r0, r3, #4
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	bfbc      	itt	lt
 8009db4:	580b      	ldrlt	r3, [r1, r0]
 8009db6:	18c0      	addlt	r0, r0, r3
 8009db8:	4770      	bx	lr

08009dba <_raise_r>:
 8009dba:	291f      	cmp	r1, #31
 8009dbc:	b538      	push	{r3, r4, r5, lr}
 8009dbe:	4604      	mov	r4, r0
 8009dc0:	460d      	mov	r5, r1
 8009dc2:	d904      	bls.n	8009dce <_raise_r+0x14>
 8009dc4:	2316      	movs	r3, #22
 8009dc6:	6003      	str	r3, [r0, #0]
 8009dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009dcc:	bd38      	pop	{r3, r4, r5, pc}
 8009dce:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009dd0:	b112      	cbz	r2, 8009dd8 <_raise_r+0x1e>
 8009dd2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009dd6:	b94b      	cbnz	r3, 8009dec <_raise_r+0x32>
 8009dd8:	4620      	mov	r0, r4
 8009dda:	f000 f831 	bl	8009e40 <_getpid_r>
 8009dde:	462a      	mov	r2, r5
 8009de0:	4601      	mov	r1, r0
 8009de2:	4620      	mov	r0, r4
 8009de4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009de8:	f000 b818 	b.w	8009e1c <_kill_r>
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d00a      	beq.n	8009e06 <_raise_r+0x4c>
 8009df0:	1c59      	adds	r1, r3, #1
 8009df2:	d103      	bne.n	8009dfc <_raise_r+0x42>
 8009df4:	2316      	movs	r3, #22
 8009df6:	6003      	str	r3, [r0, #0]
 8009df8:	2001      	movs	r0, #1
 8009dfa:	e7e7      	b.n	8009dcc <_raise_r+0x12>
 8009dfc:	2400      	movs	r4, #0
 8009dfe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009e02:	4628      	mov	r0, r5
 8009e04:	4798      	blx	r3
 8009e06:	2000      	movs	r0, #0
 8009e08:	e7e0      	b.n	8009dcc <_raise_r+0x12>
	...

08009e0c <raise>:
 8009e0c:	4b02      	ldr	r3, [pc, #8]	; (8009e18 <raise+0xc>)
 8009e0e:	4601      	mov	r1, r0
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	f7ff bfd2 	b.w	8009dba <_raise_r>
 8009e16:	bf00      	nop
 8009e18:	2000000c 	.word	0x2000000c

08009e1c <_kill_r>:
 8009e1c:	b538      	push	{r3, r4, r5, lr}
 8009e1e:	4d07      	ldr	r5, [pc, #28]	; (8009e3c <_kill_r+0x20>)
 8009e20:	2300      	movs	r3, #0
 8009e22:	4604      	mov	r4, r0
 8009e24:	4608      	mov	r0, r1
 8009e26:	4611      	mov	r1, r2
 8009e28:	602b      	str	r3, [r5, #0]
 8009e2a:	f7f7 fbb9 	bl	80015a0 <_kill>
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	d102      	bne.n	8009e38 <_kill_r+0x1c>
 8009e32:	682b      	ldr	r3, [r5, #0]
 8009e34:	b103      	cbz	r3, 8009e38 <_kill_r+0x1c>
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	bd38      	pop	{r3, r4, r5, pc}
 8009e3a:	bf00      	nop
 8009e3c:	2000037c 	.word	0x2000037c

08009e40 <_getpid_r>:
 8009e40:	f7f7 bba6 	b.w	8001590 <_getpid>

08009e44 <_init>:
 8009e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e46:	bf00      	nop
 8009e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e4a:	bc08      	pop	{r3}
 8009e4c:	469e      	mov	lr, r3
 8009e4e:	4770      	bx	lr

08009e50 <_fini>:
 8009e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e52:	bf00      	nop
 8009e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e56:	bc08      	pop	{r3}
 8009e58:	469e      	mov	lr, r3
 8009e5a:	4770      	bx	lr
