Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 17:42:40 2024
| Host         : LAPTOP-EEU2ANOF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   111 |
|    Minimum number of control sets                        |   111 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   490 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   111 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |    35 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           40 |
| No           | No                    | Yes                    |              46 |           25 |
| No           | Yes                   | No                     |             104 |           33 |
| Yes          | No                    | No                     |             259 |           83 |
| Yes          | No                    | Yes                    |              24 |            6 |
| Yes          | Yes                   | No                     |              14 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                    Enable Signal                    |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  genblk1[14].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[0].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[10].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[2].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[3].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[9].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[7].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[4].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[6].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[8].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[5].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[12].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[13].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[1]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  genblk1[15].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[11].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[16].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[17].div/clkDiv_reg_0             |                                                     |                                                         |                1 |              1 |         1.00 |
|  genblk1[1].div/clkDiv_reg_0              |                                                     |                                                         |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[0]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[2]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[2]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[3]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[0]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[3]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[1]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[4]_LDC_i_1_n_0           |                                                     | display_out_reg[4]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[7]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[6]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[5]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[7]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[4]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[6]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[4]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  uartBoardToBoard/receiver/received_reg_0 |                                                     | display_out_reg[5]_LDC_i_1_n_0                          |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[6]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[4]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[1]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[5]               |                                                         |                1 |              1 |         1.00 |
|  display_out_reg[6]_LDC_i_1_n_0           |                                                     | display_out_reg[6]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[3]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[5]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[2]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[0]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[7]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[1]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[4]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/receiver/data_out[6]        |                                                         |                1 |              1 |         1.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/transmitter/bit_out_i_2_n_0 | uartMyKeyboardToMyBasys/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  display_out_reg[7]_LDC_i_1_n_0           |                                                     | display_out_reg[7]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[2]_LDC_i_1_n_0           |                                                     | display_out_reg[2]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[1]_LDC_i_1_n_0           |                                                     | display_out_reg[1]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[0]_LDC_i_1_n_0           |                                                     | display_out_reg[0]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[3]_LDC_i_1_n_0           |                                                     | display_out_reg[3]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  display_out_reg[5]_LDC_i_1_n_0           |                                                     | display_out_reg[5]_LDC_i_2_n_0                          |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[3]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[7]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[0]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/receiver/data_out[2]               |                                                         |                1 |              1 |         1.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/transmitter/bit_out_i_2__0_n_0     | uartBoardToBoard/transmitter/bit_out0                   |                1 |              1 |         1.00 |
|  ffdiv/CLK                                |                                                     |                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                            | tsg/cur_y_reg[4]_i_1_n_0                            | reset_IBUF                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | tsg/last_row[4]_i_1_n_0                             | reset_IBUF                                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[25][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[29][6]_i_1_n_0                          |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[4][6]_i_1_n_0                           |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[6][6]_i_1_n_0                           |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[7][6]_i_1_n_0                           |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[8][6]_i_1_n_0                           |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[21][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[9][6]_i_1_n_0                           |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[15][6]_i_1_n_0                          |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[24][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[11][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[17][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[5][6]_i_1_n_0                           |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[13][6]_i_1_n_0                          | reset_IBUF                                              |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[19][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[1][6]_i_1_n_0                           |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[23][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[28][6]_i_1_n_0                          |                                                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                            | tsg/max_row[30][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/cur_x_reg[6]_i_1_n_0                            | reset_IBUF                                              |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[22][6]_i_1_n_0                          |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[26][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[10][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[0][6]_i_1_n_0                           |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[14][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[16][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[18][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  last_bit_reg_i_1_n_0                     |                                                     |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[12][6]_i_1_n_0                          |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[27][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  baud_BUFG                                |                                                     |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[20][6]_i_1_n_0                          |                                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                            | tsg/max_row[2][6]_i_1_n_0                           |                                                         |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                            | tsg/max_row[31][6]_i_1_n_0                          |                                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | tsg/max_row[3][6]_i_1_n_0                           |                                                         |                2 |              7 |         3.50 |
|  baud_BUFG                                |                                                     | uartMyKeyboardToMyBasys/receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud_BUFG                                | uartMyKeyboardToMyBasys/transmitter/temp[7]_i_1_n_0 |                                                         |                2 |              8 |         4.00 |
|  last_bit_reg_i_1_n_0                     |                                                     | uartBoardToBoard/transmitter/count[7]_i_1__2_n_0        |                2 |              8 |         4.00 |
|  baud_BUFG                                |                                                     | uartMyKeyboardToMyBasys/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  last_bit_reg_i_1_n_0                     | uartBoardToBoard/transmitter/temp[7]_i_1__0_n_0     |                                                         |                2 |              8 |         4.00 |
|  last_bit_reg_i_1_n_0                     |                                                     | uartBoardToBoard/receiver/count[7]_i_1__1_n_0           |                3 |              8 |         2.67 |
|  vga/w_p_tick                             | vga/v_count_next_1                                  |                                                         |                2 |             10 |         5.00 |
|  vga/w_p_tick                             |                                                     |                                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                            | vga/w_p_tick                                        | tsg/r_25MHz_reg[0]                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                            |                                                     | reset_IBUF                                              |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                            |                                                     | uartMyKeyboardToMyBasys/baudrate_gen/clear              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            |                                                     | uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                            |                                                     |                                                         |               13 |             35 |         2.69 |
+-------------------------------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


