

================================================================
== Vivado HLS Report for 'Loop_1_proc574'
================================================================
* Date:           Sat Apr  2 23:57:51 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7169|     7169| 35.845 us | 35.845 us |  7169|  7169|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     7168|     7168|         7|          -|          -|  1024|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%is_last_0_i_out_dc_0 = phi i1 [ false, %entry ], [ %or_ln28, %_ifconv ]" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 12 'phi' 'is_last_0_i_out_dc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i11 [ 0, %entry ], [ %i, %_ifconv ]"   --->   Operation 13 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln23 = icmp eq i11 %i_0_i_i, -1024" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 14 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%i = add i11 %i_0_i_i, 1" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.exit, label %_ifconv" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_325 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 18 'read' 'empty_325' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln28)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_325, 0" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 19 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_325, 1" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 20 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 21 [3/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 21 'fpext' 'd_assign_i_i' <Predicate = (!icmp_ln23)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln28 = or i1 %in_last_V_tmp, %is_last_0_i_out_dc_0" [firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11]   --->   Operation 22 'or' 'or_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_i_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %is_last_0_i_out_out, i1 %is_last_0_i_out_dc_0)" [firmware/myproject_axi.cpp:11]   --->   Operation 24 'write' <Predicate = (icmp_ln23)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:11]   --->   Operation 25 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 26 [2/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 26 'fpext' 'd_assign_i_i' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 27 [1/3] (3.69ns)   --->   "%d_assign_i_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 27 'fpext' 'd_assign_i_i' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %d_assign_i_i to i64" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 28 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 29 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 31 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 32 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.23>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_i_i to i12" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 33 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 34 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp_i to i54" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 35 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (3.23ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 36 'sub' 'sub_ln461' <Predicate = (tmp)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.94ns)   --->   "%select_ln570 = select i1 %tmp, i54 %sub_ln461, i54 %zext_ln569" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 37 'select' 'select_ln570' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 38 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.54ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 39 'sub' 'sub_ln575' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %sub_ln575, 16" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 40 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %sub_ln575" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 41 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %sub_ln575" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 42 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.69ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 43 'select' 'select_ln581' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 16" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 44 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i32" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 45 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %select_ln581, i32 5, i32 11)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 46 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.96>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %select_ln581 to i32" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 47 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 48 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_12, 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 49 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 50 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 51 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696_1 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 52 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 53 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_13, i32 -1, i32 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 54 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [2/2] (3.60ns)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 55 'shl' 'shl_ln604' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 56 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 57 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 58 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 59 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 60 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 61 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 62 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 63 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 64 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 65 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 66 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.88>
ST_7 : Operation 67 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 67 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/2] (3.60ns)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 68 'shl' 'shl_ln604' <Predicate = true> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 69 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 70 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 71 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 72 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.88>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 73 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 74 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 75 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0" [firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11]   --->   Operation 76 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %in_local_V_data_0_V, i32 %tmp_data_0_V)" [firmware/myproject_axi.cpp:30->firmware/myproject_axi.cpp:11]   --->   Operation 77 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:23->firmware/myproject_axi.cpp:11]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('is_last_0_i_out_dc_0', firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11) with incoming values : ('or_ln28', firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11) [9]  (1.77 ns)

 <State 2>: 3.7ns
The critical path consists of the following:
	axis read on port 'in_last_V' (firmware/myproject_axi.cpp:28->firmware/myproject_axi.cpp:11) [16]  (0 ns)
	'fpext' operation ('d_assign_i_i', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [19]  (3.7 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d_assign_i_i', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [19]  (3.7 ns)

 <State 4>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d_assign_i_i', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [19]  (3.7 ns)

 <State 5>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln575', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [31]  (1.55 ns)
	'icmp' operation ('icmp_ln581', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [32]  (1.99 ns)
	'select' operation ('select_ln581', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [35]  (0.697 ns)

 <State 6>: 3.96ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [39]  (1.99 ns)
	'xor' operation ('xor_ln585', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [54]  (0 ns)
	'and' operation ('and_ln585', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [55]  (0.978 ns)
	'select' operation ('select_ln603_1', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [62]  (0.993 ns)

 <State 7>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [43]  (3.88 ns)

 <State 8>: 2.89ns
The critical path consists of the following:
	'select' operation ('select_ln603', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [60]  (0 ns)
	'select' operation ('select_ln603_2', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [64]  (0 ns)
	'select' operation ('tmp.data[0].V', firmware/myproject_axi.cpp:27->firmware/myproject_axi.cpp:11) [66]  (0.698 ns)
	fifo write on port 'in_local_V_data_0_V' (firmware/myproject_axi.cpp:30->firmware/myproject_axi.cpp:11) [68]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
