import spidev
spi = spidev.SpiDev()
spi.open(32766,3)
print "Writing to all config regs per datasheet rec..."
#spi.xfer2([0x00,0x00]) # bypass FIFO, no reset sourc
spi.xfer2([0x00,0x40]) # use FIFO, no reset source
spi.xfer2([0x01,0x01]) # disable interpolation
spi.xfer2([0x02,0x00])
spi.xfer2([0x03,0x10])
spi.xfer2([0x04,0xff])
# reg 0x05 read-only
spi.xfer2([0x06,0x00])
spi.xfer2([0x07,0x00]) # write to clear
spi.xfer2([0x08,0x00]) # write to clear
spi.xfer2([0x09,0x7a]) # io test pattern
spi.xfer2([0x0a,0xb6])
spi.xfer2([0x0b,0xea])
spi.xfer2([0x0c,0x45])
spi.xfer2([0x0d,0x1a])
spi.xfer2([0x0e,0x16])
spi.xfer2([0x0f,0xaa])
spi.xfer2([0x10,0xc6])
spi.xfer2([0x11,0x24])
spi.xfer2([0x12,0x02])
spi.xfer2([0x13,0x02]) # FRAME is sync source
spi.xfer2([0x15,0x00])
spi.xfer2([0x16,0x00])
spi.xfer2([0x17,0x00])
spi.xfer2([0x14,0x00]) # loads previous 3 
spi.xfer2([0x18,0x83])
spi.xfer2([0x19,0x00])
spi.xfer2([0x1a,0x00])
spi.xfer2([0x1c,0x00])
spi.xfer2([0x1d,0x00])
spi.xfer2([0x1e,0x24])
spi.xfer2([0x1b,0x00]) #loads previous 3
spi.xfer2([0x1f,0x12])
spi.close()
print "Done."


