
*** Running vivado
    with args -log top_circuit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_circuit.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_circuit.tcl -notrace
Command: synth_design -top top_circuit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.121 ; gain = 101.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_circuit' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:17]
INFO: [Synth 8-3491] module 'selector_ssd' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:6' bound to instance 'lssd1' of component 'selector_ssd' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:194]
INFO: [Synth 8-638] synthesizing module 'selector_ssd' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:24]
WARNING: [Synth 8-614] signal 'keypad_pin_check_nr1' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'keypad_pin_check_nr2' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'keypad_pin_check_nr3' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'keypad_pin_check_nr4' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'menu_message_nr1' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'menu_message_nr2' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'menu_message_nr3' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'menu_message_nr4' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'pin_message_nr1' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'pin_message_nr2' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'pin_message_nr3' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'pin_message_nr4' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'sold_ssd' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'sold' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'old_pin_ssd' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'new_pin_ssd' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
WARNING: [Synth 8-614] signal 'rst200' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'selector_ssd' (1#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/selector_ssd_mic.vhd:24]
INFO: [Synth 8-3491] module 'menu_displayed' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/menu_displayed.vhd:7' bound to instance 'ssd2' of component 'menu_displayed' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:195]
INFO: [Synth 8-638] synthesizing module 'menu_displayed' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/menu_displayed.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'menu_displayed' (2#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/menu_displayed.vhd:14]
INFO: [Synth 8-3491] module 'pin_displayed' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/pin_displayed.vhd:7' bound to instance 'ssd3' of component 'pin_displayed' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:196]
INFO: [Synth 8-638] synthesizing module 'pin_displayed' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/pin_displayed.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pin_displayed' (3#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/pin_displayed.vhd:14]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/SSD.vhd:5' bound to instance 'lssd4' of component 'SSD' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/SSD.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'SSD' (4#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/SSD.vhd:15]
INFO: [Synth 8-3491] module 'DMUX_ld_big' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:4' bound to instance 'l00' of component 'DMUX_ld_big' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:199]
INFO: [Synth 8-638] synthesizing module 'DMUX_ld_big' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:16]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DMUX_ld_big' (5#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:16]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'l01' of component 'debouncer' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:200]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Debouncer.vhd:11]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'l02' of component 'debouncer' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:201]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'l002' of component 'debouncer' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:202]
INFO: [Synth 8-3491] module 'PIN_temporary_register' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PIN_temporary_register.vhd:9' bound to instance 'l03' of component 'PIN_temporary_register' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:203]
INFO: [Synth 8-638] synthesizing module 'PIN_temporary_register' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PIN_temporary_register.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'PIN_temporary_register' (7#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PIN_temporary_register.vhd:19]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Debouncer.vhd:5' bound to instance 'l0' of component 'debouncer' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:204]
INFO: [Synth 8-3491] module 'PmodKYPD' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PmodKYPD.vhd:21' bound to instance 'l1' of component 'PmodKYPD' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:210]
INFO: [Synth 8-638] synthesizing module 'PmodKYPD' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PmodKYPD.vhd:29]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Decoder.vhd:24' bound to instance 'C0' of component 'Decoder' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PmodKYPD.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (8#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'PmodKYPD' (9#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PmodKYPD.vhd:29]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/edge_detector.vhd:4' bound to instance 'l3' of component 'edge_detector' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:211]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/edge_detector.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (10#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/edge_detector.vhd:10]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/edge_detector.vhd:4' bound to instance 'l4' of component 'edge_detector' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:212]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/edge_detector.vhd:4' bound to instance 'l5' of component 'edge_detector' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:213]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/edge_detector.vhd:4' bound to instance 'l6' of component 'edge_detector' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:214]
INFO: [Synth 8-3491] module 'shift_register_4_4' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/shift_register_4_4.vhd:4' bound to instance 'l7' of component 'shift_register_4_4' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:216]
INFO: [Synth 8-638] synthesizing module 'shift_register_4_4' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/shift_register_4_4.vhd:12]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/shift_register_4_4.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'shift_register_4_4' (11#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/shift_register_4_4.vhd:12]
INFO: [Synth 8-3491] module 'Big_register1' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register1.vhd:13' bound to instance 'l8' of component 'Big_register1' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:224]
INFO: [Synth 8-638] synthesizing module 'Big_register1' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register1.vhd:23]
WARNING: [Synth 8-614] signal 'Data' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register1.vhd:31]
WARNING: [Synth 8-614] signal 'intQ' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Big_register1' (12#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register1.vhd:23]
INFO: [Synth 8-3491] module 'Big_register2' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register2.vhd:13' bound to instance 'l9' of component 'Big_register2' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:225]
INFO: [Synth 8-638] synthesizing module 'Big_register2' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Big_register2' (13#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register2.vhd:23]
INFO: [Synth 8-3491] module 'Big_register3' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register3.vhd:13' bound to instance 'l10' of component 'Big_register3' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Big_register3' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Big_register3' (14#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register3.vhd:23]
INFO: [Synth 8-3491] module 'Big_register4' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register4.vhd:13' bound to instance 'l11' of component 'Big_register4' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Big_register4' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Big_register4' (15#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register4.vhd:23]
INFO: [Synth 8-3491] module 'PINcomparator' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PINcomparator.vhd:6' bound to instance 'l12' of component 'PINcomparator' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:241]
INFO: [Synth 8-638] synthesizing module 'PINcomparator' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PINcomparator.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PINcomparator' (16#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PINcomparator.vhd:17]
INFO: [Synth 8-3491] module 'PINcomparator' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PINcomparator.vhd:6' bound to instance 'l13' of component 'PINcomparator' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:242]
INFO: [Synth 8-3491] module 'PINcomparator' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PINcomparator.vhd:6' bound to instance 'l14' of component 'PINcomparator' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:243]
INFO: [Synth 8-3491] module 'PINcomparator' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/PINcomparator.vhd:6' bound to instance 'l15' of component 'PINcomparator' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:244]
INFO: [Synth 8-3491] module 'muxx41' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/muxx41.vhd:4' bound to instance 'l16' of component 'muxx41' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:247]
INFO: [Synth 8-638] synthesizing module 'muxx41' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/muxx41.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'muxx41' (17#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/muxx41.vhd:15]
INFO: [Synth 8-3491] module 'MUX41_sold' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:15' bound to instance 'l166' of component 'MUX41_sold' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:248]
INFO: [Synth 8-638] synthesizing module 'MUX41_sold' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:27]
WARNING: [Synth 8-614] signal 'I1' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:30]
WARNING: [Synth 8-614] signal 'I2' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:30]
WARNING: [Synth 8-614] signal 'I3' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:30]
WARNING: [Synth 8-614] signal 'I4' is read in the process but is not in the sensitivity list [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'MUX41_sold' (18#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/MUX41_sold.vhd:27]
INFO: [Synth 8-3491] module 'CU' declared at 'C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/CU.vhd:4' bound to instance 'l17' of component 'CU' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:251]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/CU.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'CU' (19#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/CU.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_circuit' (20#1) [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/top_circuit.vhd:17]
WARNING: [Synth 8-3331] design Big_register1 has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.934 ; gain = 158.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.934 ; gain = 158.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.934 ; gain = 158.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/test_cstr.xdc]
Finished Parsing XDC File [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/test_cstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/test_cstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc]
WARNING: [Vivado 12-584] No ports matched 'dled'. [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Desktop/DSD/atm/atm.srcs/constrs_1/new/kypd_cstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.531 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 755.566 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 755.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 755.566 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 755.566 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 755.566 ; gain = 494.672
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "LED4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lED1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'I0_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'I1_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:24]
WARNING: [Synth 8-327] inferring latch for variable 'I2_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'I3_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/DMUX_ld_big.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'intQ_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/Big_register1.vhd:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |        0000000000000000000000001 |                            00000
              check_card |        0000000000000000000000010 |                            00010
             display_pin |        0000000000000000000000100 |                            00011
               check_pin |        0000000000000000000001000 |                            00110
                    menu |        0000000000000000000010000 |                            00111
              select_sum |        0000000000000000000100000 |                            01010
                  sum200 |        0000000000000000001000000 |                            01011
                  sum100 |        0000000000000000010000000 |                            01100
                   sum50 |        0000000000000000100000000 |                            01101
         sold_comparator |        0000000000000001000000000 |                            01111
      vending_comparator |        0000000000000010000000000 |                            10000
           introduce_sum |        0000000000000100000000000 |                            01110
                  greedy |        0000000000001000000000000 |                            10001
         subtractor_sold |        0000000000010000000000000 |                            10010
      subtractor_vending |        0000000000100000000000000 |                            10011
          read_banknotes |        0000000001000000000000000 |                            10100
             adding_sold |        0000000010000000000000000 |                            10101
          adding_vending |        0000000100000000000000000 |                            10110
      sold_interrogation |        0000001000000000000000000 |                            01000
                 old_mes |        0000010000000000000000000 |                            00100
              insert_old |        0000100000000000000000000 |                            10111
                 new_mes |        0001000000000000000000000 |                            00101
              insert_new |        0010000000000000000000000 |                            11000
                     chg |        0100000000000000000000000 |                            00001
            next_command |        1000000000000000000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'banknote200_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/CU.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'banknote100_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/CU.vhd:119]
WARNING: [Synth 8-327] inferring latch for variable 'banknote50_reg' [C:/Users/danie/Desktop/DSD/atm/atm.srcs/sources_1/new/CU.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 755.566 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               34 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 20    
+---Muxes : 
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 21    
	   4 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module DMUX_ld_big 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module PIN_temporary_register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module edge_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module shift_register_4_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module Big_register2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module Big_register3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module Big_register4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module muxx41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MUX41_sold 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 21    
	   4 Input     25 Bit        Muxes := 1     
	   5 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "l17/nxt_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[7] )
INFO: [Synth 8-3886] merging instance 'l17/FSM_onehot_state_reg[13]' (FD) to 'l17/FSM_onehot_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'l17/FSM_onehot_state_reg[8]' (FD) to 'l17/FSM_onehot_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'l17/FSM_onehot_state_reg[7]' (FD) to 'l17/FSM_onehot_state_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l17/FSM_onehot_state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l9/intQ_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l10/intQ_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l11/intQ_reg[15] )
INFO: [Synth 8-3886] merging instance 'l17/FSM_onehot_state_reg[6]' (FD) to 'l17/FSM_onehot_state_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\l17/FSM_onehot_state_reg[14] )
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[33]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[32]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/FSM_onehot_state_reg[14]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/banknote200_reg) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/banknote100_reg) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/banknote50_reg) is unused and will be removed from module top_circuit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 755.566 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 755.566 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[15]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[14]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[13]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[12]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[11]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[10]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[9]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[8]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[7]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[6]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[5]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[4]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[3]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[2]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[1]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l8/intQ_reg[0]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/FSM_onehot_state_reg[12]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/FSM_onehot_state_reg[11]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/FSM_onehot_state_reg[10]) is unused and will be removed from module top_circuit.
WARNING: [Synth 8-3332] Sequential element (l17/FSM_onehot_state_reg[9]) is unused and will be removed from module top_circuit.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     6|
|4     |LUT2   |    32|
|5     |LUT3   |    10|
|6     |LUT4   |    24|
|7     |LUT5   |    22|
|8     |LUT6   |   101|
|9     |MUXF7  |     1|
|10    |FDCE   |    16|
|11    |FDRE   |   141|
|12    |LD     |    20|
|13    |IBUF   |    13|
|14    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |   435|
|2     |  l00    |DMUX_ld_big            |    12|
|3     |  l002   |debouncer              |     4|
|4     |  l01    |debouncer_0            |     5|
|5     |  l02    |debouncer_1            |    10|
|6     |  l03    |PIN_temporary_register |    16|
|7     |  l1     |PmodKYPD               |   112|
|8     |    C0   |Decoder                |   112|
|9     |  l10    |Big_register3          |    22|
|10    |  l11    |Big_register4          |    22|
|11    |  l12    |PINcomparator          |     2|
|12    |  l13    |PINcomparator_2        |     2|
|13    |  l14    |PINcomparator_3        |     2|
|14    |  l15    |PINcomparator_4        |     3|
|15    |  l17    |CU                     |    75|
|16    |  l3     |edge_detector          |     2|
|17    |  l4     |edge_detector_5        |     2|
|18    |  l5     |edge_detector_6        |     3|
|19    |  l6     |edge_detector_7        |     3|
|20    |  l7     |shift_register_4_4     |    17|
|21    |  l8     |Big_register1          |    21|
|22    |  l9     |Big_register2          |    22|
|23    |  lssd4  |SSD                    |    32|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 794.645 ; gain = 197.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.645 ; gain = 533.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 4 instances
  LD => LDCE (inverted pins: G): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 63 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 794.645 ; gain = 546.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.645 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Desktop/DSD/atm/atm.runs/synth_1/top_circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_circuit_utilization_synth.rpt -pb top_circuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 26 22:31:33 2023...
