// ============================================================================
// MTRX3700 Major Project - Group 26
// University-provided RTL: UART transmitter
//
// Source: MTRX3700 Ed resource package "uart-chassis-adaptor-board"
//
// Modification (24 October 2026):
//   - Added an explicit bit-width cast to the baud_trigger comparison.
//   - Resolves Verilator 5.050 WIDTHEXPAND warning caused by comparing
//     the counter against a 32-bit integer parameter.
//   - No intended change to UART timing, protocol, or synthesised behaviour.
//
// Modified expression:
//   cycle_counter == $bits(cycle_counter)'(CLKS_PER_BIT-1)
//
// Original university source preserved as uart_tx.sv.orig.
// ============================================================================

`timescale 1ns/1ps
// uart_tx.sv -- the Lesson 3 transmitter: valid/ready handshake, BITS_N data bits, optional parity, and the baud
// counter restarted in IDLE, so that every start bit lasts exactly CLKS_PER_BIT. (A counter that free-runs in IDLE
// makes the first byte of each message start with a bit of random length, which a receiver can reject.)
 module uart_tx #(
      parameter CLKS_PER_BIT = (50_000_000/115_200), // E.g. Baud_rate = 115200 with FPGA clk = 50MHz
      parameter BITS_N       = 8, // Number of data bits per UART frame
      parameter PARITY_TYPE  = 0  // 0 for none, 1 for odd parity, 2 for even.
) (
      input clk,
      input rst,
      input [BITS_N-1:0] data_tx,
      input valid, 
      output logic uart_out,
      output logic ready
 );

   logic [BITS_N-1:0] data_tx_temp;
   logic [2:0]        bit_n;

   logic [$clog2(CLKS_PER_BIT)-1:0] cycle_counter;
   logic baud_trigger;

   assign baud_trigger = cycle_counter == $bits(cycle_counter)'(CLKS_PER_BIT-1);

   logic parity;

   assign parity = (PARITY_TYPE == 2) ? ^data_tx_temp : ~^data_tx_temp;

   enum {IDLE, START_BIT, DATA_BITS, PARITY_BIT, STOP_BIT} current_state, next_state;

   always_comb begin : fsm_next_state
      case (current_state)
         IDLE:        next_state = valid ? START_BIT : IDLE;
         START_BIT:   next_state = baud_trigger ? DATA_BITS : START_BIT;
         DATA_BITS:   next_state = (baud_trigger && integer'(bit_n) == BITS_N-1) ?
                          ((PARITY_TYPE > 0) ? PARITY_BIT : STOP_BIT)
                        : DATA_BITS;
         PARITY_BIT:  next_state = baud_trigger ? STOP_BIT : PARITY_BIT;
         STOP_BIT:    next_state = baud_trigger ? IDLE : STOP_BIT;
         default:     next_state = IDLE;
      endcase
   end
   
   always_ff @( posedge clk ) begin : fsm_ff
      if (rst) begin
         current_state <= IDLE;
         data_tx_temp  <= 0;
         bit_n         <= 0;
         cycle_counter <= 0;
      end
      else begin
         current_state <= next_state;
         cycle_counter <= baud_trigger ? 0 : cycle_counter + 1;
         case (current_state)
            IDLE: begin // idle
               data_tx_temp  <= data_tx;
               bit_n         <= 0;
               cycle_counter <= 0;
            end
            DATA_BITS: begin // data transfer
               bit_n <= baud_trigger ? bit_n + 1'b1 : bit_n;
            end
         endcase
      end
   end

   always_comb begin : fsm_output
         uart_out = 1'b1;
         ready = 1'b0;
         case (current_state)
            IDLE:   begin
               ready = ~rst;
            end
            DATA_BITS:    begin
               uart_out = data_tx_temp[bit_n];
            end
            START_BIT:    begin
               uart_out = 1'b0;
            end
            PARITY_BIT:   begin
               uart_out = parity;
            end
         endcase
   end

 endmodule


