{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700602532254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700602532256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 15:35:32 2023 " "Processing started: Tue Nov 21 15:35:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700602532256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602532256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off log_multiplier -c log_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off log_multiplier -c log_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602532256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700602532407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700602532407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_detector " "Found entity 1: sign_detector" {  } { { "sign_detector.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/sign_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_set " "Found entity 1: sign_set" {  } { { "sign_set.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/sign_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file log_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 log_multiplier " "Found entity 1: log_multiplier" {  } { { "log_multiplier.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/log_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod.sv 1 1 " "Found 1 design units, including 1 entities, in source file lod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lod " "Found entity 1: lod" {  } { { "lod.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/lod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antilog_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file antilog_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 antilog_converter " "Found entity 1: antilog_converter" {  } { { "antilog_converter.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/antilog_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file log_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 log_converter " "Found entity 1: log_converter" {  } { { "log_converter.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/log_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700602536731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536731 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk log_multiplier.sv(16) " "Verilog HDL error at log_multiplier.sv(16): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "log_multiplier.sv" "" { Text "/home/.engr-ece/trh600/Documents/CME433/Literature_Review/log_multiplier/log_multiplier.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700602536731 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700602536809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 15:35:36 2023 " "Processing ended: Tue Nov 21 15:35:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700602536809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700602536809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700602536809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602536809 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700602537459 ""}
