{"vcs1":{"timestamp_begin":1711618813.404935695, "rt":1.22, "ut":0.26, "st":0.17}}
{"vcselab":{"timestamp_begin":1711618814.703364130, "rt":0.91, "ut":0.30, "st":0.10}}
{"link":{"timestamp_begin":1711618815.683077467, "rt":0.44, "ut":0.15, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618812.872450520}
{"VCS_COMP_START_TIME": 1711618812.872450520}
{"VCS_COMP_END_TIME": 1711618817.504868072}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215168}}
